

External CAN FD Controller with SPI Interface

Features

<u>General</u>

- External CAN FD Controller with Serial Peripheral Interface (SPI)
- · Arbitration Bit Rate up to 1 Mbps
- Data Bit Rate up to 8 Mbps
- CAN FD Controller modes
- Mixed CAN 2.0B and CAN FD Mode
- CAN 2.0B Mode
- Conforms to ISO 11898-1:2015

Message FIFOs

- 31 FIFOs, configurable as Transmit or Receive FIFOs
- One Transmit Queue (TXQ)
- Transmit Event FIFO (TEF) with 32 bit time stamp

Message Transmission

- Message transmission prioritization:
 - Based on priority bit field
 - Message with lowest ID gets transmitted first using the Transmit Queue (TXQ)
- Programmable automatic retransmission attempts: unlimited, 3 attempts or disabled

Message Reception

- · 32 Flexible Filter and Mask Objects
- Each object can be configured to filter either:
- Standard ID + first 18 data bits, or
- Extended ID
- · 32-bit Time Stamp

Special Features

- VDD: 2.7 to 5.5V
- Active Current: maximum 20 mA at 5.5 V, 40 MHz CAN clock
- Sleep Current: 15 μA, typical
- Low Power Mode current: maximum 10 μA from $-40^\circ C$ to 150°C
- · Message Objects are located in RAM: 2 KB
- Up to 3 Configurable Interrupt Pins
- Bus Health Diagnostics and Error Counters
- · Transceiver Standby Control
- Start of frame pin for indicating the beginning of messages on the bus
- · Temperature Ranges:
 - Extended (E): -40°C to +125°C
 - High (H): –40°C to +150°C

Oscillator Options

- 40, 20 or 4 MHz Crystal or Ceramic Resonator; External Clock Input
- · Clock Output with Prescaler

SPI Interface

- · Up to 20 MHz SPI clock speed
- Supports SPI Modes 0, 0 and 1, 1
- Registers and bit fields are arranged in a way to enable efficient access through SPI

Safety Critical Systems

- SPI commands with CRC to detect noise on SPI interface
- · Error Correction Code (ECC) protected RAM

Additional Features

- GPIO pins: INT0 and INT1 can be configured as general purpose I/O
- Open drain outputs: TXCAN, INT, INTO, and INT1 pins can be configured as push/pull or open drain outputs

Package Types



1.0 DEVICE OVERVIEW

The MCP2518FD device is a cost-effective and small-footprint CAN FD controller that can be easily added to a microcontroller with an available SPI interface. A CAN FD channel can be easily added to a microcontroller that is either lacking a CAN FD peripheral or doesn't have enough CAN FD channels.

MCP2518FD supports both CAN frames in the Classical format (CAN2.0B) and CAN Flexible Data Rate (CAN FD) format, as specified in ISO 11898-1:2015.

The MCP2518FD device was improved as follows:

- Added Low Power Mode (LPM), in order to reduce leakage current to 10 μA over the full temperature range.
- Extended SEQ field in Transmit Message Object and Transmit Event FIFO Object from 7 to 23 bits.
- Added DEVID register to distinguish between future members of the device family.
- Switched to saw cut DFN package with wettable flanks.

1.1 Block Diagram

Figure 1.1 shows the block diagram of the MCP2518FD device. MCP2518FD contains the following main blocks:

- The CAN FD Controller module implements the CAN FD protocol, and contains the FIFOs and Filters.
- The SPI interface is used to control the device by accessing Special Function Registers (SFR) and RAM.
- The RAM controller arbitrates the RAM accesses between the SPI and CAN FD Controller module.
- The Message RAM is used to store the data of the Message Objects.
- The oscillator generates the CAN clock.
- The Internal LDO and POR circuit.
- The I/O control.

Note 1: This data sheet summarizes the features of the MCP2518FD device. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the "MCP25xxFD Family Reference Manual".



FIGURE 1-1: MCP2518FD BLOCK DIAGRAM

1.2 Pinout Description

 Table 1-1 describes the functions of the pins.

Pin Name	SOIC	VDFN	Pin Type	Description		
TXCAN	1	1	0	Transmit output to CAN FD transceiver		
RXCAN	2	2	I	Receive input from CAN FD transceiver		
CLKO/SOF	3	3	0	Clock output/Start of Frame output		
INT	4	4	0	Interrupt output (active low)		
OSC2	5	5	0	External oscillator output		
OSC1	6	6	I	External oscillator input		
Vss	7	7	Р	Ground		
INT1/GPIO1	8	8	I/O	RX Interrupt output (active low)/GPIO		
INT0/GPIO0/ XSTBY	9	9	I/O	TX Interrupt output (active low)/GPIO/ Transceiver Standby output		
SCK	10	10	I	SPI clock input		
SDI	11	11	I	SPI data input		
SDO	12	12	0	SPI data output		
nCS	13	13		SPI chip select input		
Vdd	14	14	Р	Positive Supply		
EP	-	15	Р	Exposed Pad; connect to Vss		

TABLE 1-1: MCP2518FD STANDARD PINOUT VERSION

Legend: P = Power, I = Input, O = Output

1.3 Typical Application

Figure 1-2 shows an example of a typical application of the MCP2518FD device. In this example, the microcontroller operates at 3.3V.

The MCP2518FD device interfaces directly with microcontrollers operating at 2.7V to 5.5V. In addition, the MCP2518FD device connects directly to high-speed CAN FD transceivers. There are no external level shifters required when connecting VDD of the MCP2518FD and the microcontroller to VIO of the transceiver.

The VDD of the CAN FD transceiver is connected to 5V.

The SPI interface is used to configure and control the CAN FD controller.

The MCP2518FD device signals interrupts to the microcontroller by using INT, INTO and INT1. Interrupts need to be cleared by the microcontroller through SPI.

The CLKO pin provides the clock to the microcontroller.

FIGURE 1-2: MCP2518FD INTERFACING WITH A 3.3V MICROCONTROLLER



2.0 CAN FD CONTROLLER MODULE

Figure 2-1 shows the main blocks of the CAN FD Controller module:

- The CAN FD Controller module has multiple modes:
 - Configuration
 - Normal CAN FD
 - Normal CAN 2.0
 - Sleep (normal Sleep mode and Low Power Mode)
 - Listen Only
 - Restricted Operation
 - Internal and External Loop back modes
- The CAN FD Bit Stream Processor (BSP) implements the Medium Access Control of the CAN FD protocol described in ISO 11898-1:2015. It serializes and de-serializes the bit stream, encodes and decodes the CAN FD frames, manages the medium access, acknowledges frames and detects and signals errors.
- The TX Handler prioritizes the messages that are requested for transmission by the Transmit FIFOs. It uses the RAM Interface to fetch the transmit data from RAM and provides it to the BSP for transmission.
- The BSP provides received messages to the RX Handler. The RX Handler uses the Acceptance Filter to filter out messages that shall be stored into Receive FIFOs. It uses the RAM Interface to store received data into RAM.

- Each FIFO can be configured either as a Transmit or Receive FIFO. The FIFO Control keeps track of the FIFO Head and Tail, and calculates the User Address. For a TX FIFO, the User Address points to the address in RAM where the data for the next transmit message shall be stored. For a RX FIFO, the User Address points to the address in RAM where the data of the next receive message shall be read. The User notifies the FIFO that a message was written to or read from RAM by incrementing the Head/Tail of the FIFO.
- The Transmit Queue (TXQ) is a special transmit FIFO that transmits the messages based on the ID of the messages stored in the queue.
- The Transmit Event FIFO (TEF) stores the message IDs of the transmitted messages.
- A free-running Time Base Counter is used to time stamp received messages. Messages in the TEF can also be time stamped.
- The CAN FD Controller module generates interrupts when new messages are received or when messages were transmitted successfully.
- The SFR are used to control and to read the status of the CAN FD Controller module.

Note 1: This data sheet summarizes the features of the CAN FD Controller module. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the "MCP25xxFD Family Reference Manual".

FIGURE 2-1: CAN FD CONTROLLER MODULE BLOCK DIAGRAM



NOTES:

3.0 MEMORY ORGANIZATION

Figure 3-1 illustrates the main sections of the memory and its address ranges:

- MCP2518FD Special Function Registers
- CAN FD Controller module SFR
- Message Memory (RAM)

The SFR are 32-bit wide. The LSB is located at the lower address, for example, the LSB of C1CON is located at address 0×000 , while its MSB is located at address 0×003 .

 Table 3-1 lists the MCP2518FD specific registers. The first column contains the address of the SFR.

Table 3-2 lists the registers of the CAN FD Controller module. The first column contains the address of the SFR.

FIGURE 3-1: MEMORY MAP



										ا
Address	Name)	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
E03	OSC	31:24			—	—	—		—	—
E02		23:16			_	_	_		—	—
E01		15:8	—	—	—	SCLKRDY	—	OSCRDY	—	PLLRDY
E00 ⁽¹⁾		7:0		CLKODIV<1:0>		SCLKDIV	LPMEN	OSCDIS	_	PLLEN
	IOCON	31:24	_	INTOD SOF		TXCANOD	—	_	PM1	PM0
		23:16	_	_	_	_	_	_	GPIO1	GPIO0
		15:8	_	_	_	_	_	_	LAT1	LAT0
E04		7:0		XSTBYEN	_	_	_	_	TRIS1	TRIS0
	CRC	31:24	-	_	_	_	_	— FERRIE		CRCERRIE
		23:16	_	_	_	_	_	— FERRIF		CRCERRIF
		15:8	CRC<15:8>							
E08		7:0		CRC<7:0>						
	ECCCON	31:24		—	_	—	_	—	—	_
		23:16		_	—	—	—	_	—	—
		15:8	_				PARITY<6:0>			
E0C		7:0	_	_	—	—	—	DEDIE	SECIE	ECCEN
	ECCSTAT	31:24			—	—		ERRADD)R<11:8>	
		23:16				ERRADI	DR<7:0>			
		15:8	_	—	_	_	_	—	—	—
E10		7:0			_	_	_	DEDIF	SECIF	—
	DEVID	31:24		_	—	_	—	_	—	—
		23:16	—	—	—	—	—	—	—	—
		15:8		_	—	_	—	_	—	—
E14		7:0		ID[:	3:0]			REV	[3:0]	

TABLE 3-1: MCP2518FD REGISTER SUMMARY

Note 1: The lower order byte of the 32-bit register resides at the low-order address.

Addr.	Name		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
03	C1CON	31:24		TXBW	/S<3:0>		ABAT		REQOP<2:0>			
02		23:16		OPMOD<2:0>	•	TXQEN	STEF	SERR2LOM	ESIGM	RTXAT		
01		15:8	—	—	—	BRSDIS	BUSY	WFT	<1:0>	WAKFIL		
00 ^[1]		7:0	—	PXEDIS	ISOCRCEN			DNCNT<4:0>				
	C1NBTCFG	31:24				BRP	<7:0>					
		23:16				TSEG	1<7:0>					
		15:8	_	— TSEG2<6:0>								
04		7:0	_				SJW<6:0>					
	C1DBTCFG	31:24				BRP	<7:0>					
		23:16	—	_	—							
		15:8	_	_	_	_		TSEG	2<3:0>			
08		7:0	_	_	_	_		SJW	<3:0>			
	C1TDC	31:24	_	_	—	_	_	_	EDGFLTEN	SID11EN		
		23:16	_	_	—	_	_	_	TDCMO	D<1:0>		
		15:8	_		1		TDCO<6:0>					
0C		7:0	_	_			TDCV	/<5:0>				
	C1TBC	31:24				TBC<	31:24>					
		23:16				TBC<	23:16>					
		15:8				TBC<	<15:8>					
10		7:0				TBC	<7:0>					
	C1TSCON	31:24	_		_	_	_	_	_	_		
	01100011	23:16			_	_		TSRES	TSEOF	TBCEN		
		15:8	_		_		_	_	TBCPR			
14		7:0				TBCPF	RE<7:0>					
	C1VEC		— RXCODE<6:0>									
	C1VEC	31:24 23:16	— TXCODE<6:0>									
		15:8	_	_				FILHIT<4:0>				
18		7:0	_	ICODE<6:0>								
	C1INT	31:24	IVMIE	WAKIE	CERRIE	SERRIE	RXOVIE	TXATIE	SPICRCIE	ECCIE		
	0	23:16	_	_	_	TEFIE	MODIE	TBCIE	RXIE	TXIE		
		15:8	IVMIF	WAKIF	CERRIF	SERRIF	RXOVIF	TXATIF	SPICRCIF	ECCIF		
1C		7:0	_	_	_	TEFIF	MODIF	TBCIF	RXIF	TXIF		
	C1RXIF	31:24					31:24>			.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
	0 II U II	23:16					23:16>					
		15:8					<15:8>					
20		7:0				RFIF<7:1>				_		
20	C1TXIF	31:24					31:24>					
	OTIXI	23:16					23:16>					
		15:8					<15:8>					
24		7:0					<7:0>					
27	C1RXOVIF	31:24					<31:24>					
	O TAXO VII	23:16					<31.24>					
							<23.10> F<15:8>					
28		15:8 7:0				RFOVIF<7:1>						
20		7:0								_		
	C1TXATIF	31:24 23:16					<31:24>					
20		15:8										
2C		7:0				IFAII	F<7:0>					

TABLE 3-2: CAN FD CONTROLLER MODULE REGISTER SUMMARY

Note 1: The lower order byte of the 32-bit register resides at the low-order address.

Addr.	Name		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
	C1TXREQ	31:24				TXREQ	<31:24>					
		23:16				TXREQ	<23:16>					
		15:8				TXREC	Q<15:8>					
30		7:0				TXRE	Q<7:0>					
	C1TREC	31:24	—		_	—	_	—	—	—		
		23:16	—	—	TXBO	TXBP	RXBP	TXWARN	RXWARN	EWARN		
		15:8				TEC	<7:0>					
34		7:0				REC	<7:0>					
	C1BDIAG0	31:24		DTERRCNT<7:0>								
		23:16		DRERRCNT<7:0>								
		15:8				NTERRO	CNT<7:0>					
38		7:0				NRERRO	CNT<7:0>					
	C1BDIAG1	31:24	DLCMM	ESI	DCRCERR	DSTUFERR	DFORMERR	—	DBIT1ERR	DBIT0ERR		
		23:16	TXBOERR	_	NCRCERR	NSTUFERR	NFORMERR	NACKERR	NBIT1ERR	NBIT0ERR		
		15:8				EFMSGC	NT<15:8>					
3C		7:0				EFMSG	CNT<7:0>					
	C1TEFCON	31:24	—	_	-			FSIZE<4:0>				
		23:16	—		—	—	—	—	—	—		
		15:8	—	_	—	_	—	FRESET	—	UINC		
40		7:0	—		TEFTSEN	—	TEFOVIE	TEFFIE	TEFHIE	TEFNEIE		
	C1TEFSTA	31:24	—	_	-	—	—	—	—	—		
		23:16	—	_	—	—	—	—	_	_		
		15:8	—	_	—	—	—	—	_	_		
44		7:0	—		—		TEFOVIF	TEFFIF	TEFHIF	TEFNEIF		
	C1TEFUA	31:24					<31:24>					
		23:16					<23:16>					
		15:8					\<15:8>					
48		7:0					A<7:0>					
	Reserved ⁽²⁾	31:24					d<31:24>					
		23:16					d<23:16>					
		15:8					ed<15:8>					
4C		7:0				Reserv	ed<7:0>					
	C1TXQCON	31:24		PLSIZE<2:0>				FSIZE<4:0>				
		23:16		TXAT	<1:0>			TXPRI<4:0>	ΤΥΡΓΟ			
50		15:8			—		_	FRESET	TXREQ			
50	04720074	7:0	TXEN			TXATIE	_	TXQEIE	_	TXQNIE		
	C1TXQSTA	31:24	_			_	_	_	_	_		
		23:16 15:8	_	_		_	_	TXQCI<4:0>	—	-		
54		7:0				TXATIF	_	TXQCI<4.0>	_	TYONIE		
54	C1TXQUA	31:24	TXABT	TXLARB	TXERR		<31:24>	INQUIF	_	TXQNIF		
	CTIXQUA											
		23:16 15:8					<23:16> A<15:8>					
59		7:0										
58				hit register re			A<7:0>					

TABLE 3-2: CAN FD CONTROLLER MODULE REGISTER SUMMARY (CONTINUED)

Note 1: The lower order byte of the 32-bit register resides at the low-order address.

Addr.	Name		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
	C1FIFOCON1	31:24		PLSIZE<2:0>	•			FSIZE<4:0>		
		23:16	—	TXAT	<1:0>			TXPRI<4:0>		
		15:8	—	—	—	—	—	FRESET	TXREQ	UINC
5C		7:0	TXEN	RTREN	RXTSEN	TXATIE	RXOVIE	TFERFFIE	TFHRFHIE	TFNRFNIE
	C1FIFOSTA1	31:24	-	_	—	—	—	_	_	-
		23:16	—	_	—	_	—	—	—	_
		15:8	—	_	—			FIFOCI<4:0>	•	
60		7:0	TXABT	TXLARB	TXERR	TXATIF	RXOVIF	TFERFFIF	TFHRFHIF	TFNRFNI
	C1FIFOUA1	31:24			•	FIFOUA	<31:24>	•	•	•
		23:16				FIFOUA	<23:16>			
		15:8				FIFOUA	A<15:8>			
64		7:0				FIFOU	A<7:0>			
68	C1FIFOCON2	31:0					IFIFOCON1			
6C	C1FIFOSTA2	31:0				same as C				
70	C1FIFOUA2	31:0				same as C				
74	C1FIFOCON3	31:0					IFIFOCON1			
78	C1FIFOSTA3	31:0					1FIFOSTA1			
7C	C1FIFOUA3	31:0					IFIFOUA1			
80	C1FIFOCON4	31:0				same as C1				
84	C1FIFOSTA4	31:0					1FIFOSTA1			
88	C1FIFOUA4	31:0				same as C				
8C	C1FIF0C0A4	31:0				same as C1				
90	C1FIFOCONS C1FIFOSTA5	31:0				same as C				
94	C1FIFOUA5	31:0				same as C				
98	C1FIFOCON6	31:0					IFIFOCON1			
9C	C1FIFOSTA6	31:0				same as C				
A0	C1FIFOUA6	31:0					IFIFOUA1			
A4	C1FIFOCON7	31:0				same as C1				
A8	C1FIFOSTA7	31:0				same as C				
AC	C1FIFOUA7	31:0				same as C				
B0	C1FIFOCON8	31:0					IFIFOCON1			
B4	C1FIFOSTA8	31:0				same as C				
B8	C1FIFOUA8	31:0				same as C				
BC	C1FIFOCON9	31:0					IFIFOCON1			
C0	C1FIFOSTA9	31:0					1FIFOSTA1			
C4	C1FIFOUA9	31:0					1FIFOUA1			
C8	C1FIFOCON10	31:0				same as C1				
CC	C1FIFOSTA10	31:0					1FIFOSTA1			
D0	C1FIFOUA10	31:0					1FIFOUA1			
D4	C1FIFOCON11	31:0					IFIFOCON1			
D8	C1FIFOSTA11	31:0					1FIFOSTA1			
DC	C1FIFOUA11	31:0		same as C1FIFOUA1						
E0	C1FIFOCON12	31:0					IFIFOCON1			
E4	C1FIFOSTA12	31:0					1FIFOSTA1			
E8	C1FIFOUA12	31:0				same as C	1FIFOUA1			
EC	C1FIFOCON13	31:0				same as C1	IFIFOCON1			
F0	C1FIFOSTA13	31:0		same as C1FIFOSTA1						
F4	C1FIFOUA13	31:0		same as C1FIFOUA1						
F8	C1FIFOCON14	31:0				same as C1	IFIFOCON1			
FC	C1FIFOSTA14	31:0				same as C	1FIFOSTA1			
100	C1FIFOUA14	31:0				same as C	1FIFOUA1			

 TABLE 3-2:
 CAN FD CONTROLLER MODULE REGISTER SUMMARY (CONTINUED)

Note 1: The lower order byte of the 32-bit register resides at the low-order address.

Addr.	Name		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
104	C1FIFOCON15	31:0				same as C	1FIFOCON1				
108	C1FIFOSTA15	31:0				same as C	1FIFOSTA1				
10C	C1FIFOUA15	31:0				same as C	1FIFOUA1				
110	C1FIFOCON16	31:0				same as C	1FIFOCON1				
114	C1FIFOSTA16	31:0				same as C	1FIFOSTA1				
118	C1FIFOUA16	31:0				same as C	1FIFOUA1				
11C	C1FIFOCON17	31:0		same as C1FIFOCON1							
120	C1FIFOSTA17	31:0				same as C	1FIFOSTA1				
124	C1FIFOUA17	31:0					1FIFOUA1				
128	C1FIFOCON18	31:0				same as C	1FIFOCON1				
12C	C1FIFOSTA18	31:0					1FIFOSTA1				
130	C1FIFOUA18	31:0				same as C	1FIFOUA1				
134	C1FIFOCON19	31:0					1FIFOCON1				
138	C1FIFOSTA19	31:0					1FIFOSTA1				
13C	C1FIFOUA19	31:0					1FIFOUA1				
140	C1FIFOCON20	31:0					1FIFOCON1				
144	C1FIFOSTA20	31:0					1FIFOSTA1				
148	C1FIFOUA20	31:0					1FIFOUA1				
14C	C1FIFOCON21	31:0					1FIFOCON1				
150	C1FIFOSTA21	31:0					1FIFOSTA1				
154	C1FIFOUA21	31:0					1FIFOUA1				
							1FIFOCON1				
158	C1FIFOCON22	31:0					1FIFOCON1 1FIFOSTA1				
15C	C1FIFOSTA22	31:0									
160	C1FIFOUA22	31:0					TFIFOUA1				
164	C1FIFOCON23	31:0					1FIFOCON1				
168	C1FIFOSTA23	31:0	-				1FIFOSTA1				
16C	C1FIFOUA23	31:0					CIFIFOUA1			-	
170	C1FIFOCON24	31:0					1FIFOCON1				
174	C1FIFOSTA24	31:0					1FIFOSTA1				
178	C1FIFOUA24	31:0					TFIFOUA1				
17C	C1FIFOCON25	31:0					1FIFOCON1				
180	C1FIFOSTA25	31:0					1FIFOSTA1				
184	C1FIFOUA25	31:0					1FIFOUA1				
188	C1FIFOCON26	31:0					1FIFOCON1				
18C	C1FIFOSTA26	31:0					1FIFOSTA1				
190	C1FIFOUA26	31:0					1FIFOUA1				
194	C1FIFOCON27						1FIFOCON1				
198	C1FIFOSTA27	31:0					1FIFOSTA1				
19C	C1FIFOUA27	31:0				same as C	1FIFOUA1				
1A0	C1FIFOCON28	31:0					1FIFOCON1				
1A4	C1FIFOSTA28	31:0				same as C	1FIFOSTA1				
1A8	C1FIFOUA28	31:0		same as C1FIFOUA1							
1AC	C1FIFOCON29	31:0		same as C1FIFOCON1							
1B0	C1FIFOSTA29	31:0				same as C	1FIFOSTA1				
1B4	C1FIFOUA29	31:0				same as C	1FIFOUA1				
1B8	C1FIFOCON30	31:0				same as C	1FIFOCON1				
1BC	C1FIFOSTA30	31:0				same as C	1FIFOSTA1				
1C0	C1FIFOUA30	31:0				same as C	1FIFOUA1				
1C4	C1FIFOCON31	31:0				same as C	1FIFOCON1				
1C8	C1FIFOSTA31	31:0				same as C	1FIFOSTA1				
1CC	C1FIFOUA31	31:0				same as C	1FIFOUA1				

TABLE 3-2: CAN FD CONTROLLER MODULE REGISTER SUMMARY (CONTINUED)

Note 1: The lower order byte of the 32-bit register resides at the low-order address.

Addr.	Name		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
	C1FLTCON0	31:24	FLTEN3	_	—			F3BP<4:0>		
		23:16	FLTEN2	_	—			F2BP<4:0>		
		15:8	FLTEN1	—	—			F1BP<4:0>		
1D0		7:0	FLTEN0	_	—			F0BP<4:0>		
	C1FLTCON1	31:24	FLTEN7	—	-			F7BP<4:0>		
		23:16	FLTEN6	—	—			F6BP<4:0>		
		15:8	FLTEN5	—	—			F5BP<4:0>		
1D4		7:0	FLTEN4	_	—			F4BP<4:0>		
	C1FLTCON2	31:24	FLTEN11	—	—			F11BP<4:0>		
		23:16	FLTEN10	—	—			F10BP<4:0>		
		15:8	FLTEN9	—	—			F9BP<4:0>		
1D8		7:0	FLTEN8	_	—			F8BP<4:0>		
	C1FLTCON3	31:24	FLTEN15		—			F15BP<4:0>		
		23:16	FLTEN14		—			F14BP<4:0>		
		15:8	FLTEN13	_	_			F13BP<4:0>		
1DC		7:0	FLTEN12	_	—			F12BP<4:0>		
	C1FLTCON4	31:24	FLTEN19		_			F19BP<4:0>		
		23:16	FLTEN18	_	—			F18BP<4:0>		
		15:8	FLTEN17	_	_			F17BP<4:0>		
1E0		7:0	FLTEN16	_	_			F16BP<4:0>		
	C1FLTCON5	31:24	FLTEN23	_	_			F23BP<4:0>		
		23:16	FLTEN22	_	_			F22BP<4:0>		
		15:8	FLTEN21	_	_			F21BP<4:0>		
1E4		7:0	FLTEN20		_			F20BP<4:0>		
	C1FLTCON6	31:24	FLTEN27		_			F27BP<4:0>		
		23:16	FLTEN26	_	_			F26BP<4:0>		
		15:8	FLTEN25					F25BP<4:0>		
1E8		7:0	FLTEN24		_			F24BP<4:0>		
-	C1FLTCON7	31:24	FLTEN31	_	_			F31BP<4:0>		
		23:16	FLTEN30	_	<u> </u>			F30BP<4:0>		
		15:8	FLTEN29		_			F29BP<4:0>		
1EC		7:0	FLTEN28					F28BP<4:0>		
	C1FLTOBJ0	31:24	_	EXIDE	SID11			EID<17:6>		
		23:16		EXIDE	01211	EID<	12:5>			
		15:8			EID<4:0>				SID<10:8>	
1F0		7:0			2.2	SID	<7:0>		012 1010	
	C1MASK0	31:24	_	MIDE	MSID11	010	1.0	MEID<17:6>		
	O IM/ KOIKO	23:16		MIDE	WOIDTI	MEID	<12:5>			
		15:8			MEID<4:0>	MEID	12.0		MSID<10:8>	
1F4		7:0				MSID	<7:0>		MOID 410.0	
1F8	C1FLTOBJ1	31:0					1FLTOBJ0			
1FO	C1MASK1	31:0					C1MASK0			
200	C1FLTOBJ2	31:0					TFLTOBJ0			
200	C1MASK2	31:0					C1MASK0			
208	C1FLTOBJ3	31:0					1FLTOBJ0			
20C	C1MASK3	31:0					C1MASK0			
210	C1FLTOBJ4	31:0					1FLTOBJ0			
	C1MASK4	31:0					C1MASK0			
214	C INIAGR4									
214 218	C1FLTOBJ5	31:0				same as C	1FLTOBJ0			

 TABLE 3-2:
 CAN FD CONTROLLER MODULE REGISTER SUMMARY (CONTINUED)

Note 1: The lower order byte of the 32-bit register resides at the low-order address.

Addr.	Name		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
220	C1FLTOBJ6	31:0				same as C	1FLTOBJ0			
224	C1MASK6	31:0				same as	C1MASK0			
228	C1FLTOBJ7	31:0				same as C	C1FLTOBJ0			
22C	C1MASK7	31:0				same as	C1MASK0			
230	C1FLTOBJ8	31:0				same as C	1FLTOBJ0			
234	C1MASK8	31:0				same as	C1MASK0			
238	C1FLTOBJ9	31:0		same as C1FLTOBJ0						
23C	C1MASK9	31:0		same as C1MASK0						
240	C1FLTOBJ10	31:0					1FLTOBJ0			
244	C1MASK10	31:0				same as	C1MASK0			
248	C1FLTOBJ11	31:0					1FLTOBJ0			
24C	C1MASK11	31:0					C1MASK0			
250	C1FLTOBJ12	31:0					C1FLTOBJ0			
254	C1MASK12	31:0					C1MASK0			
258	C1FLTOBJ13	31:0					C1FLTOBJ0			
25C	C1MASK13	31:0					C1MASK0			
260	C1FLTOBJ14	31:0					C1FLTOBJ0			
264	C1MASK14	31:0					C1MASK0			
268	C1FLTOBJ15	31:0					C1FLTOBJ0			
26C	C1MASK15	31:0					C1MASK0			
270	C1FLTOBJ16	31:0					CIFLTOBJO			
274	C1MASK16	31:0					C1MASK0			
278	C1FLTOBJ17	31:0					CIMAGRO			
270 27C	C1MASK17	31:0					C1MASK0			
280	C1FLTOBJ18	31:0					CTRIASRO CIFLTOBJO			
		31:0								
284 288	C1MASK18 C1FLTOBJ19	31:0					C1MASK0 C1FLTOBJ0			
28C		31:0					C1MASK0			
290	C1MASK19 C1FLTOBJ20	31:0					CTWASKU CIFLTOBJO			
294	C1MASK20	31:0								
298	C1FLTOBJ21	31:0					CIFLTOBJO			
29C	C1MASK21	31:0								
2A0 2A4	C1FLTOBJ22	31:0					C1MASKO			
	C1MASK22	31:0								
2A8	C1FLTOBJ23	31:0					CIFLTOBJO			
2AC	C1MASK23	31:0								
2B0	C1FLTOBJ24	31:0 31:0								
2B4	C1MASK24									
2B8	C1FLTOBJ25	31:0					CIFLTOBJO			
2BC	C1MASK25	31:0					C1MASK0			
2C0	C1FLTOBJ26	31:0					CIFLTOBJ0			
2C4	C1MASK26	31:0					C1MASK0			
2C8	C1FLTOBJ27	31:0					C1FLTOBJ0			
2CC	C1MASK27	31:0					C1MASK0			
2D0	C1FLTOBJ28	31:0					CIFLTOBJ0			
2D4	C1MASK28	31:0					C1MASK0			
2D8	C1FLTOBJ29	31:0					1FLTOBJ0			
2DC	C1MASK29	31:0					C1MASK0			-
2E0	C1FLTOBJ30	31:0					C1FLTOBJ0			
2E4	C1MASK30	31:0				same as	C1MASK0			
2E8	C1FLTOBJ31	31:0				same as C	1FLTOBJ0			
2EC	C1MASK31	31:0				same as	C1MASK0			

TABLE 3-2: CAN FD CONTROLLER MODULE REGISTER SUMMARY (CONTINUED)

Note 1: The lower order byte of the 32-bit register resides at the low-order address.

3.1 MCP2518FD Specific Registers

- Register 3-1: OSC
- Register 3-2: IOCON
- Register 3-3: CRC
- Register 3-4: ECCCON
- Register 3-5: ECCSTAT
- Register 3-6: DEVID

TABLE 3-3: REGISTER LEGEND

Symbol	Description	Symbol	Description
R	Readable bit	HC	Cleared by Hardware only
W	Writable bit	HS	Set by Hardware only
U	Unimplemented bit, read as '0'	1	Bit is set at Reset
S	Settable bit	0	Bit is cleared at Reset
С	Clearable bit	х	Bit is unknown at Reset

EXAMPLE 3-1:

R/W - 0 indicates the bit is both readable and writable, and reads '0' after a Reset.

REGISTER 3-	1: USC -	· MCP25186	-D OSCILLAT	OR CONTRO	OL REGISTER	۲	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	_	_	—		—	
bit 31		·		·	·		bit 24
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
 bit 23	_		_		_		 bit 16
U-0	U-0	U-0	R-0	U-0	R-0	U-0	R-0
			SCLKRDY		OSCRDY	—	PLLRDY
bit 15							bit 8
U-0	R/W-1	R/W-1	R/W-0	R/W-0	HS/C-0	U-0	R/W-0
_	CLKOE	DIV<1:0>	SCLKDIV ⁽¹⁾	LPMEN ⁽³⁾	OSCDIS ⁽²⁾	—	PLLEN ⁽¹⁾
bit 7							bit 0
Logondu							
Legend: R = Readable I	hit	W = Writable	bit	II – Unimploi	mented bit, read	1 ac (0)	
-n = Value at P		'1' = Bit is se		'0' = Bit is cle		x = Bit is un	known
II Value at I						X Bitle un	
bit 31-13	Unimplemen	ted: Read as	ʻ0 '				
bit 12		Synchronized S	SCLKDIV bit				
	1 = SCLKDIV 0 = SCLKDIV						
bit 11	Unimplemen	ted: Read as	ʻ0 '				
bit 10	OSCRDY: Cl	ock Ready					
	1 = Clock is 0 = Clock no	running and st it ready or off	able				
bit 9	Unimplemen	ted: Read as	ʻ0 '				
bit 8	PLLRDY: PL	L Ready					
	1 = PLL Lock 0 = PLL not r						
bit 7		ited: Read as	"O '				
bit 6-5	-	:0>: Clock Out					
	11 =CLKO is	divided by 10	F				
	10 =CLKO is 01 =CLKO is						
	00 =CLKO is						
bit 4	SCLKDIV: Sy	ystem Clock D	ivisor ⁽¹⁾				
	1 = SCLK is						
	0 = SCLK is	divided by 1					
	-		Configuration mo mode will wake		and nut it back	in Configura	tion mode

REGISTER 3-1: OSC – MCP2518FD OSCILLATOR CONTROL REGISTER

- 2: Clearing OSCDIS while in Sleep mode will wake-up the device and put it back in Configuration mode.
- 3: Setting LPMEN doesn't actually put the device in LPM. It selects which Sleep mode will be entered after requesting Sleep mode using CiCON.REQOP. In order to wake up on RXCAN activity, CiINT.WAKIE must be set.

REGISTER 3-1: OSC – MCP2518FD OSCILLATOR CONTROL REGISTER (CONTINUED)

bit 3	LPMEN: Low Power Mode (LPM) Enable ⁽³⁾
	1 = When in LPM, the device will stop the clock and power down the majority of the chip. Register and RAM values will be lost. The device will wake-up due to asserting nCS, or due to RXCAN activity.
	 0 = When in Sleep mode, the device will stop the clock, and retain it's register and RAM values. It will wake-up due to clearing the OSCDIS bit, or due to RXCAN activity.
bit 2	OSCDIS: Clock (Oscillator) Disable ⁽²⁾
	 1 = Clock disabled, the device is in Sleep mode. 0 = Enable Clock
bit 1	Unimplemented: Read as '0'
bit 0	PLLEN: PLL Enable ⁽¹⁾
	 1 = System Clock from 10x PLL 0 = System Clock comes directly from XTAL oscillator

- **Note 1:** This bit can only be modified in Configuration mode.
 - 2: Clearing OSCDIS while in Sleep mode will wake-up the device and put it back in Configuration mode.
 - 3: Setting LPMEN doesn't actually put the device in LPM. It selects which Sleep mode will be entered after requesting Sleep mode using CiCON.REQOP. In order to wake up on RXCAN activity, CiINT.WAKIE must be set.

U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-1	R/W-1				
—	INTOD	SOF	TXCANOD		—	PM1	PM0				
bit 31							bit 24				
U-0	U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x				
_	_	_	_			GPIO1	GPIO0				
bit 23						orior	bit 16				
U-0	U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x				
						LAT1	LATO				
bit 15						2,011	bit 8				
U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-1	R/W-1				
_	XSTBYEN	_	_	_	_	TRIS1 ⁽¹⁾	TRIS0 ⁽¹⁾				
bit 7	-						bit C				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimple	emented bit, rea	ad as '0'					
-n = Value at		'1' = Bit is se		'0' = Bit is cle		x = Bit is unkr	nown				
bit 31	Unimplement										
bit 30	INTOD: Interru		Drain Mode								
	1 = Open Dra 0 = Push/Pull										
bit 29	SOF: Start-Of	-Frame signal									
	1 = SOF sign 0 = Clock on		in								
bit 28	TXCANOD: T	-	Drain Mode								
	1 = Open Dra 0 = Push/Pull										
bit 27-26	Unimplement	•	'O'								
bit 25	PM1: GPIO Pi	in Mode									
	1 = Pin is use 0 = Interrupt F		erted when CilN	T.RXIF and R	XIE are set						
bit 24	PM0: GPIO Pi										
	1 = Pin is use 0 = Interrupt F		erted when CilN	T.TXIF and T	XIE are set						
bit 23-18	Unimplement										
bit 17	GPIO1: GPIO										
	1 = VGPIO1 >	Vih									
	0 = VGPIO1 <										
bit 16	GPIO0: GPIO										
	1 = VGPIO0 > 0 = VGPIO0 <										
		= VGPIO0 < VIL									
bit 15-10	Unimplement	ed: Read as	ʻ0 '								

REGISTER 3-2: IOCON – INPUT/OUTPUT CONTROL REGISTER

REGISTER 3-2: IOCON – INPUT/OUTPUT CONTROL REGISTER (CONTINUED)

bit 9	LAT1: GPIO1 Latch 1 = Drive Pin High 0 = Drive Pin Low
bit 8	LAT0: GPIO0 Latch 1 = Drive Pin High 0 = Drive Pin Low
bit 7	Unimplemented: Read as '0'
bit 6	XSTBYEN: Enable Transceiver Standby Pin Control 1 = XSTBY control enabled 0 = XSTBY control disabled
bit 5-2	Unimplemented: Read as '0'
bit 1	<pre>TRIS1: GPIO1 Data Direction⁽¹⁾ 1 = Input Pin 0 = Output Pin</pre>
bit 0	TRIS0: GPIO0 Data Direction ⁽¹⁾ 1 = Input Pin 0 = Output Pin

Note 1: If PMx = 0, TRISx will be ignored and the pin will be an output.

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0		
—		—			_	FERRIE	CRCERRIE		
bit 31							bit 24		
U-0	U-0	U-0	U-0	U-0	U-0	HS/C-0	HS/C-0		
				<u> </u>		FERRIF	CRCERRIF		
bit 23						I EIGH	bit 16		
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
K-0	K-0	K-0	CRC<		K-0	K-0	K-0		
bit 15			0110 4	10.02			bit 8		
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
K-0	K-0	K-0	CRC<	-	K-0	K-0	K-0		
bit 7				N.07			bit (
							bit t		
Legend:									
R = Readable b	it	W = Writable b	it	U = Unimplemented bit, rea					
-n = Value at PC	DR	'1' = Bit is set		'0' = Bit is cleared x = Bit is			known		
bit 31-26	Unimplome	ated: Dood oo 'o'							
	-	nted: Read as '0' C Command For	mat Error Int	orrupt Epoblo					
		CRC Error Interro		errupt Erlable					
		nted: Read as '0'	upt Enable						
	-								
		C Command For							
			n aurina "SP	'I with CRC" co	ommand occur	rea			
		of Bytes mismate CRC command for							
	0 = No SPI		ormat error oc						
bit 16	0 = No SPI (CRCERRIF:	CRC command fo	ormat error oc						
bit 16	0 = No SPI (CRCERRIF: 1 = CRC mis	CRC command fo CRC Error Interro	ormat error oc upt Flag						

REGISTER 3-3: CRC – CRC REGISTER

-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
R = Readable	bit	W = Writable I	bit	U = Unimpler	mented bit, rea	ad as '0'	
Legend:							
bit 7							bit C
_	—	—	—	_	DEDIE	SECIE	ECCEN
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
bit 15							bit 8
				PARITY<6:0>			L.1.0
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 23							bit 16
	_			_		_	_
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
bit 31							bit 24
_	_	_	_	_	_	_	_
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0

REGISTER 3-4: ECCCON – ECC CONTROL REGISTER

bit 31-15 Unimplemented: Read as '0'

bit 14-8 **PARITY<6:0>:** Parity bits used during write to RAM when ECC is disabled

bit 7-3 Unimplemented: Read as '0'

bit 2 **DEDIE:** Double Error Detection Interrupt Enable Flag

bit 1 SECIE: Single Error Correction Interrupt Enable Flag

bit 0 ECCEN: ECC Enable

1 = ECC enabled

0 = ECC disabled

		-		-			
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
_		_	_		ERRAD	DR<11:8>	
bit 31							bit 2
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			ERRAD	DR<7:0>			
bit 23							bit 1
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_		—	_	_	_		_
bit 15				÷			bit
U-0	U-0	U-0	U-0	U-0	HS/C-0	HS/C-0	U-0
	-	-			DEDIF	SECIF	_
bit 7	•						bit
Legend:							
R = Readab	le bit	W = Writable b	pit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			IOWN
bit 31-28	Unimplemen	ted: Read as '0	,				
bit 27-16	ERRADDR<1	1:0>: Address	where last E0	CC error occurr	ed		
bit 15-3	Unimplemen	ted: Read as '0	,				
bit 2	-	le Error Detection		laq			
	1 = Double E	rror was detected	ed				
bit 1	SECIF: Single	e Error Correctio	on Interrupt F	lag			
		ror was correcte e Error occurred					
bit 0	-	ted: Read as '0					

REGISTER 3-5: ECCSTAT – ECC STATUS REGISTER

bit 31-8	Unimplemer	nted: Read as '0'	1					
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown					
R = Readable b	vit	W = Writable b	it	-	U = Unimplemented bit, read as '0'			
Legend:								
bit 7	-						bit (
	ID[3:0]		REV[3:0]				
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
 bit 15		—		_		_	bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
11.0	11.0	11.0		11.0		11.0		
bit 23							bit 16	
—	_	—	—		—			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
bit 31							bit 24	
—	—	—	—	—	—	—	—	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	

DEVID – DEVICE ID REGISTER **REGISTER 3-6:**

ID[3:0]: Device ID bit 7-4

bit 3-0 REV[3:0]: Silicon Revision

NOTES:

3.2 CAN FD Controller Module Registers

Configuration Registers

- Register 3-7: CiCON
- Register 3-8: CiNBTCFG
- Register 3-9: CiDBTCFG
- Register 3-10: CiTDC
- Register 3-11: CiTBC
- Register 3-12: CiTSCON

Interrupt and Status Registers

- Register 3-13: CiVEC
- Register 3-14: CilNT
- Register 3-15: CiRXIF
- Register 3-16: CiRXOVIF
- Register 3-17: CiTXIF
- Register 3-18: CiTXATIF
- Register 3-19: CiTXREQ

Error and Diagnostic Registers

- Register 3-20: CiTREC
- Register 3-21: CiBDIAG0
- Register 3-22: CiBDIAG1

TABLE 3-4: REGISTER LEGEND

Fifo Control and Status Registers

- Register 3-23: CiTEFCON
- Register 3-24: CiTEFSTA
- Register 3-25: CiTEFUA
- Register 3-26: CiTXQCON
- Register 3-27: CiTXQSTA
- Register 3-28: CiTXQUA
- Register 3-29: CiFIFOCONm m = 1 to 31
- Register 3-30: CiFIFOSTAm m = 1 to 31
- Register 3-31: CiFIFOUAm m = 1 to 31

Filter Configuration and Control Registers

- Register 3-32: CiFLTCONm m = 0 to 7
- Register 3-33: CiFLTOBJm m = 0 to 31
- Register 3-34: CiMASKm m = 0 to 31

Note: The 'i' shown in the register identifier denotes CANi, for example, C1CON. The MCP2518FD device contains one CAN FD Controller Module.

Sym	Description	Sym	Description
R	Readable bit	HC	Cleared by Hardware only
W	Writable bit	HS	Set by Hardware only
U	Unimplemented bit, read as '0'	1	Bit is set at Reset
S	Settable bit	0	Bit is cleared at Reset
С	Clearable bit	х	Bit is unknown at Reset

EXAMPLE 3-2:

R/W - 0 indicates the bit is both readable and writable, and reads '0' after a Reset.

REGISTER 3-7: CiCON – CAN CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0
	TXBWS<3:0>			ABAT		REQOP<2:0>	
bit 31							bit 24
R-1	R-0	R-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0
	OPMOD<2:0>		TXQEN ⁽¹⁾	STEF ⁽¹⁾	SERR2LOM	ESIGM ⁽¹⁾	RTXAT ⁽¹⁾
bit 23							bit 16
U-0	U-0	U-0	R/W-0	R-0	R/W-1	R/W-1	R/W-1
_	_		BRSDIS	BUSY	WFT<	:1:0>	WAKFIL ⁽¹⁾
bit 15							bit 8
U-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	PXEDIS ⁽¹⁾	ISOCRCEN (1)			DNCNT<4:0>		
bit 7							bit 0
Legend:							
R = Readabl	e hit	W = Writable	hit	= Inimple	mented bit, read	l as 'O'	
-n = Value at		'1' = Bit is set	on	$0^{\circ} = \text{Bit is cle}$		x = Bit is unk	nown
							-
bit 31-28	Delay betwee 0000 = No de 0001 = 2 0010 = 4 0011 = 8 0100 = 16 0101 = 32 0110 = 64 0111 = 128 1000 = 256 1001 = 512 1010 = 1024 1011 = 2048 1111-1100	= 4096	ive transmissic		tion bit times)		
bit 27	1 = Signal all	All Pending Tra transmit FIFOs vill clear this bit	s to abort trans		e aborted		
bit 26-24	000 = Set No 001 = Set Sie 010 = Set Inte 011 = Set Lis 100 = Set Co 101 = Set Ext 110 = Set No	ep mode ernal Loopback ten Only mode nfiguration moc ternal Loopback	node; supports mode le < mode node; possible	mixing of CA	N FD and Class on CAN FD fram		mes

Note 1: These bits can only be modified in Configuration mode.

REGISTER 3-7: CICON – CAN CONTROL REGISTER (CONTINUED)

bit 23-21	OPMOD<2:0> : Operation Mode Status bits 000 = Module is in Normal CAN FD mode; supports mixing of CAN FD and Classic CAN 2.0 frames 001 = Module is in Sleep mode 010 = Module is in Internal Loopback mode 011 = Module is in Listen Only mode 100 = Module is in Configuration mode 101 = Module is in External Loopback mode 110 = Module is Normal CAN 2.0 mode; possible error frames on CAN FD frames 111 = Module is Restricted Operation mode
bit 20	TXQEN : Enable Transmit Queue bit ⁽¹⁾ 1 = Enables TXQ and reserves space in RAM 0 = Don't reserve space in RAM for TXQ
bit 19	 STEF: Store in Transmit Event FIFO bit⁽¹⁾ 1 = Saves transmitted messages in TEF and reserves space in RAM 0 = Don't save transmitted messages in TEF
bit 18	SERR2LOM : Transition to Listen Only Mode on System Error bit ⁽¹⁾ 1 = Transition to Listen Only Mode 0 = Transition to Restricted Operation Mode
bit 17	ESIGM : Transmit ESI in Gateway Mode bit ⁽¹⁾ 1 = ESI is transmitted recessive when ESI of message is high or CAN controller error passive 0 = ESI reflects error status of CAN controller
bit 16	RTXAT : Restrict Retransmission Attempts bit ⁽¹⁾ 1 = Restricted retransmission attempts, CiFIFOCONm.TXAT is used 0 = Unlimited number of retransmission attempts, CiFIFOCONm.TXAT will be ignored
bit 15-13	Unimplemented: Read as '0'
bit 12	 BRSDIS: Bit Rate Switching Disable bit 1 = Bit Rate Switching is Disabled, regardless of BRS in the Transmit Message Object 0 = Bit Rate Switching depends on BRS in the Transmit Message Object
bit 11	BUSY : CAN Module is Busy bit 1 = The CAN module is transmitting or receiving a message 0 = The CAN module is inactive
bit 10-9	WFT<1:0>: Selectable Wake-up Filter Time bits 00 = T00FILTER 01 = T01FILTER 10 = T10FILTER 11 = T11FILTER
	Note: Please refer to Table 7-5.
bit 8	WAKFIL: Enable CAN Bus Line Wake-up Filter bit ⁽¹⁾ 1 = Use CAN bus line filter for wake-up 0 = CAN bus line filter is not used for wake-up
bit 7	Unimplemented: Read as '0'
bit 6	 PXEDIS: Protocol Exception Event Detection Disabled bit⁽¹⁾ A recessive "res bit" following a recessive FDF bit is called a Protocol Exception. 1 = Protocol Exception is treated as a Form Error. 0 = If a Protocol Exception is detected, the CAN FD Controller Module will enter Bus Integrating state.
bit 5	 ISOCRCEN: Enable ISO CRC in CAN FD Frames bit⁽¹⁾ 1 = Include Stuff Bit Count in CRC Field and use Non-Zero CRC Initialization Vector according to ISO 11898-1:2015 0 = Do NOT include Stuff Bit Count in CRC Field and use CRC Initialization Vector with all zeros

Note 1: These bits can only be modified in Configuration mode.

REGISTER 3-7: CICON – CAN CONTROL REGISTER (CONTINUED)

bit 4-0	DNCNT<4:0>: Device Net Filter Bit Number bits
	10011-11111 = Invalid Selection (compare up to 18-bits of data with EID)
	10010 = Compare up to data byte 2 bit 6 with EID17

00001 = Compare up to data byte 0 bit 7 with EID0 00000 = Do not compare data bytes

Note 1: These bits can only be modified in Configuration mode.

REGISTER 3-8: CINBTCFG – NOMINAL BIT TIME CONFIGURATION REGISTER

7:0> R/W-1 <7:0>	R/W-1	R/W-1	bit 24			
	R/W-1	R/W-1	bit 24			
	R/W-1	R/W-1				
	FX/W-1	DV V V - 1	R/W-0			
			F\/ VV-U			
			bit 16			
	DAAL 4					
R/W-1	R/W-1	R/W-1	R/W-1			
TSEG2<6:0>			bit 8			
R/W-1	R/W-1	R/W-1	R/W-1			
SJW<6:0>						
			bit 0			
U = Unimple	mented bit, rea	ad as '0'				
'0' = Bit is cleared		x = Bit is unknown				
ation Seame	nt + Phase Seg	ament 1)				
allon obginio		jiiioint i)				
Segment 2)						
Segment 2)						
Segment 2)	000 0000 = Length is 1 x To Unimplemented: Read as '0'					
Segment 2)						
Segment 2) s						
			S			

Note 1: This register can only be modified in Configuration mode.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			BRP<	7:0>			
oit 31							bit 2
U-0	U-0	U-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-0
	—	_			TSEG1<4:0>		
bit 23							bit '
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-1	R/W-1
_	—	—	—		TSEG	2<3:0>	
bit 15							bit
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-1	R/W-1
_	—	_	—		SJW	<3:0>	
bit 7							bit
R = Readabl n = Value at	POR	W = Writable '1' = Bit is set		U = Unimpler '0' = Bit is cle	nented bit, read ared	d as '0' x = Bit is unk	nown
L egend: R = Readabl -n = Value at bit 31-24	BRP<7:0>: B	'1' = Bit is set aud Rate Press	caler bits	-			nown
R = Readabl n = Value at	BRP<7:0>: B	'1' = Bit is set	caler bits	-			nown
R = Readabl n = Value at	BRP<7:0>: B	'1' = Bit is set aud Rate Preso = TQ = 256/Fsys	caler bits	-			nown
R = Readabl n = Value at	BRP<7:0>: B 1111 1111 = 0000 0000 =	'1' = Bit is set aud Rate Preso = TQ = 256/Fsys	caler bits s	-			nown
R = Readabl -n = Value at bit 31-24	BRP<7:0>: B 1111 1111 = 0000 0000 = Unimplemen TSEG1<4:0>	'1' = Bit is set aud Rate Preso = TQ = 256/Fsys = TQ = 1/Fsys ted: Read as '0	caler bits s ^{D'} it 1 bits (Propag	'0' = Bit is cle	ared	x = Bit is unk	nown
R = Readabl -n = Value at bit 31-24 bit 23-21 bit 20-16	BRP<7:0>: B 1111 1111 = 0000 0000 = Unimplemen TSEG1<4:0> 1 1111 = Let 0 0000 = Let	'1' = Bit is set aud Rate Prese = TQ = 256/Fsys = TQ = 1/Fsys ted: Read as '0 : Time Segmen ngth is 32 x TQ ngth is 1 x TQ	caler bits s ^{0'} It 1 bits (Propag	'0' = Bit is cle	ared	x = Bit is unk	nown
R = Readabl -n = Value at bit 31-24 bit 23-21 bit 20-16 bit 15-12	BRP<7:0>: B 1111 1111 = 0000 0000 = Unimplemen TSEG1<4:0> 1 1111 = Let 0 0000 = Let Unimplemen	'1' = Bit is set aud Rate Prese = $T_Q = 256/Fsystemted: Read as '0': Time Segmenngth is 32 \times T_Qngth is 1 \times T_Qted: Read as '0'$	caler bits s o' it 1 bits (Propaç o'	ʻ0' = Bit is cle	ared	x = Bit is unk	nown
R = Readabl -n = Value at bit 31-24 bit 23-21 bit 20-16	BRP<7:0>: B 1111 1111 = 0000 0000 = Unimplemen TSEG1<4:0> 1 1111 = Let 0 0000 = Let Unimplemen	'1' = Bit is set aud Rate Prese = $T_Q = 256/Fsystem= T_Q = 1/Fsysted: Read as '0': Time Segmenngth is 1 x T_Qted: Read as '0': Time Segmen$	caler bits s ^{0'} It 1 bits (Propag	ʻ0' = Bit is cle	ared	x = Bit is unk	nown
R = Readabl -n = Value at bit 31-24 bit 23-21 bit 20-16 bit 15-12	BRP<7:0>: B 1111 1111 = 0000 0000 = Unimplemen TSEG1<4:0> 1 1111 = Let 0 0000 = Let Unimplemen TSEG2<3:0>	'1' = Bit is set aud Rate Prese = $T_Q = 256/Fsystem= T_Q = 1/Fsystemted: Read as '0': Time Segmenngth is 1 x T_Qted: Read as '0': Time Segmenth is 16 x T_Q$	caler bits s o' it 1 bits (Propaç o'	ʻ0' = Bit is cle	ared	x = Bit is unk	nown
R = Readabl -n = Value at bit 31-24 bit 23-21 bit 20-16 bit 15-12	BRP<7:0>: B 1111 1111 = 0000 0000 = Unimplemen TSEG1<4:0> 1 1111 = Len 0 0000 = Len Unimplemen TSEG2<3:0> 1111 = Lengt 0000 = Lengt	'1' = Bit is set aud Rate Prese = $T_Q = 256/Fsystem= T_Q = 1/Fsystemted: Read as '0': Time Segmenngth is 1 x T_Qted: Read as '0': Time Segmenth is 16 x T_Q$	caler bits s ^{D'} it 1 bits (Propag D' it 2 bits (Phase	ʻ0' = Bit is cle	ared	x = Bit is unk	nown
R = Readabl -n = Value at bit 31-24 bit 23-21 bit 20-16 bit 15-12 bit 11-8	BRP<7:0>: B 1111 1111 = 0000 0000 = Unimplemen TSEG1<4:0> 1 1111 = Len 0 0000 = Len Unimplemen TSEG2<3:0> 1111 = Lengt 0000 = Lengt Unimplemen	'1' = Bit is set aud Rate Prese = $TQ = 256/Fsystemted: Read as '0': Time Segmenngth is 32 \times TQngth is 1 \times TQted: Read as '0': Time Segmenth is 16 \times TQth is 1 \times TQted: Read as '0'ynchronization$	caler bits s ^{D'} it 1 bits (Propag D' it 2 bits (Phase	'0' = Bit is cle	ared	x = Bit is unk	nown

REGISTER 3-9: CIDBTCFG – DATA BIT TIME CONFIGURATION REGISTER

Note 1: This register can only be modified in Configuration mode.

REGISTER 3-10:	CITDC – TRANSMITTER DELAY COMPENSATION REGISTER
----------------	---

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	—	—	_	_	_	EDGFLTEN	SID11EN
bit 31				·			bit 24
U-0	U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0
	—			—		TDCMC	
bit 23							bit 16
U-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
				TDCO<6:0>			
bit 15							bit 8
U-0	U-0		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
0-0	0-0	R/W-0	R/W-0	-	R/₩-0 √<5:0>	R/W-0	R/W-U
 bit 7	_			IDC	V<0.02		bit (
							bit (
Legend:							
R = Readable bit W = Writabl		W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 31-26	Unimplemented: Read as '0'						
bit 25	EDGFLTEN : Enable Edge Filtering during Bus Integration state bit 1 = Edge Filtering enabled, according to ISO 11898-1:2015 0 = Edge Filtering disabled						
bit 24	-	-	in CAN FD B	ase Format Me	essages bit		
	SID11EN: Enable 12-Bit SID in CAN FD Base Format Messages bit 1 = RRS is used as SID11 in CAN FD base format messages: SID<11:0> = {SID<10:0>, SID11} 0 = Don't use RRS; SID<10:0> according to ISO 11898-1:2015						>, SID11}
bit 23-18	Unimplemented: Read as '0'						
bit 17-16	TDCMOD<1:0> : Transmitter Delay Compensation Mode bits; Secondary Sample Point (SSP) 10-11 = Auto; measure delay and add TDCO. 01 = Manual; Don't measure, use TDCV + TDCO from register 00 = TDC Disabled						(SSP)
bit 15	Unimplement	ted: Read as 'o)'				
bit 14-8	TDCO<6:0> : Transmitter Delay Compensation Offset bits; Secondary Sample Point (SSP) Two's complement; offset can be positive, zero, or negative. 011 1111 = 63 x TSYSCLK					SP)	
	 000 0000 = (X TSYSCLK					
	 111 1111 =	–64 x TSYSCI	_K				
bit 7-6	Unimplement	ted: Read as ')'				
bit 5-0		Fransmitter Del 3 x TSYSCLK	lay Compensa	tion Value bits	; Secondary Sa	ample Point (SS	iP)
	 00 0000 = 0 x	TSYSCLK					

Note 1: This register can only be modified in Configuration mode.

-n = Value at POR '1' = E		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
R = Readable bit W = V		W = Writable I	W = Writable bit		U = Unimplemented bit, read as '0'		
Legend:							
bit 7							bit (
			TBC	<7:0>			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit 8
			TBC<	<15:8>			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 23							bit 16
			TBC<	23:16>			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 31							bit 24
			TBC<	31:24>			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

REGISTER 3-11: CITBC – TIME BASE COUNTER REGISTER

bit 31-0 **TBC<31:0>**: Time Base Counter bits

This is a free running timer that increments every TBCPRE clocks when TBCEN is set

Note 1: The TBC will be stopped and reset when TBCEN = 0.

2: The TBC prescaler count will be reset on any write to CiTBC (CiTSCON.TBCPRE will be unaffected).

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—		_		—	—	_	—
bit 31							bit 2
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
	_	_	_	_	TSRES	TSEOF	TBCEN
bit 23							bit 1
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
	TE		TBCPF	BCPRE<9:8>			
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			TBCPR	=<7:0>			
bit 7							bit
	= Readable bitW = Writable bit= Value at POR'1' = Bit is set			U = Unimplemented bit, rea '0' = Bit is cleared		x = Bit is unknown	
bit 31-19	-	ted: Read as '					
bit 18	TSRES : Time Stamp res bit (FD Frames on 1 = at sample point of the bit following the F 0 = at sample point of SOF						
bit 17	 TSEOF: Time Stamp EOF bit 1 = Time Stamp when frame is taken valid: RX no error until last but one bit of EOF TX no error until the end of EOF 0 = Time Stamp at "beginning" of Frame: Classical Frame: at sample point of SOF FD Frame: see TSRES bit. 						
bit 16	TBCEN : Time Base Counter Enable bit 1 = Enable TBC 0 = Stop and reset TBC						
	Unimplemented: Read as '0'						
bit 15-10	Unimplemen	ted: Read as '	0'				
bit 15-10 bit 9-0	TBCPRE<9:0	>: Time Base	o' Counter Presca ery 1024 clocks				

U-0	R-1	R-0	R-0	R-0	R-0	R-0	R-0		
_			R	XCODE<6:0> ⁽¹)				
it 31							bit 2		
U-0	R-1	R-0	R-0	R-0	R-0	R-0	R-0		
				XCODE<6:0> ⁽¹		10	i t u		
it 23							bit 1		
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0		
_	_	—		F	ILHIT<4:0> ⁽¹)			
oit 15	·						bit		
U-0	R-1	R-0	R-0	R-0	R-0	R-0	R-0		
—				ICODE<6:0> ⁽¹⁾					
oit 7							bit		
egend:									
R = Readab	le bit	W = Writable I	bit	U = Unimplemented bit, read as '0'					
n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown		nown			
	 0000010 = F	011111 = FIFO 31 Interrupt (RFIF<31> set) 000010 = FIFO 2 Interrupt (RFIF<2> set) 0000001 = FIFO 1 Interrupt (RFIF<1> set)							
	0000000 = Reserved. FIFO 0 can't receive.								
	Unimplemented: Read as '0' TXCODE<6:0>: Transmit Interrupt Flag (1000001-1111111 = Reserved 1000000 = No interrupt 0100000-0111111 = Reserved								
oit 23 oit 22-16	TXCODE<6:0 1000001-11 1000000 = N	I>: Transmit Intention Intention International International Internation Internatio Internation Internation Internation Internation Int	errupt Flag Co ved						
	TXCODE<6:0 1000001-11 1000000 = N 0100000-01 0011111 = F	I>: Transmit Intention Intention International International Internation Internatio Internation Internation Internation Internation Int	errupt Flag Co ved ved	ode bits ⁽¹⁾					
	TXCODE<6:0 1000001-11 1000000 = N 0100000-01 0011111 = F 0000001 = F	>: Transmit Inte 11111 = Reser o interrupt 11111 = Reser IFO 31 Interrup	errupt Flag Co ved t (TFIF<31> s (TFIF<1> set)	ode bits ⁽¹⁾ et)					
	TXCODE<6:0 1000001-11 1000000 = N 0100000-01 0011111 = F 0000001 = F 0000000 = T	>: Transmit Inte 11111 = Reser o interrupt 11111 = Reser IFO 31 Interrup	errupt Flag Co ved t (TFIF<31> s (TFIF<1> set) FIF<0> set)	ode bits ⁽¹⁾ et)					
it 22-16	TXCODE<6:0 1000001-11 1000000 = N 0100000-01 0011111 = F 0000001 = F 0000000 = T Unimplement	 >: Transmit Intention 11111 = Reserver o interrupt 11111 = Reserver IFO 31 Interrupt IFO 1 Interrupt XQ Interrupt (TI ted: Read as '0 Filter Hit Numberver r 31 	errupt Flag Co ved t (TFIF<31> s (TFIF<1> set) FIF<0> set)	ode bits ⁽¹⁾ et)					

Note 1: If multiple interrupts are pending, the interrupt with the highest number will be indicated.

REGISTER 3-13: CIVEC – INTERRUPT CODE REGISTER (CONTINUED)

- bit 7 Unimplemented: Read as '0' bit 6-0 ICODE[6:0]: Interrupt Flag Code bits⁽¹⁾ 1001011-1111111 = Reserved 1001010 = Transmit Attempt Interrupt (any bit in CiTXATIF set) 1001001 = Transmit Event FIFO Interrupt (any bit in CiTEFIF set) 1001000 = Invalid Message Occurred (IVMIF/IE) 1000111 = Operation Mode Change Occurred (MODIF/IE) 1000110 = TBC Overflow (TBCIF/IE) 1000101 = RX/TX MAB Overflow/Underflow (RX: message received before previous message was saved to memory; TX: can't feed TX MAB fast enough to transmit consistent data.) (SERRIF/IE) 1000100 = Address Error Interrupt (illegal FIFO address presented to system) (SERRIF/IE) 1000011 = Receive FIFO Overflow Interrupt (any bit in CiRXOVIF set) 1000010 = Wake-up interrupt (WAKIF/WAKIE) 1000001 = Error Interrupt (CERRIF/IE) 1000000 = No interrupt 0100000-0111111 = Reserved 0011111 = FIFO 31 Interrupt (TFIF<31> or RFIF<31> set) 0000001 = FIFO 1 Interrupt (TFIF<1> or RFIF<1> set) 0000000 = TXQ Interrupt (TFIF<0> set)
- Note 1: If multiple interrupts are pending, the interrupt with the highest number will be indicated.

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
IVMIE	WAKIE	CERRIE	SERRIE	RXOVIE	TXATIE	SPICRCIE	ECCIE	
bit 31							bit 24	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
0-0	0-0	0-0	TEFIE	MODIE	TBCIE	RXIE	TXIE	
 bit 23			ICFIC	MODIE	TBOIE	RAIE	bit 1	
	110/0.0				D 0	D 0		
HS/C-0	HS/C-0	HS/C-0	HS/C-0	R-0	R-0	R-0	R-0	
IVMIF ⁽¹⁾ bit 15	WAKIF ⁽¹⁾	CERRIF ⁽¹⁾	SERRIF ⁽¹⁾	RXOVIF	TXATIF	SPICRCIF	ECCIF bit	
							DIL	
U-0	U-0	U-0	R-0	HS/C-0	HS/C-0	R-0	R-0	
—	—	—	TEFIF	MODIF ⁽¹⁾	TBCIF ⁽¹⁾	RXIF	TXIF	
bit 7							bit	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit rea	d as '∩'		
-n = Value at F		'1' = Bit is set		U = Unimplemented bit, read as '0' '0' = Bit is cleared x = Bit is unknown				
bit 31	IVMIE: Invalid Message Interrupt Enable bit							
bit 30	WAKIE: Bus Wake Up Interrupt Enable bit							
bit 29	CERRIE: CAN Bus Error Interrupt Enable bit							
bit 28	SERRIE: System Error Interrupt Enable bit							
bit 27	RXOVIE: Receive FIFO Overflow Interrupt Enable bit							
bit 26	TXATIE: Tran	smit Attempt In	terrupt Enable	bit				
bit 25	SPICRCIE: S	PI CRC Error Ir	nterrupt Enable	bit				
bit 24	ECCIE: ECC	Error Interrupt	Enable bit					
bit 23-21	Unimplemen	ted: Read as 'o)'					
bit 20	TEFIE: Transi	mit Event FIFO	Interrupt Enab	le bit				
bit 19	MODIE: Mode	e Change Interr	upt Enable bit					
bit 18	TBCIE: Time	Base Counter I	nterrupt Enable	e bit				
	RXIE: Receiv	RXIE : Receive FIFO Interrupt Enable bit						
bit 17	TXIE: Transmit FIFO Interrupt Enable bit							
bit 17 bit 16	TXIE: Transm	it FIFO Interrup	ot Enable bit					
bit 16				1				
bit 16 bit 15	IVMIF: Invalid	Message Inter	rupt Flag bit ⁽¹⁾	1				
bit 16 bit 15 bit 14	IVMIF: Invalid WAKIF: Bus \	l Message Inter Wake Up Interr	rrupt Flag bit ^(1) upt Flag bit ^(1)					
bit 16 bit 15	IVMIF: Invalid WAKIF: Bus V CERRIF: CAN SERRIF: Syst 1 = A system	Message Inter Wake Up Intern N Bus Error Inter tem Error Intern error occurred	rupt Flag bit ⁽¹⁾ upt Flag bit ⁽¹⁾ errupt Flag bit ⁽¹⁾ upt Flag bit ⁽¹⁾					
bit 16 bit 15 bit 14 bit 13	IVMIF: Invalid WAKIF: Bus N CERRIF: CAN SERRIF: Syst 1 = A system 0 = No system RXOVIF: Rec 1 = Receive	Message Inter Wake Up Intern N Bus Error Inter tem Error Intern error occurred m error occurre eive Object Ov FIFO overflow o	rupt Flag bit ⁽¹⁾ upt Flag bit ⁽¹⁾ errupt Flag bit ⁽¹⁾ rupt Flag bit ⁽¹⁾ ed erflow Interrupt occurred	l) t Flag bit				
bit 16 bit 15 bit 14 bit 13 bit 12	IVMIF: Invalid WAKIF: Bus V CERRIF: CAN SERRIF: Syst 1 = A system 0 = No system RXOVIF: Rec 1 = Receive I 0 = No receive	Message Inter Wake Up Intern N Bus Error Inter tem Error Interr error occurred m error occurre eive Object Ov	rupt Flag bit ⁽¹⁾ upt Flag bit ⁽¹⁾ errupt Flag bit ⁽¹⁾ upt Flag bit ⁽¹⁾ ed erflow Interrupt occurred w has occurred	ı) t Flag bit				

REGISTER 3-14: CIINT – INTERRUPT REGISTER

REGISTER 3-14: CIINT – INTERRUPT REGISTER (CONTINUED)

bit 9	SPICRCIF: SPI CRC Error Interrupt Flag bit
bit 8	ECCIF: ECC Error Interrupt Flag bit
bit 7-5	Unimplemented: Read as '0'
bit 4	TEFIF : Transmit Event FIFO Interrupt Flag bit 1 = TEF interrupt pending 0 = No TEF interrupts pending
bit 3	 MODIF: Operation Mode Change Interrupt Flag bit⁽¹⁾ 1 = Operation mode change occurred (OPMOD has changed) 0 = No mode change occurred
bit 2	TBCIF : Time Base Counter Overflow Interrupt Flag bit ⁽¹⁾ 1 = TBC has overflowed 0 = TBC didn't overflow
bit 1	RXIF : Receive FIFO Interrupt Flag bit 1 = Receive FIFO interrupt pending 0 = No receive FIFO interrupts pending
bit 0	TXIF : Transmit FIFO Interrupt Flag bit 1 = Transmit FIFO interrupt pending 0 = No transmit FIFO interrupts pending

Note 1: Flags are set by hardware and cleared by application.
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			RFIF<	<31:24>			
bit 31							bit 24
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			RFIF<	<23:16>			
bit 23							bit 16
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
11-0	11-0	11-0		<15:8>	11-0	11-0	11-0
bit 15				10.0			bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	U-0
		RI	-IF<7:1>				_
bit 7							bit (
Legend:							
R = Readable bit W = Writable bit				U = Unimplen	nented bit, re	ead as '0'	
-n = Value at POR	n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unk	nown

REGISTER 3-15: CIRXIF – RECEIVE INTERRUPT STATUS REGISTER

bit 31-1 **RFIF<31:1>**: Receive FIFO Interrupt Pending bits⁽¹⁾ 1 = One or more enabled receive FIFO interrupts are pending 0 = No enabled receive FIFO interrupts are pending

bit 0 Unimplemented: Read as '0'

Note 1: RFIF = 'or' of enabled RXFIFO flags; flags will be cleared when the condition of the FIFO terminates.

R = Readable bit -n = Value at POR		4 + 1' = Bit is set		U = Unimplemented bit, read as '0' '0' = Bit is cleared x = Bit is unknown		nown	
Legend:	i+	W = Writable bit		II – Unimpion	nontod bit	adac '0'	
• • • • • •							
bit 7							bit
		RFG	OVIF<7:1	>			—
R-0	R-0	R-0	R-0	R-0	R-0	R-0	U-0
bit 15							bit
			RFOV	IF<15:8>			
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
bit 23							bit 1
			RFOVI	F<23:16>			
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
bit 31							bit 2
			RFOVI	F<31:24>			
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0

REGISTER 3-16: CIRXOVIF – RECEIVE OVERFLOW INTERRUPT STATUS REGISTER

1 = Interrupt is pending

0 = Interrupt not pending

bit 0 Unimplemented: Read as '0'

Note 1: Flags need to be cleared in FIFO register

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
K-0	K-0	K-0	-		R-0	K-0	K-0
			TFIF<	<31:24>			
bit 31							bit 24
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
	10	100		3:16> ⁽¹⁾		10	110
bit 23							bit 16
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TFIF<	15:8> ⁽¹⁾			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TFIF<	:7:0> ⁽¹⁾			
bit 7							bit C
Legend:							
R = Readable	bit	W = Writable bit		U = Unimplen	nented bit, re	ad as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown

REGISTER 3-17: CITXIF – TRANSMIT INTERRUPT STATUS REGISTER

bit 31-0 **TFIF<31:0>**: Transmit FIFO/TXQ ⁽²⁾ Interrupt Pending bits⁽¹⁾ 1 = One or more enabled transmit FIFO/TXQ interrupts are pending

0 = No enabled transmit FIFO/TXQ interrupt are pending

Note 1: TFIF = 'or' of the enabled TXFIFO flags; flags will be cleared when the condition of the FIFO terminates.

2: TFIF<0> is for the Transmit Queue.

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
			TFATIF<	<31:24> ⁽¹⁾				
bit 31							bit 2	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
			TFATIF<	<23:16> ^(1)				
bit 23							bit 1	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
			TFATIF	<15:8> ⁽¹⁾				
bit 15							bit	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
			TFATIF	<7:0> ⁽¹⁾				
bit 7							bit	
Legend:								
	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
n = Value at POR '1' = Bit		'1' = Bit is set	0° = Bit is cleared x = Bit is unknown					

REGISTER 3-18: CITXATIF – TRANSMIT ATTEMPT INTERRUPT STATUS REGISTER

bit 31-0 **TFATIF<31:0>**: Transmit FIFO/TXQ ⁽²⁾ Attempt Interrupt Pending bits⁽¹⁾ 1 = Interrupt is pending 0 = Interrupt not pending

Note 1: Flags need to be cleared in FIFO register

2: TFATIF<0> is for the Transmit Queue.

S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0
			TXREQ	<31:24>			
bit 31							bit 24
S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0
			TXREQ	<23:16>			
bit 23							bit 16
S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0
			TXREC	Q<15:8>			
bit 15							bit 8
S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0
			TXRE	Q<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	U = Unimplemented bit, read as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
bit 31-1	<u>TXEN= 1</u> (O Setting this b The bit will a This bit can	1>: Message Se bject configured bit to '1' requests utomatically clea NOT be used f bject configured	as a Transmi s sending a m ar when the m or aborting a	t Object) essage. iessage(s) quet i transmission .		ct is (are) succ	essfully sent.
bit 0	TXREQ<0> : Setting this b The bit will a	Transmit Queue it to '1' requests utomatically clea	s sending a m ar when the m	essage. Iessage(s) quel	•	ct is (are) succ	essfully sent.

This bit can NOT be used for aborting a transmission.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	_	—	_	—	_	—	_	
bit 31	<u>.</u>				·	· · · · ·	bit 24	
U-0	U-0	R-1	R-0	R-0	R-0	R-0	R-0	
_	—	ТХВО	TXBP	RXBP	TXWARN	RXWARN	EWARN	
bit 23					·	· · · · ·	bit 16	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
			TEC<	<7:0>				
bit 15							bit 8	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
			REC<	<7:0>				
bit 7							bit 0	
Legend:								
R = Readab		W = Writable bi	it	U = Unimplemented bit, read as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	nown			
bit 31-22	Unimpleme	nted: Read as '0'						
bit 21		smitter in Bus Off		,				
	-	tion mode, TXBO						
bit 20	TXBP: Trans	mitter in Error Pa	ssive State b	oit (TEC > 127))			
bit 19	RXBP: Rece	iver in Error Pass	ive State bit	(REC > 127)				
bit 18	TXWARN: T	ransmitter in Erro	r Warning St	ate bit (128 > 1	ГЕС > 95)			
bit 17	RXWARN: R	eceiver in Error V	Varning State	e bit (128 > RE	EC > 95)			
bit 16	EWARN: Tra	insmitter or Recei	ver is in Erro	or Warning Stat	te bit			
h:+ 45 0	TEO 47.05. T			-				

REGISTER 3-20: CITREC – TRANSMIT/RECEIVE ERROR COUNT REGISTER

- bit 15-8 **TEC<7:0>**: Transmit Error Counter bits
- bit 7-0 **REC<7:0>**: Receive Error Counter bits

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DTERRO	CNT<7:0>			
bit 31							bit 24
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DRERRO	CNT<7:0>			
bit 23							bit 16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			NTERRO	CNT<7:0>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			NRERRO	CNT<7:0>			
bit 7							bit C
Legend:							
R = Readable bit W = Writable bit			t	U = Unimpler	nented bit, re	ad as '0'	
-n = Value at POR '1' = Bit is se		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown	

REGISTER 3-21: CiBDIAG0 – BUS DIAGNOSTIC REGISTER 0

bit 23-16DRERRCNT<7:0>: Data Bit Rate Receive Error Counter bitsbit 15-8NTERRCNT<7:0>: Nominal Bit Rate Transmit Error Counter bits

bit 7-0 **NRERRCNT<7:0>:** Nominal Bit Rate Receive Error Counter bits

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
DLCMM	ESI	DCRCERR	DSTUFERR	DFORMERR	_	DBIT1ERR	DBIT0ERR
bit 31							bit 24
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
TXBOERR	—	NCRCERR	NSTUFERR	NFORMERR	NACKERR	NBIT1ERR	NBIT0ERR
bit 23							bit 16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			EFMSGC	NT<15:8>			
bit 15							bit 8
	DAMO		D 444 0		D 444 0	D 444 A	D 444 0
R/W-0	R/W-0	R/W-0	R/W-0 EFMSGC	R/W-0	R/W-0	R/W-0	R/W-0
bit 7			LEINISGO	N1~7.02			bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplem	ented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unki	nown
bit 30 bit 29	-	of a received C Same as for nor		-			
bit 29	DCRCERR: S	Same as for nor	minal bit rate (s	see below).			
bit 28	DSTUFERR:	Same as for no	ominal bit rate ((see below).			
bit 27	DFORMERR	: Same as for n	ominal bit rate	(see below).			
bit 26	Unimplemen	ted: Read as ')'				
bit 25	DBIT1ERR: S	Same as for nor	minal bit rate (s	see below).			
bit 24	DBIT0ERR: S	Same as for nor	minal bit rate (s	see below).			
bit 23	TXBOERR: [Device went to b	ous-off (and au	to-recovered).			
bit 22	Unimplemen	ted: Read as ')'				
bit 21				ceived message culated from the			f an incoming
bit 20	NSTUFERR: where this is		qual bits in a s	sequence have	occurred in a	part of a recei	ived message
bit 19			part of a receiv	ved frame has tl	he wrong form	at.	
bit 18			•	acknowledged.	•		
bit 17	NBIT1ERR: [During the tran	smission of a	message (with bit of logical va	the exception		
bit 16	flag), the dev		send a domin	essage (or ackn ant level (data			
bit 15-0	EFMSGCNT	<15:0>: Error F	ree Message C	Counter bits			

REGISTER 3-22: CiBDIAG1 – BUS DIAGNOSTICS REGISTER 1

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	—			FSIZE<4:0> ⁽¹⁾)	
bit 31							bit 2
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_		_			_	_	_
pit 23							bit 1
					0/110.4		0/110.0
U-0	U-0	U-0	U-0	U-0	S/HC-1	U-0	S/HC-0
 Dit 15	_			_	FRESET		UINC
U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	TEFTSEN ⁽¹⁾		TEFOVIE	TEFFIE	TEFHIE	TEFNEIE
oit 7							bit
Legend:							
R = Readable	bit	W = Writable t	oit	U = Unimpler	nented bit, rea	d as '0'	
	n = Value at POR '1' = Bit is set			'0' = Bit is cle		x = Bit is unk	nown
i – value at l	FUR			0 Dit 10 Old	alca		-
n = value at l	FUR						
	Unimplemen	ted: Read as '0					
oit 31-29	Unimplemen FSIZE<4:0>:	ted: Read as '0 FIFO Size bits ⁽	1)				-
oit 31-29	Unimplemen FSIZE<4:0>: 0_0000 = FIF	ted: Read as '0 FIFO Size bits ⁽ FO is 1 Message	1) e deep				
pit 31-29	Unimplemen FSIZE<4:0>: 0_0000 = FIF 0_0001 = FIF	ted: Read as '0 FIFO Size bits ⁽ FO is 1 Message FO is 2 Message	1) e deep es deep				
pit 31-29	Unimplemen FSIZE<4:0>: 0_0000 = FIF 0_0001 = FIF	ted: Read as '0 FIFO Size bits ⁽ FO is 1 Message	1) e deep es deep				
pit 31-29	Unimplemen FSIZE<4:0>: 0_0000 = FIF 0_0001 = FIF 0_0010 = FIF	ted: Read as '0 FIFO Size bits ⁽ FO is 1 Message FO is 2 Message	1) e deep es deep es deep				
bit 31-29 bit 28-24	Unimplemen FSIZE<4:0>: 0_0000 = FIF 0_0010 = FIF 0_0010 = FIF 1_1111 = FIF	ted: Read as '0 FIFO Size bits ⁽ FO is 1 Message FO is 2 Message FO is 3 Message	1) e deep es deep es deep ges deep				
-n = Value at F bit 31-29 bit 28-24 bit 23-11 bit 10	Unimplemen FSIZE<4:0>: 0_0000 = FIF 0_0010 = FIF 0_0010 = FIF 1_1111 = FIF	ted: Read as '0 FIFO Size bits ⁽ FO is 1 Message FO is 2 Message FO is 3 Message FO is 32 Message ted: Read as '0	1) e deep es deep es deep ges deep				
bit 31-29 bit 28-24 bit 23-11	Unimplemen FSIZE<4:0>: 0_0000 = FIF 0_0001 = FIF 0_0010 = FIF 1_1111 = FIF Unimplemen FRESET: FIF 1 = FIFO will	ted: Read as '0 FIFO Size bits ⁽ FO is 1 Message FO is 2 Message FO is 3 Message FO is 32 Message ted: Read as '0 FO Reset bit be reset when	1) e deep es deep es deep ges deep , bit is set, clea	ared by hardwa		was reset. Th	ie user shou
bit 31-29 bit 28-24 bit 23-11	Unimplemen FSIZE<4:0>: 0_0000 = FIF 0_0001 = FIF 0_0010 = FIF 1_1111 = FIF Unimplemen FRESET: FIF 1 = FIFO will	ted: Read as '0 FIFO Size bits ⁽ FO is 1 Message FO is 2 Message FO is 32 Message ted: Read as '0 FO Reset bit be reset when his bit to clear b	1) e deep es deep es deep ges deep , bit is set, clea	ared by hardwa		was reset. Th	ie user shou
bit 31-29 bit 28-24 bit 23-11 bit 10	Unimplemen FSIZE<4:0>: 0_0000 = FIF 0_0010 = FIF 0_0010 = FIF 1_1111 = FIF Unimplemen FRESET: FIF 1 = FIFO will wait for ti 0 = No effect	ted: Read as '0 FIFO Size bits ⁽ FO is 1 Message FO is 2 Message FO is 32 Message ted: Read as '0 FO Reset bit be reset when his bit to clear b	1) e deep es deep ges deep , bit is set, clea efore taking a	ared by hardwa		was reset. Th	ne user shou
bit 31-29 bit 28-24 bit 23-11 bit 10 bit 9	Unimplemen FSIZE<4:0>: 0_0000 = FIF 0_0001 = FIF 0_0010 = FIF 1_1111 = FIF Unimplemen FRESET: FIF 1 = FIFO will wait for ti 0 = No effect Unimplemen UINC: Increm	ted: Read as '0 FIFO Size bits ⁽ FO is 1 Message FO is 2 Message FO is 32 Message ted: Read as '0 O Reset bit be reset when his bit to clear b ted: Read as '0 ent Tail bit	1) e deep es deep ges deep , bit is set, clea efore taking a ,	ared by hardwa ny action.	are when FIFO	was reset. Th	ie user shou
bit 31-29 bit 28-24 bit 23-11	Unimplemen FSIZE<4:0>: 0_0000 = FIF 0_0010 = FIF 0_0010 = FIF 1_1111 = FIF Unimplemen FRESET: FIF 1 = FIFO will wait for th 0 = No effect Unimplemen UINC: Increm When this bit	ted: Read as '0 FIFO Size bits ⁽ FO is 1 Message FO is 2 Message FO is 32 Message ted: Read as '0 O Reset bit be reset when his bit to clear b ted: Read as '0 ent Tail bit is set, the FIFO	1) e deep es deep ges deep , bit is set, clea efore taking a , tail will increa	ared by hardwa ny action.	are when FIFO	was reset. Th	ie user shou
bit 31-29 bit 28-24 bit 23-11 bit 10 bit 9 bit 8	Unimplemen FSIZE<4:0>: 0_0000 = FIF 0_001 = FIF 0_0010 = FIF 1_1111 = FIF Unimplemen FRESET: FIF 1 = FIFO will wait for ti 0 = No effect Unimplemen UINC: Increm When this bit Unimplemen	ted: Read as '0 FIFO Size bits ⁽ FO is 1 Message FO is 2 Message FO is 3 Message FO is 32 Message ted: Read as '0 O Reset bit be reset when his bit to clear b ted: Read as '0 hent Tail bit is set, the FIFO ted: Read as '0	1) e deep es deep ges deep , bit is set, cle efore taking a , tail will increr	ared by hardwa ny action. ment by a single	are when FIFO e message.	was reset. Th	ie user shou
bit 31-29 bit 28-24 bit 23-11 bit 10 bit 9 bit 8 bit 7-6	Unimplemen FSIZE<4:0>: 0_0000 = FIF 0_001 = FIF 0_0010 = FIF 1_1111 = FIF Unimplemen FRESET: FIF 1 = FIFO will wait for ti 0 = No effect Unimplemen UINC: Increm When this bit Unimplemen TEFTSEN: Tr 1 = Time Sta	ted: Read as '0 FIFO Size bits ⁽ FO is 1 Message FO is 2 Message FO is 32 Message ted: Read as '0 O Reset bit be reset when his bit to clear b ted: Read as '0 ent Tail bit is set, the FIFO	1) e deep es deep ges deep bit is set, clea efore taking a , tail will increa , FO Time Star	ared by hardwa ny action. ment by a single	are when FIFO e message.	was reset. Th	ie user shou
bit 31-29 bit 28-24 bit 23-11 bit 10 bit 9 bit 8 bit 7-6 bit 5	Unimplemen FSIZE<4:0>: 0_0000 = FIF 0_0010 = FIF 0_0010 = FIF 1_1111 = FIF Unimplemen FRESET: FIF 1 = FIFO will wait for th 0 = No effect Unimplemen UINC: Increm When this bit Unimplemen TEFTSEN: Tr 1 = Time Sta 0 = Don't Tim	ted: Read as '0 FIFO Size bits(FO is 1 Message FO is 2 Message FO is 3 Message FO is 32 Message ted: Read as '0 O Reset bit be reset when his bit to clear b ted: Read as '0 nent Tail bit is set, the FIFO ted: Read as '0 ransmit Event FI mp objects in T	1) e deep es deep ges deep , bit is set, clea efore taking a , tail will increa , EF EF is in TEF	ared by hardwa ny action. ment by a single	are when FIFO e message.	was reset. Th	ie user shou
bit 31-29 bit 28-24 bit 23-11 bit 10 bit 9 bit 8 bit 7-6 bit 5 bit 4	Unimplement FSIZE<4:0>: 0_0000 = FIF 0_0010 = FIF 0_0010 = FIF 1_1111 = FIF Unimplement FRESET: FIF 1 = FIFO will wait for ti 0 = No effect Unimplement UINC: Incremt When this bit Unimplement TEFTSEN: Tr 1 = Time Sta 0 = Don't Tim Unimplement TEFOVIE: Tra	ted: Read as '0 FIFO Size bits ⁽ FO is 1 Message FO is 2 Message FO is 3 Message FO is 32 Message ted: Read as '0 O Reset bit be reset when his bit to clear b ted: Read as '0 nent Tail bit is set, the FIFO ted: Read as '0 ransmit Event FI mp objects in T he Stamp object ted: Read as '0 ansmit Event FI	1) e deep es deep ges deep , bit is set, cle efore taking a , tail will incren , FO Time Star EF s in TEF , FO Overflow I	ared by hardwa ny action. ment by a single mp Enable bit ⁽¹	are when FIFO e message.	was reset. Th	ie user shou
bit 31-29 bit 28-24 bit 23-11 bit 10 bit 9 bit 7-6 bit 5 bit 4	Unimplement FSIZE<4:0>: 0_0000 = FIF 0_0010 = FIF 0_0010 = FIF 0_0010 = FIF 1_1111 = FIF Unimplement FRESET: FIF 1 = FIFO will wait for ti 0 = No effect Unimplement UINC: Incremt When this bit Unimplement TEFTSEN: Tr 1 = Time Sta 0 = Don't Tim Unimplement TEFOVIE: Tra 1 = Interrupt	ted: Read as '0 FIFO Size bits ⁽ FO is 1 Message FO is 2 Message FO is 3 Message FO is 32 Message ted: Read as '0 O Reset bit be reset when his bit to clear b ted: Read as '0 nent Tail bit is set, the FIFO ted: Read as '0 ransmit Event FI mp objects in T he Stamp object ted: Read as '0 ansmit Event FII	1) e deep es deep ges deep , bit is set, clea efore taking a , tail will increa , FO Time Star EF s in TEF , FO Overflow I rflow event	ared by hardwa ny action. ment by a single mp Enable bit ⁽¹	are when FIFO e message.	was reset. Th	ne user shou
bit 31-29 bit 28-24 bit 23-11 bit 10 bit 9 bit 8 bit 7-6	Unimplement FSIZE<4:0>: 0_0000 = FIF 0_0010 = FIF 0_0010 = FIF 0_0010 = FIF 1_1111 = FIF Unimplement FRESET: FIF 1 = FIFO will wait for th 0 = No effect Unimplement UINC: Increment When this bit Unimplement TEFTSEN: Tr 1 = Time Sta 0 = Don't Tim Unimplement TEFOVIE: Tra 1 = Interrupt 0 = Interrupt	ted: Read as '0 FIFO Size bits ⁽ FO is 1 Message FO is 2 Message FO is 32 Message ted: Read as '0 O Reset bit be reset when his bit to clear b ted: Read as '0 nent Tail bit is set, the FIFO ted: Read as '0 ransmit Event FI mp objects in T he Stamp object ted: Read as '0 cansmit Event FII enabled for ove disabled for ove	1) e deep es deep ges deep , bit is set, clea efore taking a , tail will increr , FO Time Star EF s in TEF , FO Overflow I rflow event erflow event	ared by hardwa ny action. mp Enable bit ⁽¹ nterrupt Enable	are when FIFO e message.	was reset. Th	ie user shou
bit 31-29 bit 28-24 bit 23-11 bit 10 bit 9 bit 8 bit 7-6 bit 5 bit 4 bit 3	Unimplement FSIZE<4:0>: 0_0000 = FIF 0_0010 = FIF 0_0010 = FIF 0_0010 = FIF 0_0010 = FIF 0_1111 = FIF Unimplement FRESET: FIF 1 = FIFO will wait for ti 0 = No effect Unimplement UINC: Increment When this bit Unimplement TEFTSEN: Tr 1 = Time Sta 0 = Don't Tim Unimplement TEFOVIE: Tra 1 = Interrupt 0 = Interrupt	ted: Read as '0 FIFO Size bits ⁽ FO is 1 Message FO is 2 Message FO is 3 Message FO is 32 Message ted: Read as '0 O Reset bit be reset when his bit to clear b ted: Read as '0 nent Tail bit is set, the FIFO ted: Read as '0 ransmit Event FI mp objects in T he Stamp object ted: Read as '0 ansmit Event FII	1) e deep es deep ges deep bit is set, clea efore taking a , tail will increr FO Time Star EF s in TEF , FO Overflow I rflow event o Full Interrup	ared by hardwa ny action. mp Enable bit ⁽¹ nterrupt Enable	are when FIFO e message.	was reset. Th	ie user shou

REGISTER 3-23: CITEFCON – TRANSMIT EVENT FIFO CONTROL REGISTER

REGISTER 3-23: CITEFCON – TRANSMIT EVENT FIFO CONTROL REGISTER (CONTINUED)

bit 1	TEFHIE : Transmit Event FIFO Half Full Interrupt Enable bit 1 = Interrupt enabled for FIFO half full 0 = Interrupt disabled for FIFO half full
bit 0	TEFNEIE : Transmit Event FIFO Not Empty Interrupt Enable bit 1 = Interrupt enabled for FIFO not empty 0 = Interrupt disabled for FIFO not empty

Note 1: These bits can only be modified in Configuration mode.

CEGISTER S	-24: CILER	SIA - IRANS		FIFU STATU		X		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 31							bit 24	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—		—	—		—	
bit 23							bit 16	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	—	—	_		—	—	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	HS/C-0	R-0	R-0	R-0	
				TEFOVIF	TEFFIF ⁽¹⁾	TEFHIF ⁽¹⁾	TEFNEIF ⁽¹⁾	
bit 7				TELOVI	12111	121111	bit 0	
							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown				
			. 1					
bit 31-4		ted: Read as '			••			
bit 3		event has occu		nterrupt Flag b	It			
		ow event occur						
bit 2	TEFFIF: Trans	smit Event FIF	O Full Interrup	t Flag bit ^(1)				
	1 = FIFO is fu	III						
	0 = FIFO is n							
bit 1		smit Event FIF	O Half Full Inte	errupt Flag bit ⁽	1)			
	1 = FIFO is ≥							
hit O	0 = FIFO is <		FO Not Empty	Interrupt Floo	h:+(1)			
bit 0		insmit Event FI ot empty, conta			DILY /			
	1 = FIFO IS II 0 = FIFO is e		anns at least of	ie messaye				

REGISTER 3-24: CITEFSTA – TRANSMIT EVENT FIFO STATUS REGISTER

Note 1: This bit is read only and reflects the status of the FIFO.

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
			TEFUA	<31:24>			
bit 31							bit 24
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
			TEFUA	<23:16>			
bit 23							bit 16
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
			TEFU	A<15:8>			
bit 15							bit 8
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
			TEFU	A<7:0>			
bit 7							bit (
Legend:							
R = Readable I	bit	W = Writable bit		U = Unimpler	nented bit, re	ead as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown

REGISTER 3-25: CITEFUA – TRANSMIT EVENT FIFO USER ADDRESS REGISTER

bit 31-0 **TEFUA<31:0>:** Transmit Event FIFO User Address bits A read of this register will return the address where the next object is to be read (FIFO tail).

Note 1: This register is not guaranteed to read correctly in Configuration mode and should only be accessed when the module is not in Configuration mode.

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	PLSIZE<2:0>(1))			FSIZE<4:0> ⁽¹⁾		
bit 31							bit 24
U-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	TXAT	<1:0>			TXPRI<4:0>		
bit 23							bit 16
U-0	U-0	U-0	U-0	U-0	S/HC-1	R/W/HC-0	S/HC-0
_	_	_	_	_	FRESET ⁽³⁾	TXREQ ⁽²⁾	UINC
bit 15							bit 8
			D 444 A		5444.0		D 444 0
R-1	U-0	U-0	R/W-0	U-0	R/W-0	U-0	R/W-0
TXEN	—	—	TXATIE		TXQEIE	—	TXQNIE
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	1 as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is cl		x = Bit is unkn	own
		1 Dit lo det		o Bitlook	Sulou		
bit 28-24	011 = 20 data 100 = 24 data 101 = 32 data 110 = 48 data 111 = 64 data FSIZE<4:0>: 1	a bytes a bytes a bytes	1)				
	0_0001 = FIF 0_0010 = FIF 	O is 1 Messag O is 2 Messag O is 3 Messag	es deep es deep				
bit 23	Unimplement	ted: Read as 'o)'				
bit 22-21	This feature is 00 = Disable r 01 = Three re 10 = Unlimited	Retransmission enabled when retransmission transmission at number of ret d number of ret	n CiCON.RTXA attempts ttempts transmission at	ttempts			
bit 20-16	00000 = Low e	Message Trans est Message P	riority	S			
	00000 = Lowe 11111 = High	est Message P est Message P	riority	S			
bit 15-11	00000 = Lowe 11111 = High Unimplement	est Message P est Message P ted: Read as '0	riority Priority				
bit 15-11 Note 1: Tr	00000 = Lowe 11111 = High	est Message P est Message P ted: Read as '0 / be modified ir	riority Priority)' n Configuration	n mode.		e reset	

REGISTER 3-26: CITXQCON – TRANSMIT QUEUE CONTROL REGISTER

REGISTER 3-26: CITXQCON – TRANSMIT QUEUE CONTROL REGISTER (CONTINUED)

bit 10	 FRESET: FIFO Reset bit⁽³⁾ 1 = FIFO will be reset when bit is set; cleared by hardware when FIFO was reset. User should wait until this bit is clear before taking any action. 0 = No effect
bit 9	 TXREQ: Message Send Request bit⁽²⁾ 1 = Requests sending a message; the bit will automatically clear when all the messages queued in the TXQ are successfully sent. 0 = Clearing the bit to '0' while set ('1') will request a message abort.
bit 8	UINC : Increment Head bit When this bit is set, the FIFO head will increment by a single message.
bit 7	TXEN : TX Enable 1 = Transmit Message Queue. This bit always reads as '1'.
bit 6-5	Unimplemented: Read as '0'
bit 4	 TXATIE: Transmit Attempts Exhausted Interrupt Enable bit 1 = Enable interrupt 0 = Disable interrupt
bit 3	Unimplemented: Read as '0'
bit 2	 TXQEIE: Transmit Queue Empty Interrupt Enable bit 1 = Interrupt enabled for TXQ empty 0 = Interrupt disabled for TXQ empty
bit 1	Unimplemented: Read as '0'
bit 0	 TXQNIE: Transmit Queue Not Full Interrupt Enable bit 1 = Interrupt enabled for TXQ not full 0 = Interrupt disabled for TXQ not full
Note 1:	These bits can only be modified in Configuration mode.

- 2: This bit is updated when a message completes (or aborts) or when the FIFO is reset.
- **3:** FRESET is set while in Configuration mode and is automatically cleared in Normal mode.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
						—	_
bit 31							bit 24
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_				_		_	_
bit 23							bit 16
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
	_	—			TXQCI<4:0>(1)		
bit 15							bit 8
HS/C-0	HS/C-0	HS/C-0	HS/C-0	U-0	R-1	U-0	R-1
TXABT ⁽²⁾⁽³⁾	TXLARB (2)(3)	TXERR ⁽²⁾⁽³⁾	TXATIF	-	TXQEIF	_	TXQNIF
bit 7							bit C
Logondi							
Legend: R = Readable I	bit	W = Writable I	oit	U = Unimple	mented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unk	nown
oit 7		register will retu age Aborted St		o the message	that the FIFO v	vill next attem	pt to transmit.
bit 12-8 bit 7	A read of this	-	urn an index t		that the FIFO v	vill next attem	pt to transmit.
		completed suc					
bit 6	1 = Message	ssage Lost Arbi lost arbitration did not loose a	while being s	ent			
bit 5	1 = A bus err	Detected Durin or occurred whi	le the messag	ge was being s			
bit 4							
bit 3	-	ted: Read as '0	,				
bit 2	TXQEIF: Tran 1 = TXQ is er	smit Queue Err	npty Interrupt	-	ransmitted		
pit 1		ted: Read as '0					
pit 0	-	ismit Queue No ot full		t Flag bit			
					TXQ. If the TX		ges deep
	-			-	g on the state o	t the IXQ.	
2: This		vhen TXREQ is	Secol by WI	ung a u using t			

REGISTER 3-27: CITXQSTA – TRANSMIT QUEUE STATUS REGISTER

3: This bit is updated when a message completes (or aborts) or when the TXQ is reset.

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
			TXQUA	<31:24>			
bit 31							bit 24
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
			TXQUA	<23:16>			
bit 23							bit 16
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
			TXQU	A<15:8>			
bit 15							bit 8
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
			TXQU	A<7:0>			
bit 7							bit C
Legend:							
R = Readable	bit	W = Writable bit		U = Unimpler	nented bit, re	ead as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown

REGISTER 3-28: CITXQUA – TRANSMIT QUEUE USER ADDRESS REGISTER

TXQUA<31:0>: TXQ User Address bits A read of this register will return the address where the next message is to be written (TXQ head).

Note 1: This register is not guaranteed to read correctly in Configuration mode and should only be accessed when the module is not in Configuration mode.

bit 31-0

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	PLSIZE<2:0> ⁽¹)			FSIZE<4:0> ⁽¹)	
bit 31							bit 24
11.0							
U-0	R/W-1	R/W-1 <1:0>	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
 bit 23	TAA	<1.0>			TXPRI<4:0>		bit 1
DIL 23							bit 10
U-0	U-0	U-0	U-0	U-0	S/HC-1	R/W/HC-0	S/HC-0
_	_	_	—		FRESET ⁽³⁾	TXREQ ⁽²⁾	UINC
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
TXEN ⁽¹⁾	RTREN	RXTSEN ⁽¹⁾	TXATIE	RXOVIE	TFERFFIE	TFHRFHIE	TFNRFNIE
bit 7							bit (
Legend:							
R = Readabl	le bit	W = Writable b	oit	U = Unimple	mented bit, rea	d as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unki	nown
	010 = 16 data 011 = 20 data 100 = 24 data 101 = 32 data 110 = 48 data 111 = 64 data	a bytes a bytes a bytes a bytes					
bit 28-24	FSIZE<4:0>:	FIFO Size bits(1)				
	0_0001 = FIF 0_0010 = FIF 	FO is 1 Message FO is 2 Message FO is 3 Message	es deep es deep				
1.1.00	—	FO is 32 Messa					
bit 23 bit 22-21	TXAT<1:0>: I This feature is 00 = Disable 01 = Three re 10 = Unlimite	ted: Read as '0 Retransmission as enabled when retransmission at transmission at d number of retr d number of retr	Attempts bits CiCON.RTXA attempts cempts ansmission a	AT is set. attempts			
bit 20-16	TXPRI<4:0>:	Message Trans vest Message P	mit Priority bi	•			
	11111 = Hig h	nest Message Pr	riority				
Note 1: T	hese bits can onl	y be modified in	Configuration	n mode.			
2 : T	his bit is updated	when a messag	e completes	(or aborts) or v	when the FIFO	is reset.	
3 F	RESET is set wh	ilo in Configurati	on mode and	l in outomotion	ly cloared in N	ormal modo	

REGISTER 3-29: CiFIFOCONm – FIFO CONTROL REGISTER m, (m = 1 TO 31)

3: FRESET is set while in Configuration mode and is automatically cleared in Normal mode.

REGISTER 3-29: CiFIFOCONm – FIFO CONTROL REGISTER m, (m = 1 TO 31) (CONTINUED) bit 15-11 Unimplemented: Read as '0' bit 10 FRESET: FIFO Reset bit⁽³⁾ 1 = FIFO will be reset when bit is set; cleared by hardware when FIFO was reset. User should wait until this bit is clear before taking any action.

0 = No effect
TXREQ: Message Send Request bit ⁽²⁾
<u>TXEN = 1</u> (FIFO configured as a Transmit FIFO)
1 = Requests sending a message; the bit will automatically clear when all the messages queued in
the FIFO are successfully sent.
0 = Clearing the bit to '0' while set ('1') will request a message abort.
<u>TXEN = 0</u> (FIFO configured as a Receive FIFO)
This bit has no effect.
UINC: Increment Head/Tail bit
<u>TXEN = 1</u> (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message. <u>TXEN = 0</u> (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message.
TXEN: TX/RX FIFO Selection bit ⁽¹⁾
1 = Transmit FIFO 0 = Receive FIFO
 RTREN: Auto RTR Enable bit 1 = When a remote transmit is received, TXREQ will be set. 0 = When a remote transmit is received, TXREQ will be unaffected.
 RXTSEN: Received Message Time Stamp Enable bit⁽¹⁾ 1 = Capture time stamp in received message object in RAM. 0 = Don't capture time stamp.
 TXATIE: Transmit Attempts Exhausted Interrupt Enable bit 1 = Enable interrupt 0 = Disable interrupt
 RXOVIE: Overflow Interrupt Enable bit 1 = Interrupt enabled for overflow event 0 = Interrupt disabled for overflow event
TFERFFIE : Transmit/Receive FIFO Empty/Full Interrupt Enable bit <u>TXEN = 1</u> (FIFO configured as a Transmit FIFO) Transmit FIFO Empty Interrupt Enable 1 = Interrupt enabled for FIFO empty 0 = Interrupt disabled for FIFO empty <u>TXEN = 0</u> (FIFO configured as a Receive FIFO) Receive FIFO Full Interrupt Enable 1 = Interrupt enabled for FIFO full 0 = Interrupt disabled for FIFO full

$\label{eq:Note_1:} \textbf{Note} \ \textbf{1:} \quad \textbf{These bits can only be modified in Configuration mode.}$

- 2: This bit is updated when a message completes (or aborts) or when the FIFO is reset.
- **3:** FRESET is set while in Configuration mode and is automatically cleared in Normal mode.

REGISTER 3-29: CiFIFOCONm – FIFO CONTROL REGISTER m, (m = 1 TO 31) (CONTINUED)

bit 1	TFHRFHIE : Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit <u>TXEN = 1</u> (FIFO configured as a Transmit FIFO) Transmit FIFO Half Empty Interrupt Enable 1 = Interrupt enabled for FIFO half empty 0 = Interrupt disabled for FIFO half empty <u>TXEN = 0</u> (FIFO configured as a Receive FIFO) Receive FIFO Half Full Interrupt Enable 1 = Interrupt enabled for FIFO half full 0 = Interrupt disabled for FIFO half full
bit 0	TFNRFNIE : Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit <u>TXEN = 1</u> (FIFO configured as a Transmit FIFO) Transmit FIFO Not Full Interrupt Enable 1 = Interrupt enabled for FIFO not full 0 = Interrupt disabled for FIFO not full <u>TXEN = 0</u> (FIFO configured as a Receive FIFO) Receive FIFO Not Empty Interrupt Enable 1 = Interrupt enabled for FIFO not empty 0 = Interrupt disabled for FIFO not empty

- **Note 1:** These bits can only be modified in Configuration mode.
 - **2**: This bit is updated when a message completes (or aborts) or when the FIFO is reset.
 - 3: FRESET is set while in Configuration mode and is automatically cleared in Normal mode.

REGISTER 3-30: CiFIFOSTAm – FIFO STATUS REGISTER m, (m = 1 TO 31)

U-0 R-0 R						•		
U-0U-0U-0U-0U-0U-0U-0U-0iii 23iii 23U-0U-0U-0R-0R-0R-0R-0R-0bit 15Dit 15TXABT ⁽²⁾⁽³⁾ TXLARBTXERR ⁽²⁾⁽³⁾ TXATIFRXOVIFTFERFFIFTFHRFHIFTFNRFNbit 7Legend:R<	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
U-0U-0U-0U-0U-0U-0U-0U-0bit 23bitU-0U-0U-0R-0R-0R-0R-0R-0bit 15bitbit 15bit15bitbitbitbitbitTXABT ⁽²⁾⁽³⁾ TXLARBTXERR ⁽²⁾⁽³⁾ TXATIFRXOVIFTFERFFIFTFHRFHIFTFNRFNLogend:RRedatable bitW = Writable bitU = Unimplemented bit, read as '0'bitLogend:'0' = Bit is clearedx = Bit is unknownbit 31-13Unimplemented: Read as '0''0' = Bit is clearedx = Bit is unknownbit 31-13Unimplemented: Read as '0'Dit TXEN = 1 (FIFO is configured as a Recive FIFO)A read of this bit field will return an index to the message that the FIFO will next attempt to transm TXEN = 0 (FIFO is configured as a Recive FIFO)A read of this bit field will return an index to the message that the FIFO will use to save the n messagebit 7TXABT: Message Lost Arbitration while being sent 0 = Message completed successfullybit 6TXLARB: Message Lost Arbitration while being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message in the FIFO. If the FIFO is 4 messages deep<	—	—	_	—	—	_		—
bit 23bitU-0U-0U-0R-0R-0R-0R-0R-0FIFOCIR-0R-0R-0FIFOCIR-0R-0bit 15bitTXABT ⁽²⁾ (3)TXLARBTXERR ⁽²⁾ (3)TXATIFRXOVIFTFERFIFTFHRFHIFTFNRFNbit 7bit-bitLegend:RReadable bitW = Writable bitU = Unimplemented bit, read as '0'-Legend:'0' = Bit is clearedx = Bit is unknownbit 31-13Unimplemented: Read as '0'bit 12-8FIFOCI-4:0: FIFO Message Index bits ⁽¹⁾ TXEN = 1 (FIFO is configured as a Transmit FIFO) A read of this bit field will return an index to the message that the FIFO will next attempt to transm TXEN = 1 (FIFO is configured as a Receive FIFO) A read of this bit field will return an index to the message that the FIFO will use to save the n message adopted 0 = Message completed successfullybit 7TXABT: Message Lost Arbitration Status bit ⁽²⁾⁽³⁾ 1 = Abus error occurred while being sent 0 = Message cost arbitration while being sent 0 = Abus error odid not occur while the message was being sent 0 = Abus error odid not occur while the message was being sent 0 = A bus error odid not occur while the message was being sent 0 = A bus error odid not occur while the message was being sent 0 = A bus error odid not occur while the message was being	bit 31							bit 24
Image: constraint of the state of the message in the FIFO will use to save the n message in the state of the message was being sent $0 = Message Configured as a Transmit FIFO)$ Image: configured as a transmit FIFO) $1 = Message Configured as a Receive FIFO)$ Mote 1TXAB: Message Configured as a Receive FIFO) $1 = Message Configured as a Receive FIFO)$ Image: configured as a Receive FIFO) $1 = Message Configured as a Receive FIFO)$ Mote 1:TXAB: Message Configured as a Receive FIFO) $1 = Message Configured as a Receive FIFO)Image: configured as a Receive FIFO)1 = Message Configured as a Receive FIFO)Mote 1:TXAB: Message Configured as a Receive FIFO)1 = Message Configured as a Receive FIFO)Image: configured as a Receive FIFO)1 = Message Configured as a Receive FIFO)Mote 1:TXLR: Message Configured as a Receive FIFO)1 = Message Configured as a Receive FIFO)Image: configured as a Receive FIFO)1 = Message Configured as a Receive FIFO)Mote 1:TXLR: Message Configured as a Receive FIFO)1 = Message Configured as a Receive FIFO)Image: configured as a Receive FIFO)1 = Message Configured as a Receive FIFO)Mote 1:TXLR: Message Configured as a Receive FIFO)1 = Message Configured as a Receive FIFO)Image: configured as a Receive FIFO)1 = Message Configured as a Receive FIFO)Mote 1:TXLR: Configured as a Receive FIFO)1 = A bus error occurred while the message was being sent0 = Message Configured as a Receive FIFO)Image: configured as a Receive FIFO)1 = Receive Configured as a Receive FIFO)Read as '0'Note 1:FIFOCI-K1.0's onfigured as a Receive FIFO)Read as '0'Image: Configured as a Receive FIFO)Read as '0'$	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
U-0 U-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0 - - - - FIFOCI-4:0> ⁽¹⁾ bit bit 15 bit bit bit bit bit HS/C-0 HS/C-0 HS/C-0 HS/C-0 R-0 R-0 R-0 TXABT ⁽²⁾⁽³⁾ TXLARR TXERR ⁽²⁾⁽³⁾ TXATIF RXOVIF TFERFFIF TFHRFHIF TFNRFN bit 7 bit - - - - - bit Legend: R Readable bit W = Writable bit U = Unimplemented bit, read as '0' - - - - - - - - bit - - - - - - - - - - - - - - - - - - - R-0 R-0 R-0 R-0 R-0 R-0 - - - - - - - - - - - - - - - -	_	_	_	_	_	_	_	_
- - FIFOCI<430> ⁽¹⁾ bit 15 bit bit HS/C-0 HS/C-0 HS/C-0 HS/C-0 R-0 R-0 TXABT ⁽²⁾⁽³⁾ TXLARB TXERR ⁽²⁾⁽³⁾ TXATIF RXOVIF TFERFFIF TFHRFHIF TFNRFN bit 7 b b b b b b Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' bit 31-13 Unimplemented: Read as '0' B B FIFOCI<4:0>: FIFO Message Index bits ⁽¹⁾ TXEN = 1 (FIFO is configured as a Transmit FIFO) A read of this bit field will return an index to the message that the FIFO will next attempt to transm TXEN = 0 (FIFO is configured as a Receive FIFO) A read of this bit field will return an index to the message that the FIFO will use to save the n message message bit 7 TXABT: Message Lost Arbitration Status bit ⁽²⁾⁽³⁾ 1 = Message lost Arbitration While being sent 0 = Message lost arbitration while being sent 0 = A bus error courred while the message was being sent 0 = A bus error did not cocur while the message was being sent 0 = A bus error did not cocur while the message was being sent 1 = A bus error did not cocur while the message was being sent 0	bit 23							bit 10
- - FIFOCI<430> ⁽¹⁾ bit 15 bit bit HS/C-0 HS/C-0 HS/C-0 HS/C-0 R-0 R-0 TXABT ⁽²⁾⁽³⁾ TXLARB TXERR ⁽²⁾⁽³⁾ TXATIF RXOVIF TFERFFIF TFHRFHIF TFNRFN bit 7 b b b b b b Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' b n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 31-13 Unimplemented: Read as '0' Bit GOCI A = Bit is unknown bit 31-13 Unimplemented: Read as '0' Bit GOCI A = Bit is unknown bit 31-13 Unimplemented: Read as '0' A = Bit is unknown A = Bit is unknown bit 31-13 Unimplemented: Read as '0' A = Bit is cleared x = Bit is unknown XEN = 0 (FIFO is configured as a Transmit FIFO) A read of this bit field will return an index to the message that the FIFO will next attempt to transm TXEN = 0 (FIFO is configured as a Receive FIFO) A read of this bit field will return an index to the message that the FIFO will use to save the n message B = Message lost Arbitration While being sent <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>								
bit 15 bit 7 bit 3 bit	U-0	U-0	U-0	R-0		-		R-0
HS/C-0 HS/C-0 HS/C-0 HS/C-0 HS/C-0 R-0 R-0 R-0 TXABT ⁽²⁾⁽³⁾ TXLARB TXERR ⁽²⁾⁽³⁾ TXATIF RXOVIF TFERFIF TFHRFHIF TFHRFHIF TFNRFN bit 7 b b b b b b b Lagend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' b n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 31-13 Unimplemented: Read as '0' b TXEN = 1 (FIFO is configured as a Transmit FIFO) A read of this bit field will return an index to the message that the FIFO will next attempt to transmit TXEN = 0 (FIFO is configured as a Receive FIFO) A read of this bit field will return an index to the message that the FIFO will use to save the n message bit 7 TXABT: Message Aborted Status bit ⁽²⁾⁽³⁾ 1 = Message completed successfully bit 6 TXLARB: Message Lost Arbitration Status bit ⁽²⁾⁽³⁾ 1 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = A bus error occurred while the message was being sent 0 = A bus error occurred while the message was being sent 0 = A bus error did not occur while the message was being sent <td></td> <td>—</td> <td>—</td> <td></td> <td></td> <td>FIFOCI<4:0></td> <td>)</td> <td></td>		—	—			FIFOCI<4:0>)	
TXABT ⁽²⁾⁽³⁾ TXLARB (2)(3) TXERR ⁽²⁾⁽³⁾ TXATIF RXOVIF TFERFFIF TFHRFHIF TFNRFN bit 7 b Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 31-13 Unimplemented: Read as '0' bit 31-13 Unimplemented: Read as '0' Dit Sconfigured as a Transmit FIFO) A read of this bit field will return an index to the message that the FIFO will next attempt to transm TXEN = 0 (FIFO is configured as a Receive FIFO) A read of this bit field will return an index to the message that the FIFO will use to save the n message bit 7 TXABT: Message Aborted Status bit ⁽²⁾⁽³⁾ 1 = Message completed successfully bit 6 TXLARB: Message Lost Arbitration Status bit ⁽²⁾⁽³⁾ 1 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = A bus error occurred while the message was being sent 0 = A bus error occurred while the message was being sent 0 = A bus error occurred while the message was being sent 0 = A bus error occurred while the message was being sent 0 = A bus error occurred while the message was being sent 0 = A bus error occurred while the message was being sent 0 = Interrupt pending 0 = In	bit 15							bit 8
(2)(3) Intervent int	HS/C-0	HS/C-0	HS/C-0	HS/C-0	HS/C-0	R-0	R-0	R-0
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 31-13 Unimplemented: Read as '0' bit 12-8 FIFOCI<4:0>: FIFO Message Index bits ⁽¹⁾ TXEN = 1 (FIFO is configured as a Transmit FIFO) A read of this bit field will return an index to the message that the FIFO will next attempt to transm TXEN = 0 (FIFO is configured as a Receive FIFO) A read of this bit field will return an index to the message that the FIFO will use to save the n message bit 7 TXABT: Message Aborted Status bit ⁽²⁾⁽³⁾ 1 = Message completed successfully bit 6 TXLARB: Message Lost Arbitration Status bit ⁽²⁾⁽³⁾ 1 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = A bus error occurred while the message was being sent 0 = A bus error occurred while the message was being sent bit 4 TXATF: Transmit Attempts Exhausted Interrupt Pending bit TXEN = 1 (FIFO is configured as a Receive FIFO) 1 = Interrupt not pending 0 = Interrupt pending 0 = Interrupt on pending 1XEN = 0 (FIFO is configured as a Receiv	TXABT ⁽²⁾⁽³⁾		TXERR ⁽²⁾⁽³⁾	TXATIF	RXOVIF	TFERFFIF	TFHRFHIF	TFNRFNIF
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 31-13 Unimplemented: Read as '0' Bit is cleared x = Bit is unknown bit 31-13 Unimplemented: Read as '0' x = Bit is unknown bit 31-13 Unimplemented: Read as '0' x = Bit is unknown bit 31-13 Unimplemented: Read as '0' x = Bit is unknown bit 31-13 Unimplemented: Read as '0' x = Bit is unknown bit 31-13 Unimplemented: Read as '0'	bit 7							bit (
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 31-13 Unimplemented: Read as '0' Bit is cleared x = Bit is unknown bit 31-13 Unimplemented: Read as '0' x = Bit is unknown bit 31-13 Unimplemented: Read as '0' x = Bit is unknown bit 31-13 Unimplemented: Read as '0' x = Bit is unknown bit 31-13 Unimplemented: Read as '0' x = Bit is unknown bit 31-13 Unimplemented: Read as '0'	1							
 -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 31-13 Unimplemented: Read as '0' bit 12-8 FIFOCI<4:0>: FIFO Message Index bits⁽¹⁾ <u>TXEN = 1</u> (FIFO is configured as a Transmit FIFO) A read of this bit field will return an index to the message that the FIFO will next attempt to transmit <u>TXEN = 0</u> (FIFO is configured as a Receive FIFO) A read of this bit field will return an index to the message that the FIFO will use to save the n message bit 7 TXABT: Message Aborted Status bit⁽²⁾⁽³⁾ 1 = Message completed successfully bit 6 TXLARB: Message Lost Arbitration Status bit⁽²⁾⁽³⁾ 1 = Message lost arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = A bus error occurred while the message was being sent bit 5 TXERR: Error Detected During Transmission bit⁽²⁾⁽³⁾ 1 = A bus error occurred while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being sent bit 4 TXATIF: Transmit Attempts Exhausted Interrupt Pending bit <u>TXEN = 1</u> (FIFO is configured as a Transmit FIFO) 1 = Interrupt not pending <u>TXEN = 1</u> (FIFO is configured as a Receive FIFO) Read as '0' Note 1: FIFOCI Ster 4: FIFOCI Ster 5: FIFOCI Will take on a value of 0 to 3 depending on the state of the FIFO. 2: This bit is cleared when TXREQ is set or by writing a 0 using the SPI. 	-	hit	W = Writable I	hit	II = I Inimple	mented hit rea	d as '0'	
 bit 31-13 Unimplemented: Read as '0' bit 12-8 FIFOCI<4:0>: FIFO Message Index bits⁽¹⁾ <u>TXEN = 1</u> (FIFO is configured as a Transmit FIFO) A read of this bit field will return an index to the message that the FIFO will next attempt to transm <u>TXEN = 0</u> (FIFO is configured as a Receive FIFO) A read of this bit field will return an index to the message that the FIFO will use to save the n message bit 7 TXABT: Message Aborted Status bit⁽²⁾⁽³⁾ 1 = Message completed successfully bit 6 TXLARB: Message Lost Arbitration Status bit⁽²⁾⁽³⁾ 1 = Message lost arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = A bus error occurred while the message was being sent 0 = A bus error occurred while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being sent 1 <u>TXEN = 1</u> (FIFO is configured as a Transmit FIFO) 1 = Interrupt pending 0 = Interrupt not pending <u>TXEN = 0</u> (FIFO is configured as a Receive FIFO) Read as '0' Note 1: FIFOCI<4:0> gives a zero-indexed value to the message in the FIFO. If the FIFO is 4 messages deep (FSIZE = 5'h03) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO. 2: This bit is cleared when TXREQ is set or by writing a 0 using the SPI. 				on	•			nown
 TXEN = 1 (FIFO is configured as a Transmit FIFO) A read of this bit field will return an index to the message that the FIFO will next attempt to transm TXEN = 0 (FIFO is configured as a Receive FIFO) A read of this bit field will return an index to the message that the FIFO will use to save the n message bit 7 TXABT: Message Aborted Status bit⁽²⁾⁽³⁾ Message completed successfully Message completed successfully bit 6 TXLARB: Message Lost Arbitration Status bit⁽²⁾⁽³⁾ Message completed successfully Message did not lose arbitration while being sent Message did not lose arbitration while being sent Message corr occurred while the message was being sent A bus error occurred while the message was being sent A bus error did not occur while the message was being sent A bus error did not occur while the message was being sent TXEN = 1 (FIFO is configured as a Transmit FIFO) I = Interrupt pending Interrupt pending Interrupt pending FIFOCI<4:0> gives a zero-indexed value to the message in the FIFO. If the FIFO is 4 messages deep (FSIZE = 5'h03) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO. 		-						
 1 = Message was aborted Message completed successfully bit 6 TXLARB: Message Lost Arbitration Status bit⁽²⁾⁽³⁾ Message lost arbitration while being sent Message did not lose arbitration while being sent Message did not lose arbitration while being sent bit 5 TXERR: Error Detected During Transmission bit⁽²⁾⁽³⁾ A bus error occurred while the message was being sent A bus error did not occur while the message was being sent A bus error did not occur while the message was being sent A bus error did not occur while the message was being sent A bus error did not occur while the message was being sent A bus error did not occur while the message was being sent A bus error did not occur while the message was being sent A bus error did not occur while the message was being sent A bus error did not occur while the message was being sent A bus error did not occur while the message was being sent A bus error did not occur while the message was being sent A bus error did not occur while the message was being sent A bus error did not occur while the message was being sent A bus error did not occur while the message being sent A bus error did not occur while the message being sent A bus error did not occur while the message sent A bus error did not occur while the message sent B Interrupt pending A Interrupt pending A Interrupt pending A Interrupt pending A Interrupt pending		$\frac{\text{TXEN} = 1}{\text{A read of this}}$ $\frac{\text{TXEN} = 0}{\text{A read of this}}$	FO is configure bit field will retu FO is configure s bit field will re	d as a Transm urn an index to d as a Receive	it FIFO) the message e FIFO)			
 0 = Message completed successfully bit 6 TXLARB: Message Lost Arbitration Status bit⁽²⁾⁽³⁾ 1 = Message lost arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = A bus error occurred while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being sent bit 4 TXATIF: Transmit Attempts Exhausted Interrupt Pending bit TXEN = 1 (FIFO is configured as a Transmit FIFO) 1 = Interrupt pending 0 = Interrupt not pending TXEN = 0 (FIFO is configured as a Receive FIFO)	bit 7	TXABT: Mess	age Aborted St	tatus bit ^{(2)(3)}				
 1 = Message lost arbitration while being sent 0 = Message did not lose arbitration while being sent bit 5 TXERR: Error Detected During Transmission bit⁽²⁾⁽³⁾ 1 = A bus error occurred while the message was being sent 0 = A bus error did not occur while the message was being sent bit 4 TXATIF: Transmit Attempts Exhausted Interrupt Pending bit TXEN = 1 (FIFO is configured as a Transmit FIFO) 1 = Interrupt pending 0 = Interrupt not pending TXEN = 0 (FIFO is configured as a Receive FIFO) Read as '0' Note 1: FIFOCI<4:0> gives a zero-indexed value to the message in the FIFO. If the FIFO is 4 messages deep (FSIZE = 5'h03) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO. 2: This bit is cleared when TXREQ is set or by writing a 0 using the SPI. 				cessfully				
 0 = Message did not lose arbitration while being sent bit 5 TXERR: Error Detected During Transmission bit⁽²⁾⁽³⁾ 1 = A bus error occurred while the message was being sent 0 = A bus error did not occur while the message was being sent bit 4 TXATIF: Transmit Attempts Exhausted Interrupt Pending bit TXEN = 1 (FIFO is configured as a Transmit FIFO) 1 = Interrupt pending 0 = Interrupt not pending TXEN = 0 (FIFO is configured as a Receive FIFO)	bit 6	TXLARB: Me	ssage Lost Arb	itration Status	bit ⁽²⁾⁽³⁾			
 bit 5 TXERR: Error Detected During Transmission bit⁽²⁾⁽³⁾ A bus error occurred while the message was being sent A bus error did not occur while the message was being sent bit 4 TXATIF: Transmit Attempts Exhausted Interrupt Pending bit TXEN = 1 (FIFO is configured as a Transmit FIFO) I = Interrupt pending I = Interrupt not pending TXEN = 0 (FIFO is configured as a Receive FIFO) Read as '0' Note 1: FIFOCI<4:0> gives a zero-indexed value to the message in the FIFO. If the FIFO is 4 messages deep (FSIZE = 5'h03) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO. 2: This bit is cleared when TXREQ is set or by writing a 0 using the SPI. 		0		0				
 0 = A bus error did not occur while the message was being sent bit 4 TXATIF: Transmit Attempts Exhausted Interrupt Pending bit <u>TXEN = 1</u> (FIFO is configured as a Transmit FIFO) 1 = Interrupt pending 0 = Interrupt not pending <u>TXEN = 0</u> (FIFO is configured as a Receive FIFO) Read as '0' Note 1: FIFOCI<4:0> gives a zero-indexed value to the message in the FIFO. If the FIFO is 4 messages deep (FSIZE = 5'h03) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO. 2: This bit is cleared when TXREQ is set or by writing a 0 using the SPI. 	bit 5	-			-			
 bit 4 TXATIF: Transmit Attempts Exhausted Interrupt Pending bit TXEN = 1 (FIFO is configured as a Transmit FIFO) 1 = Interrupt pending 0 = Interrupt not pending TXEN = 0 (FIFO is configured as a Receive FIFO) Read as '0' Note 1: FIFOCI<4:0> gives a zero-indexed value to the message in the FIFO. If the FIFO is 4 messages deep (FSIZE = 5'h03) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO. 2: This bit is cleared when TXREQ is set or by writing a 0 using the SPI. 					, 0			
 1 = Interrupt pending 0 = Interrupt not pending <u>TXEN = 0</u> (FIFO is configured as a Receive FIFO) Read as '0' Note 1: FIFOCI<4:0> gives a zero-indexed value to the message in the FIFO. If the FIFO is 4 messages deep (FSIZE = 5'h03) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO. 2: This bit is cleared when TXREQ is set or by writing a 0 using the SPI. 	bit 4				-	-		
 FIFOCI<4:0> gives a zero-indexed value to the message in the FIFO. If the FIFO is 4 messages deep (FSIZE = 5'h03) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO. This bit is cleared when TXREQ is set or by writing a 0 using the SPI. 		1 = Interrupt 0 = Interrupt $\underline{TXEN} = 0$ (FII	pending not pending		,			
(FSIZE = 5'h03) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO.2: This bit is cleared when TXREQ is set or by writing a 0 using the SPI.			a zero_indovo	d value to the	massage in the	EIFO If the F	IFO is 4 moso	anas daan
								ayes ueep
3: This bit is updated when a message completes (or aborts) or when the FIFO is reset.				-				
	3: Thi	s bit is updated	when a message	ge completes	(or aborts) or v	when the FIFO	is reset.	

REGISTER	3-30: CiFIFOSTAm – FIFO STATUS REGISTER m, (m = 1 TO 31) (CONTINUED)
bit 3	RXOVIF : Receive FIFO Overflow Interrupt Flag bit <u>TXEN = 1</u> (FIFO is configured as a Transmit FIFO) Unused, Read as '0' <u>TXEN = 0</u> (FIFO is configured as a Receive FIFO) 1 = Overflow event has occurred 0 = No overflow event has occurred
bit 2	TFERFFIF: Transmit/Receive FIFO Empty/Full Interrupt Flag bit <u>TXEN = 1</u> (FIFO is configured as a Transmit FIFO) Transmit FIFO Empty Interrupt Flag 1 = FIFO is empty 0 = FIFO is not empty; at least one message queued to be transmitted <u>TXEN = 0</u> (FIFO is configured as a Receive FIFO) Receive FIFO Full Interrupt Flag 1 = FIFO is full 0 = FIFO is not full
bit 1	TFHRFHIF: Transmit/Receive FIFO Half Empty/Half Full Interrupt Flag bit <u>TXEN = 1</u> (FIFO is configured as a Transmit FIFO) Transmit FIFO Half Empty Interrupt Flag $1 = FIFO$ is \leq half full 0 = FIFO is $>$ half full <u>TXEN = 0</u> (FIFO is configured as a Receive FIFO) Receive FIFO Half Full Interrupt Flag $1 = FIFO$ is \geq half full 0 = FIFO is $<$ half full
bit 0	TFNRFNIF: Transmit/Receive FIFO Not Full/Not Empty Interrupt Flag bit <u>TXEN = 1</u> (FIFO is configured as a Transmit FIFO) Transmit FIFO Not Full Interrupt Flag 1 = FIFO is not full 0 = FIFO is full <u>TXEN = 0</u> (FIFO is configured as a Receive FIFO) Receive FIFO Not Empty Interrupt Flag 1 = FIFO is not empty, contains at least one message 0 = FIFO is empty
	FOCI<4:0> gives a zero-indexed value to the message in the FIFO. If the FIFO is 4 messages deep SIZE = 5'h03) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO.

- **2:** This bit is cleared when TXREQ is set or by writing a 0 using the SPI.
- 3: This bit is updated when a message completes (or aborts) or when the FIFO is reset.

					<i>,</i> , ,	,	
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
			FIFOU	A<31:24>			
bit 31							bit 2
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
				A<23:16>			
bit 23							bit 1
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
			FIFOL	JA<15:8>			
bit 15							bit
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
			FIFO	JA<7:0>			
bit 7							bit
Legend:							
R = Readable bit		W = Writable bit		U = Unimpler	nented bit, re	ead as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle		x = Bit is unki	nown

REGISTER 3-31: CIFIFOUAm – FIFO USER ADDRESS REGISTER m, (m = 1 TO 31)

bit 31-0 **FIFOUA<31:0>:** FIFO User Address bits <u>TXEN = 1</u> (FIFO is configured as a Transmit FIFO) A read of this register will return the address where the next message is to be written (FIFO head). <u>TXEN = 0</u> (FIFO is configured as a Receive FIFO) A read of this register will return the address where the next message is to be read (FIFO tail).

Note 1: This bit is not guaranteed to read correctly in Configuration mode and should only be accessed when the module is not in Configuration mode.

	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLTEN3	—	_			F3BP<4:0> ⁽¹⁾		
bit 31		·					bit 24
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLTEN2		_		10000	F2BP<4:0> ⁽¹⁾	10000	1000 0
bit 23							bit 16
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLTEN1				10000	F1BP<4:0> ⁽¹⁾	10000	10000
bit 15							bit 8
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLTEN0			10000	1000 0	F0BP<4:0> ⁽¹⁾	10000	10000
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'	
-n = Value at P		'1' = Bit is se		'0' = Bit is cle		x = Bit is unk	nown
			•				
bit 31	FLTEN3: Ena 1 = Filter is e		Accept Messag	ges bit			
	1 = Filter is e 0 = Filter is d	nabled lisabled		ges bit			
bit 30-29	1 = Filter is e 0 = Filter is d Unimplemen	nabled lisabled ted: Read as '	0'				
	1 = Filter is e 0 = Filter is e Unimplemen F3BP<4:0>: 1 1_1111 = Me 1_1110 = Me 0_0010 = Me 0_0001 = Me	nabled lisabled ted: Read as Pointer to FIFC essage matchin essage matchin essage matchin	0' D when Filter 3 ng filter is store ng filter is store ng filter is store ng filter is store	hits bits ⁽¹⁾ ed in FIFO 31 ed in FIFO 30 ed in FIFO 2 ed in FIFO 1	eceive messages		
bit 30-29	1 = Filter is e 0 = Filter is e Unimplement F3BP<4:0>: 1 1_1111 = Me 1_1110 = Me 0_0010 = Me 0_0001 = Me 0_0000 = Re FLTEN2>: Er 1 = Filter is e	enabled lisabled ted: Read as Pointer to FIFC essage matchin essage matchin essage matchin served FIFO (nable Filter 2 to enabled	0' D when Filter 3 ng filter is store ng filter is store ng filter is store ng filter is store	hits bits ⁽¹⁾ ed in FIFO 31 ed in FIFO 30 ed in FIFO 2 ed in FIFO 1 eue and can't re	eceive messages		
bit 30-29 bit 28-24 bit 23	1 = Filter is e 0 = Filter is e Unimplement F3BP<4:0>: 1 1_1111 = Me 1_1110 = Me 0_0010 = Me 0_0001 = Me 0_0000 = Re FLTEN2>: Er 1 = Filter is e 0 = Filter is e	nabled isabled ted: Read as Pointer to FIFC ssage matchin ssage matchin sesage matchin served FIFO (nable Filter 2 to nabled lisabled	0' O when Filter 3 ng filter is store ng filter is store ng filter is store is filter is store is the TX Que o Accept Messa	hits bits ⁽¹⁾ ed in FIFO 31 ed in FIFO 30 ed in FIFO 2 ed in FIFO 1 eue and can't re	eceive messages		
bit 30-29 bit 28-24 bit 23 bit 22-21	1 = Filter is e 0 = Filter is e Unimplemen F3BP<4:0>: 1 1_1111 = Me 1_1110 = Me 0_0010 = Me 0_0001 = Me 0_0000 = Re FLTEN2>: Er 1 = Filter is e 0 = Filter is e	enabled lisabled ted: Read as Pointer to FIFC essage matchin essage matchin essage matchin essage matchin served FIFO (nable Filter 2 to enabled lisabled ted: Read as	0' O when Filter 3 ng filter is store ng filter is store ng filter is store o filter is store is the TX Que o Accept Messa	hits bits ⁽¹⁾ ed in FIFO 31 ed in FIFO 30 ed in FIFO 2 ed in FIFO 1 eue and can't re ages bit	eceive messages		
bit 30-29 bit 28-24 bit 23 bit 22-21	1 = Filter is e 0 = Filter is e Unimplement F3BP<4:0>: 1 1_1111 = Me 1_1110 = Me 0_0010 = Me 0_0001 = Me 0_0000 = Re FLTEN2>: Er 1 = Filter is e 0 = Filter is e Unimplement F2BP<4:0>: 1 1_1111 = Me	enabled lisabled ted: Read as Pointer to FIFC essage matchin essage matchin essage matchin served FIFO (nable Filter 2 to nabled lisabled ted: Read as Pointer to FIFC essage matchin	0' O when Filter 3 ng filter is store ng filter is store ng filter is store is filter is store is the TX Que o Accept Messa	hits bits ⁽¹⁾ ed in FIFO 31 ed in FIFO 30 ed in FIFO 2 ed in FIFO 1 eue and can't re ages bit hits bits ⁽¹⁾ ed in FIFO 31	eceive messages		
bit 30-29 bit 28-24 bit 23	1 = Filter is e 0 = Filter is e 0 = Filter is e Unimplement F3BP<4:0>: 1 1_1111 = Me 1_1110 = Me 0_0010 = Me 0_0000 = Re FLTEN2>: Er 1 = Filter is e 0 = Filter is e 0 = Filter is e 1_1111 = Me 1_1110 = Me 1_1110 = Me 0_0010 = Me 0_0001 = Me	enabled lisabled ted: Read as Pointer to FIFC essage matchin essage matchin essage matchin essage matchin served FIFO (mable Filter 2 to mabled lisabled ted: Read as Pointer to FIFC essage matchin essage matchin essage matchin	0' D when Filter 3 ng filter is store ng filter is store ng filter is store 1 is the TX Que D when Filter 2 ng filter is store ng filter is store	hits bits ⁽¹⁾ ed in FIFO 31 ed in FIFO 30 ed in FIFO 2 ed in FIFO 1 eue and can't re ages bit hits bits ⁽¹⁾ ed in FIFO 31 ed in FIFO 30 ed in FIFO 2 ed in FIFO 1	eceive messages		
bit 30-29 bit 28-24 bit 23 bit 22-21	1 = Filter is e 0 = Filter is e 0 = Filter is e Unimplement F3BP<4:0>: I 1_111 = Me 1_110 = Me 0_0010 = Me 0_0001 = Me 0_0000 = Re FLTEN2>: Er 1 = Filter is e 0 = Filter is e 0 = Filter is e 1_1111 = Me 1_1110 = Me 0_0001 = Me 0_0001 = Me 0_0000 = Re FLTEN1: Ena 1 = Filter is e	enabled lisabled ted: Read as Pointer to FIFC essage matchin essage matchin essage matchin essage matchin served FIFO C nabled lisabled ted: Read as P Pointer to FIFC essage matchin essage matchin	0' D when Filter 3 ng filter is store ng filter is store ng filter is store 1 is the TX Que D when Filter 2 ng filter is store ng filter is store	hits bits ⁽¹⁾ ed in FIFO 31 ed in FIFO 30 ed in FIFO 2 ed in FIFO 1 eue and can't re ages bit thits bits ⁽¹⁾ ed in FIFO 31 ed in FIFO 30 ed in FIFO 2 ed in FIFO 1 eue and can't re	-		
bit 30-29 bit 28-24 bit 23 bit 22-21 bit 20-16	1 = Filter is e 0 = Filter is e 0 = Filter is e 1 _ 1111 = Me 1 _ 1111 = Me 1 _ 1110 = Me 0 _ 0010 = Me 0 _ 0000 = Re FLTEN2>: Er 1 = Filter is e 0 = Filter is e 1 _ 1111 = Me 1 _ 1110 = Me 1 _ 1110 = Me 0 _ 0001 = Me 0 _ 0001 = Me 0 _ 0001 = Me 0 _ 0000 = Re FLTEN1: Ena 1 = Filter is e 0 = Filter is e	enabled lisabled ted: Read as Pointer to FIFC essage matchin essage matchin essage matchin essage matchin served FIFO C nabled lisabled ted: Read as P Pointer to FIFC essage matchin essage matchin	0' 0 when Filter 3 ng filter is store ng filter is store 1 filter is store 1 filter is store 1 is the TX Que 1 Accept Messa 1 o' 0 when Filter 2 1 ng filter is store 1 ng filter is store	hits bits ⁽¹⁾ ed in FIFO 31 ed in FIFO 30 ed in FIFO 2 ed in FIFO 1 eue and can't re ages bit thits bits ⁽¹⁾ ed in FIFO 31 ed in FIFO 30 ed in FIFO 2 ed in FIFO 1 eue and can't re	-		

REGISTER 3-32: CIFLTCONM – FILTER CONTROL REGISTER m, (m = 0 TO 7) (CONTINUED)

bit 12-8	F1BP<4:0>: Pointer to FIFO when Filter 1 hits bits ⁽¹⁾ 1_1111 = Message matching filter is stored in FIFO 31 1_1110 = Message matching filter is stored in FIFO 30
	0_0010 = Message matching filter is stored in FIFO 2 0_0001= Message matching filter is stored in FIFO 1 0_0000 = Reserved FIFO 0 is the TX Queue and can't receive messages
bit 7	FLTEN0: Enable Filter 0 to Accept Messages bit
	1 = Filter is enabled0 = Filter is disabled
bit 6-5	Unimplemented: Read as '0'
bit 4-0	F0BP<4:0>: Pointer to FIFO when Filter 0 hits bits ⁽¹⁾
	1_1111 = Message matching filter is stored in FIFO 31 1_1110 = Message matching filter is stored in FIFO 30
	0_0010 = Message matching filter is stored in FIFO 2 0_0001 = Message matching filter is stored in FIFO 1 0_0000 = Reserved FIFO 0 is the TX Queue and can't receive messages

Note 1: This bit can only be modified if the corresponding filter is disabled (FLTEN = 0).

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	EXIDE	SID11			EID<17:13>		
bit 31							bit 24
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			EID<	12:5>			
bit 23							bit 16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		EID<4:0>				SID<10:8>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SID	<7:0>			
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable I	oit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 31	Unimpleme	nted: Read as '0	,				
bit 30	EXIDE: Exte	ended Identifier E	nable bit				
	If MIDE = 1:						
		only messages wi					
		only messages wi		dentifier			
bit 29		dard Identifier filt					
bit 28-11		Extended Identifi					
	In DeviceNe	t mode, these are	e the filter bit	s for the first 18	data bits		
bit 10-0	SID<10:0>:	Standard Identifi	er filter bits				

REGISTER 3-33: CIFLTOBJM – FILTER OBJECT REGISTER m,(m = 0 TO 31)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	MIDE	MSID11			MEID<17:13>	•	
bit 31							bit 24
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			MEID	<12:5>			
bit 23							bit 16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	MEID<4:0>			_	MSID<10:8>	
bit 15							bit 8
		D # M A	D 444 0	DAALO	544.0		D # M A
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			MSIC)<7:0>			
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	id as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
bit 31	•	nted: Read as '0					
bit 30		fier Receive mod					
		nly message typ oth standard and	· ·		· ·		t in filter
bit 29	MSID11: Sta	ndard Identifier	Mask bit				
bit 28-11	MEID<17:0>	: Extended Iden	tifier Mask bit	ts			
	In DeviceNet	t mode, these ar	e the mask b	its for the first 1	8 data bits		

REGISTER 3-34: CIMASKm – MASK REGISTER m, (m = 0 TO 31)

bit 10-0 MSID<10:0>: Standard Identifier Mask bits

3.3 Message Memory

The MCP2518FD device contains a 2 KB RAM that is used to store message objects. There are three different kinds of message objects:

- Table 3-5: Transmit Message Objects used by the TXQ and by TX FIFOs.
- Table 3-6: Receive Message Objects used by RX FIFOs.
- Table 3-7: TEF objects.

Figure 3-2 illustrates how message objects are mapped into RAM. The number of message objects for the TEF, the TXQ, and for each FIFO is configurable. Only the message objects for FIFO2 are shown in detail. The number of data bytes per message object (payload) is individually configurable for the TXQ and each FIFO.

FIFOs and message objects can only be configured in Configuration mode.

The TEF objects are allocated first. Space in RAM will only be reserved if CiCON.STEF = 1.

Next the TXQ objects are allocated. Space in RAM will only be reserved if CiCON.TXQEN = 1.

Next the message objects for FIFO1 through FIFO31 are allocated.

This highly flexible configuration results in an efficient usage of the RAM.

The addresses of the message objects depend on the selected configuration. The application doesn't have to calculate the addresses. The User Address field provides the address of the next message object to read from or write to.

3.3.1 RAM ECC

The RAM is protected with an Error Correction Code (ECC). The ECC logic supports Single Error Correction (SEC), and Double Error Detection (DED).

SEC/DED requires seven parity bits in addition to the 32 data bits.

Figure 3-3 shows the block diagram of the ECC logic.

3.3.1.1 ECC Enable and Disable

The ECC logic can be enabled by setting ECCCON.ECCEN. When ECC is enabled, the data written to the RAM is encoded, and the data read from RAM is decoded.

When the ECC logic is disabled, the data is written to RAM, the parity bits are taken from ECCCON.PARITY. This enables the testing of the ECC logic by the user. During a read the parity bits are stripped out and the data is read back unchanged.

3.3.1.2 RAM Write

During a RAM write, the Encoder calculates the parity bits and adds the parity bits to the input data.

3.3.1.3 RAM READ

During a RAM read, the Decoder checks the output data from RAM for consistency and removes the parity bits. It corrects single bit errors and detects double bit errors.



MESSAGE MEMORY ORGANIZATION



FIGURE 3-3:

ECC LOGIC



Word		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
Т0	31:24			SID11			EID<17:13>		
	23:16				EID<	12:5>			
	15:8			EID<4:0>				SID<10:8>	
	7:0				SID<	:7:0>	•		
T1	31:24				SEQ<	22:15>			
	23:16				SEQ<	:14:7>			
	15:8				SEQ<6:0>				ESI
	7:0	FDF	BRS	RTR	IDE		DLC<	<3:0>	
T2 ⁽¹⁾	31:24				Transmit D	ata Byte 3			
	23:16				Transmit D	ata Byte 2			
	15:8				Transmit D	ata Byte 1			
	7:0				Transmit D	oata Byte 0			
Т3	31:24				Transmit D	ata Byte 7			
	23:16				Transmit D	oata Byte 6			
	15:8				Transmit D	ata Byte 5			
	7:0				Transmit D	ata Byte 4			
Ti	31:24				Transmit D	oata Byte n			
	23:16				Transmit Da	ata Byte n-1			
	15:8				Transmit Da	ata Byte n-2			
	7:0				Transmit Da	ata Byte n-3			

TABLE 3-5: TRANSMIT MESSAGE OBJECT (TXQ AND TX FIFO)

bit T0.31-30 Unimplemented: Read as 'x'

- bit T0.29 SID11: In FD mode the standard ID can be extended to 12 bit using r1
- bit T0.28-11 EID<17:0>: Extended Identifier
- bit T0.10-0 SID<10:0>: Standard Identifier
- bit T1.31-9 SEQ<22:0>: Sequence to keep track of transmitted messages in Transmit Event FIFO
- bit T1.8 **ESI:** Error Status Indicator

In CAN to CAN gateway mode (CiCON.ESIGM=1), the transmitted ESI flag is a "logical OR" of T1.ESI and error passive state of the CAN controller;

In normal mode ESI indicates the error status

- 1 = Transmitting node is error passive
- 0 = Transmitting node is error active
- bit T1.7 FDF: FD Frame; distinguishes between CAN and CAN FD formats
- bit T1.6 **BRS:** Bit Rate Switch; selects if data bit rate is switched
- bit T1.5 RTR: Remote Transmission Request; not used in CAN FD
- bit T1.4 **IDE:** Identifier Extension Flag; distinguishes between base and extended format
- bit T1.3-0 DLC<3:0>: Data Length Code

Note 1: Data Bytes 0-n: payload size is configured individually in control register (CiFIFOCONm.PLSIZE<2:0>).

Word		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
R0	31:24	_	_	SID11			EID<17:13>					
	23:16		EID<12:5>									
	15:8			EID<4:0>				SID<10:8>				
	7:0				SID<	7:0>						
R1	31:24	_	_	—	_	—	_	_	_			
	23:16	_	_	_	_	_	_	_	_			
	15:8			FILHIT<4:0>	•		_	_	ESI			
	7:0	FDF	BRS	RTR	IDE		DLC<	<3:0>				
R2 ⁽²⁾	31:24				RXMSGT	S<31:24>						
	23:16				RXMSGT	S<23:16>						
	15:8				RXMSG1	S<15:8>						
	7:0				RXMSG	TS<7:0>						
R3 ⁽¹⁾	31:24				Receive D	ata Byte 3						
	23:16				Receive D	ata Byte 2						
	15:8				Receive D	ata Byte 1						
	7:0				Receive D	ata Byte 0						
R4	31:24				Receive D	ata Byte 7						
	23:16				Receive D	ata Byte 6						
	15:8				Receive D	ata Byte 5						
	7:0				Receive D	ata Byte 4						
Ri	31:24				Receive D	ata Byte n						
	23:16				Receive Da	ta Byte n-1						
	15:8				Receive Da	,						
	7:0				Receive Da	ita Byte n-3						

TABLE 3-6: RECEIVE MESSAGE OBJECT

- bit R0.31-30 Unimplemented: Read as 'x'
- bit R0.29 SID11: In FD mode the standard ID can be extended to 12 bit using r1
- bit R0.28-11 EID<17:0>: Extended Identifier
- bit R0.10-0 SID<10:0>: Standard Identifier
- bit R1.31-16 Unimplemented: Read as 'x'
- bit R1.15-11 FILTHIT<4:0>: Filter Hit, number of filter that matched
- bit R1.10-9 Unimplemented: Read as 'x'
- bit R1.8 ESI: Error Status Indicator
 - 1 = Transmitting node is error passive
 - 0 = Transmitting node is error active
- bit R1.7 **FDF:** FD Frame; distinguishes between CAN and CAN FD formats
- bit R1.6 BRS: Bit Rate Switch; indicates if data bit rate was switched
- bit R1.5 RTR: Remote Transmission Request; not used in CAN FD
- bit R1.4 IDE: Identifier Extension Flag; distinguishes between base and extended format
- bit R1.3-0 **DLC<3:0>:** Data Length Code
- bit R2.31-0 RXMSGTS<31:0>: Receive Message Time Stamp
- Note 1: RXMOBJ: Data Bytes 0-n: payload size is configured individually in the FIFO control register (CiFIFOCONm.PLSIZE<2:0>).
 2: R2 (RXMSGTS) only exits in objects where CiFIFOCONm.RXTSEN is set.

Word		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
TE0	31:24	_	_	SID11			EID<17:13>					
	23:16				EID<	12:5>						
	15:8		EID<4:0> SID<10:8>									
	7:0		SID<7:0>									
TE1	31:24		SEQ<22:15>									
	23:16				SEQ<	14:7>						
	15:8				SEQ<6:0>				ESI			
	7:0	FDF	BRS	RTR	IDE		DLC<	<3:0>				
TE2 ⁽¹⁾	31:24				TXMSGT	S<31:24>						
	23:16				TXMSGT	S<23:16>						
	15:8				TXMSGT	S<15:8>						
	7:0				TXMSG	rs<7:0>						

TABLE 3-7: TRANSMIT EVENT FIFO OBJECT

bit TE0.31-30 Unimplemented: Read as 'x'

- bit TE0.29 SID11: In FD mode the standard ID can be extended to 12 bit using r1
- bit TE0.28-11 EID<17:0>: Extended Identifier
- bit TE0.10-0 SID<10:0>: Standard Identifier
- bit TE1.31-9 SEQ<22:0>: Sequence to keep track of transmitted messages
- bit TE1.8 ESI: Error Status Indicator
 - 1 = Transmitting node is error passive
 - 0 = Transmitting node is error active
- bit TE1.7 **FDF:** FD Frame; distinguishes between CAN and CAN FD formats
- bit TE1.6 **BRS:** Bit Rate Switch; selects if data bit rate is switched
- bit TE1.5 RTR: Remote Transmission Request; not used in CAN FD
- bit TE1.4 IDE: Identifier Extension Flag; distinguishes between base and extended format
- bit TE1.3-0 DLC<3:0>: Data Length Code
- bit TE2.31-0 TXMSGTS<31:0>: Transmit Message Time Stamp⁽¹⁾
- Note 1: TE2 (TXMSGTS) only exits in objects where CiTEFCON.TEFTSEN is set.

4.0 SPI INTERFACE

The MCP2518FD device is designed to interface directly with a Serial Peripheral Interface port available on most microcontrollers. The SPI in the microcontroller must be configured in mode 0, 0 or 1, 1 in 8-bit operating mode.

SFR and Message Memory (RAM) are accessed using SPI instructions. Figure 4-1 illustrates the generic format of the SPI instructions (SPI mode 0, 0). Each instruction starts with driving nCS low (falling edge on nCS). The 4-bit command and the 12-bit address are shifted into SDI on the rising edge of SCK. During a write instruction, data bits are shifted into SDI on the rising edge of SCK. During a read instruction, data bits are shifted out of SDO on the falling edge of SCK. One or more data bytes are transfered with one instruction. Data bits are updated on the falling edge of SCK and must be valid on the rising edge of SCK. Each instruction ends with driving nCS high (rising

FIGURE 4-1: SPI INSTRUCTION FORMAT

edge on nCS).

Refer to Figure 7-1 for detailed input and output timing for both mode 0, 0 and mode 1, 1.

Table 4-1 lists the SPI instructions and their format.

- Note 1: The frequency of SCK has to be less than or equal to half the frequency of SYSCLK. This ensures that the synchronization between SCK and SYSCLK works correctly.
 - 2: In order to minimize the Sleep current, the SDO pin of the MCP2518FD device must not be left floating while the device is in Sleep mode. This can be achieved by enabling a pull-up or pull-down resistor inside the MCU on the pin that is connected to the SDO pin, while the MCP2518FD device is in Sleep mode.



Name	Format	Description
RESET	C = 0b0000; A = 0x000	Resets internal registers to default state; selects Configuration mode.
READ	C = 0b0011; A; D = SDO	Read SFR/RAM from address A.
WRITE	C = 0b0010; A; D = SDI	Write SFR/RAM to address A.
READ_CRC	C = 0b1011; A; N; D = SDO; CRC = SDO	Read SFR/RAM from address A. N data bytes. Two bytes CRC. CRC is calculated on C, A, N and D.
WRITE_CRC	C = 0b1010; A; N; D = SDI; CRC = SDI	Write SFR/RAM to address A. N data bytes. Two bytes CRC. CRC is calculated on C, A, N and D.
WRITE_SAFE	C = 0b1100; A; D = SDI; CRC = SDI	Write SFR/RAM to address A. Check CRC before write. CRC is calculated on C, A and D.

Legend: C = Command (4 bit), A = Address (12 bit), D = Data (1 to n bytes), N = Number of Bytes (1 byte), CRC (2 bytes)

4.1 SFR Access

The SFR access is byte-oriented. Any number of data bytes can be read or written with one instruction. The address is incremented by one automatically after every data byte. The address rolls over from 0x3FF to 0x000 and from 0xFFF to 0xE00.

The following SPI instructions only show the different fields and their values. Every instruction follows the generic format illustrated in Figure 4-1.

4.1.1 RESET

Figure 4-2 illustrates the RESET instruction. The instruction starts with nCS going low. The Command (C<3:0> = 0b0000) is followed by the Address (A<11:0> = 0x000). The instruction ends when nCS goes high.

The RESET instruction should only be issued after the device has entered Configuration mode. All SFR and State Machines are reset just like during a Power-on Reset (POR), and the device transitions immediately to Configuration mode.

The Message Memory is not changed.

The actual reset happens at the end of the instruction when nCS goes high.

FIGURE 4-3: SFR READ INSTRUCTION

nCS Low 0b0011 A<11:0> DB[A] DB[A+1] --- DB[A+n-1] nCS High

FIGURE 4-4: SFR WRITE INSTRUCTION

nCS Low 0b0010 A<11:0> DB[A] DB[A+1] DB[A+n-1] nCS H

4.1.2 SFR READ - READ

Figure 4-3 illustrates the READ instruction, while accessing SFR. The instruction starts with nCS going low. The Command (C<3:0> = 0b0011), is followed by the Address (A<11:0>). Afterwards, the data byte from address A (DB[A]) is shifted out, followed by data byte from address A+1 (DB[A+1]). Any number of data bytes can be read. The instruction ends when nCS goes high.

4.1.3 SFR WRITE - WRITE

Figure 4-4 illustrates the WRITE instruction, while accessing SFR. The instruction starts with nCS going low. The Command (C<3:0> = 0b0010), is followed by the Address (A<11:0>). Afterwards, the data byte is shifted into address A (DB[A]), next into address A+1 (DB[A+1]). Any number of data bytes can be written. The instruction ends when nCS goes high.

Data bytes are written to the register with the falling edge on SCK following the 8th data bit.

FIGURE 4-2: RESET INSTRUCTION

nCS Low	0b0000	0x000	nCS High

4.2 Message Memory Access

The Message Memory (RAM) access is word-oriented (4 bytes at a time). Any multiple of 4 data bytes can be read or written with one instruction. The address is incremented by one automatically after every data byte. The address rolls over from $0 \times BFF$ to 0×400 .

Writes and Reads must be word-aligned. The lower two bits of the address are always assumed to be 0. It is not possible to do unaligned reads/writes.

The following SPI instructions only show the different fields and their values. Every instruction follows the generic format illustrated in Figure 4-1.

4.2.1 MESSAGE MEMORY READ – READ

Figure 4-5 illustrates the READ instruction, while accessing RAM. The instruction starts with nCS going low. The Command (C<3:0> = 0b0011), is followed by the Address (A<11:0>). Afterwards, the data byte from address A (DB[A]) is shifted out, followed by data byte from address A+1 (DB[A+1]). The instruction ends when nCS goes high.

Read commands from RAM must always read a multiple of 4 data bytes. A word is internally read from RAM after the address field, and after every fourth data byte read on the SPI. In case nCS goes high before a multiple of 4 data bytes is read on SDO, the incomplete read should be discarded by the microcontroller.

4.2.2 MESSAGE MEMORY WRITE – WRITE

Figure 4-6 illustrates the WRITE instruction, while accessing RAM. The instruction starts with nCS going low. The Command (C<3:0> = 0b0010), is followed by the Address (A<11:0>). Afterwards, the data byte is shifted into address A (DB[A]), next into address A+1 (DB[A+1]). The instruction ends when nCS goes high.

Write commands must always write a multiple of 4 data bytes. After every fourth data byte, with the falling edge on SCK, the RAM Word gets written. In case nCS goes high before a multiple of 4 data bytes is received on SDI, the data of the incomplete Word will not be written to RAM.

FIGURE 4-5: MESSAGE MEMORY READ INSTRUCTION

nCS Low	0b0011	A<11:0>		DW	/[A]		nCS High
IICS LOW	000011	A\$11.02	DB[A]	DB[A+1]	DB[A+2]	DB[A+3]	neo riigii

FIGURE 4-6: MESSAGE MEMORY WRITE INSTRUCTION

nCS Low 0b0010	A<11:0>		DW	/[A]		nCS High	
	A<11:0>	DB[A]	DB[A+1]	DB[A+2]	DB[A+3]	IICS High	

4.3 SPI Commands with CRC

In order to detect or avoid bit errors during SPI communication, SPI commands with CRC are available.

4.3.1 CRC CALCULATION

The CRC is calculated in parallel with the SPI shift register (see Figure 4-7).

When nCS is asserted, the CRC calculator is reset to $_{0\,\mathrm{xFFFF}}$

The result of the CRC calculation is available after the Data section of a CRC command. The result of the CRC calculation is written to the CRC register in case a CRC mismatch is detected. In case of a CRC mismatch, CRC.CRCERRIF is set.

The MCP2518FD device uses the following generator polynomial: CRC-16/USB (0x8005). CRC-16 detects all single and double-bit errors, all errors with an odd number of bits, all burst errors of length 16 or less, and most errors for longer bursts. This allows an excellent detection of SPI communication errors that can happen in the system, and heavily reduces the risk of miscommunication, even under noisy environments.

The maximum number of data bits is used while reading and writing TX or RX Message Objects. A RX Message Object with 64 Bytes of data + 12 Bytes ID and Time Stamp contains 76 Bytes or 608 bits. In comparison, USB data packets contain up to 1024 bits. CRC-16 has a Hamming Distance of 4 up to 1024 bits.

FIGURE 4-7: CRC CALCULATION



4.3.2 SFR READ WITH CRC – READ_CRC

Figure 4-8 illustrates the READ_CRC instruction, while accessing SFR. The instruction starts with nCS going low. The Command (C<3:0> = 0b1011), is followed by the Address (A<11:0>), and the number of data bytes (N<7:0>). Afterwards, the data byte from address A (DB[A]) is shifted out, followed by the data byte from address A+1 (DB[A+1]). Any number of data bytes can be read. Next the CRC is shifted out (CRC<15:0>). The instruction ends when nCS goes high.

The CRC is provided to the microcontroller. The microcontroller checks the CRC. No interrupt is generated on CRC mismatch during a READ_CRC command inside the MCP2518FD device.

If nCS goes high before the last byte of the CRC is shifted out, a CRC Form Error interrupt is generated: CRC.FERRIF.

4.3.3 SFR WRITE WITH CRC – WRITE_CRC

Figure 4-9 illustrates the WRITE_CRC instruction, while accessing SFR. The instruction starts with nCS going low. The Command (C<3:0> = 0b1010), is followed by the Address (A<11:0>), and the number of data bytes (N<7:0>). Afterwards, the data byte is shifted into address A (DB[A]), next into address A+1 (DB[A+1]). Any number of data bytes can be written. Next the CRC is shifted in (CRC<15:0>). The instruction ends when nCS goes high.

The SFR is written to the register after the data byte was shifted in on SDI, with the falling edge on SCK. Data bytes are written to the register before the CRC is checked.

The CRC is checked at the end of the write access. In case of a CRC mismatch, a CRC Error interrupt is generated: CRC.CRCERRIF.

If nCS goes high before the last byte of the CRC is shifted in, a CRC Form Error interrupt is generated: CRC.FERRIF.

FIGURE 4-8: SFR READ WITH CRC INSTRUCTION

L										
l	nCS Low	0b1011	A<11:0>	N<7:0>	DB[A]	DB[A+1]	 DB[A+n-1]	CRC<15:8>	CRC<7:0>	nCS High

FIGURE 4-9: SFR WRITE WITH CRC INSTRUCTION

nCS Low	0b1010	A<11:0>	N<7:0>	DB[A]	DB[A+1]][DB[A+n-1]	CRC<15:8>	CRC<7:0>	nCS High

4.3.4 SFR WRITE SAFE WITH CRC – WRITE_SAFE

This instruction ensures that only correct data is written to the SFR.

Figure 4-10 illustrates the WRITE_SAFE instruction, while accessing SFR. The instruction starts with nCS going low. The Command (C<3:0> = 0b1100), is followed by the Address (A<11:0>). Afterwards, one data byte is shifted into address A (DB[A]). Next the CRC (CRC<15:0>) is shifted in. The instruction ends when nCS goes high.

The data byte is only written to the SFR after the CRC is checked and if it matches.

If the CRC mismatches, the data byte is not written to the SFR and a CRC Error interrupt is generated: CRC.CRCERRIF.

If nCS goes high before the last byte of the CRC is shifted in, a CRC Form Error interrupt is generated: CRC.FERRIF.

FIGURE 4-10: SFR WRITE SAFE WITH CRC INSTRUCTION

nCS Low	0b1100	A<11:0>	DB[A]	CRC<15:8>	CRC<7:0>	nCS High

4.3.5 MESSAGE MEMORY READ WITH CRC – READ_CRC

Figure 4-11 illustrates the READ_CRC instruction, while accessing RAM. The instruction starts with nCS going low. The Command (C<3:0> = 0b1011), is followed by the Address (A<11:0>), and the number of data Words (N<7:0>). Afterwards, the data byte from address A (DB[A]) is shifted out, followed by data byte from address A+1 (DB[A+1]). Next the CRC (CRC<15:0>) is shifted out. The instruction ends when nCS goes high.

Writes and Reads must be word-aligned. The lower two bits of the address are always assumed to be 0. It is not possible to do unaligned reads/writes.

Read commands should always read a multiple of 4 data bytes. A word is internally read from RAM after the "N" field, and after every fourth data byte read on the SPI. In case nCS goes high before a multiple of 4 data bytes are read on SDO, the incomplete read should be discarded by the microcontroller.

The CRC is provided to the microcontroller. The microcontroller checks the CRC. No interrupt is generated on CRC mismatch during a READ_CRC command inside the MCP2518FD device. If nCS goes high before the last byte of the CRC is shifted out, a CRC Form Error interrupt is generated: CRC.FERRIF.

4.3.6 MESSAGE MEMORY WRITE WITH CRC – WRITE_CRC

Figure 4-12 illustrates the WRITE instruction accessing the RAM. The instruction starts with nCS going low. The Command (C<3:0> = 0b1010), is followed by the Address (A<11:0>), and the number of data Words (N<7:0>). Afterwards, the data byte is shifted into address A (DB[A]), next into address A+1 (DB[A+1]). Next the CRC (CRC<15:0>) is shifted in. The instruction ends when nCS goes high.

Write commands must always write a multiple of 4 data bytes. After every fourth data byte, with the falling edge on SCK, the RAM gets written. In case nCS goes high before a multiple of 4 data bytes is received on SDI, the data of the incomplete Word will not be written to RAM.

The CRC is checked at the end of the write access. In case of a CRC mismatch, a CRC interrupt is generated: CRC.CRCERRIF.

If nCS goes high before the last byte of the CRC is shifted in, a CRC interrupt is generated: CRC.FERRIF.

FIGURE 4-11: MESSAGE MEMORY READ WITH CRC INSTRUCTION

	nCS Low	0b1011	A<11:0>	N<7:0>		DW	/[A]		- CRC<15:8>	CRC<7:0>	nCS High
ne		001011	A<11.02	N<7.02	DB[A]	DB[A+1]	DB[A+2]	DB[A+3]		CRC<7.02	IICS High

FIGURE 4-12: MESSAGE MEMORY WRITE WITH CRC INSTRUCTION

nCS	2 Low	0b1010	A<11:0>	N-7:05		DW[A]		CRC<15:8>	CRC<7:0>	nCS High	
103	NCS LOW	01010	A<11.02	N<7:0>	DB[A]	DB[A+1]	DB[A+2]	DB[A+3]	000410:02	CRC<7.02	nCS High

4.3.7 MESSAGE MEMORY WRITE SAFE WITH CRC – WRITE_SAFE

This instruction ensures that only correct data is written to RAM.

Figure 4-10 illustrates the WRITE_SAFE instruction, while accessing RAM. The instruction starts with nCS going low. The Command (C<3:0> = 0b1100), is followed by the Address (A<11:0>). Afterwards, the data byte is shifted into address A (DB[A]), next into

address A+1 (DB[A+1]), A+2 (DB[A+2]), and A+3 (DB[A+3]). Next the CRC (CRC<15:0>) is shifted in. The instruction ends when nCS goes high.

The data word is only written to RAM after the CRC is checked and if it matches.

If the CRC mismatches, the data word is not written to RAM and a CRC Error interrupt is generated: CRC.CRCERRIF.

If nCS goes high before the last byte of the CRC is shifted in, a CRC interrupt is generated: CRC.FERRIF.

FIGURE 4-13: MESSAGE MEMORY WRITE SAFE WITH CRC INSTRUCTION

nCS Low	0b1100	A<11:0>		DW	/[A]		CRC<15:8>	CRC<7:0>	nCS High
IICS LOW	001100	A<11.02	DB[A]	DB[A+1]	DB[A+2]	DB[A+3]	CRC<15:82		
5.0 OSCILLATOR

Figure 5-1 shows the block diagram of the oscillator in the MCP2518FD device. The oscillator system generates the SYSCLK, which is used in the CAN FD Controller module and for RAM accesses. It is recommended by the CAN FD community to use either a 40 or 20 MHz SYSCLK. The time reference for clock generation can be an external 40, 20 or 4 MHz crystal, ceramic resonator or external clock.

The OSC register controls the oscillator. The PLL can be enabled to multiply the 4 MHz clock by 10.

The internal 40/20 MHz can be divided by two.

The internally generated clock can be divided and provided on the CLKO pin.





6.0 I/O CONFIGURATION

The IOCON register is used to configure the I/O pins:

- CLKO/SOF: select Clock Output or Start of Frame.
- TXCANOD: TXCAN can be configured as Push-Pull or as Open Drain output. Open Drain outputs allows the user to connect multiple controllers together to build a CAN network without using a transceiver.
- INT0 and INT1 can be configured as GPIO with similar registers as in the PIC microcontrollers or as Transmit and Receive interrupts.
- INT0/GPIO0/XSTBY can also be used to automatically control the standby pin of the transceiver.

FIGURE 6-1: INTERRUPT PINS

• INTOD: The interrupt pins can be configured as open-drain or push/pull outputs.

6.0.1 INTERRUPT PINS

The MCP2518FD device contains three different interrupt pins, see Figure 6-1:

- INT is asserted on any interrupt in the CiINT register (xIF & xIE), including the RX and TX interrupts.
- INT1/GPIO1 can be configured as GPIO or RX interrupt pin (CiINT.RXIF & RXIE).
- INT0/GPIO0 can be configured as GPIO or TX interrupt pin (CIINT.TXIF & TXIE).

All interrupt pins are active low.



7.0 ELECTRICAL SPECIFICATIONS

7.1 Absolute Maximum Ratings†

VDD	–0.3V to 6.0V
DC Voltage at all I/O w.r.t GND	–0.3V to VDD + 0.3V
Virtual Junction Temperature, TvJ (IEC60747-1)	40°C to +165°C
Soldering temperature of leads (10 seconds)	+300°C
ESD protection on all pins (IEC 801; Human Body Model)	±4 kV
ESD protection on all pins (IEC 801; Machine Model)	±400V
ESD protection on all pins (IEC 801; Charge Device Model)	±750V

† NOTICE: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

DC Specifi	ications	Extended	Electrical Characteristics: Extended (E): TAMB = -40° C to $+125^{\circ}$ C; High (H): TAMB = -40° C to $+150^{\circ}$ C; VDD = 2.7V to 5.5V						
Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions/Comments			
VDD Pin									
Vdd	Voltage Range	2.7		5.5	V	RAM data retention guaranteed			
VPORH	Power-on Reset Voltage	—	—	2.65	V	Highest voltage on VDD before device releases POR			
VPORL	Power-on Reset Voltage	2.2	_	_	V	Lowest voltage on VDD before device asserts POR			
SVDD	VDD Rise Rate to ensure POR	0.05	—	—	V/ms	Note 1			
IDD	Supply Current	—	15	20	mA	40 MHz SYSCLK, 20 MHz SPI activity			
IDDS	Sleep Current	—	15	60	μA	Clock is stopped TAMB ≤ +85°C (Note 1)			
		_	_	600	_	Clock is stopped TAMB ≤ +150°C			
IDDLPM	LPM Current	—	4	10	μA	Digital logic powered down			
Digital Inp	out Pins								
Vін	High-Level Input Voltage	0.7 Vdd		VDD + 0.3	V				
VIL	Low-Level Input Voltage	-0.3	—	0.3 VDD	V				
VOSCPP	OSC1 detection Voltage	0.5	—	_	V	Minimum peak-to-peak voltage on OSC1 pin (Note 1)			
ILI	Input Leakage Current								
	OSC1	-5		+5	μA				
	All other	-1	_	+1	μA				
Digital Ou	tput Pins								
Vон	High-Level Output Voltage	VDD - 0.7			V	IOH = –2 mA, VDD = 2.7V			
Vol	Low-Level Output Voltage								
	TXCAN	_	_	0.6	V	IOL = 8 mA, VDD = 2.7V			
	All other		_	0.6	V	IOL = 2 mA, VDD = 2.7V			

TABLE 7-1: DC CHARACTERISTICS

Note 1: Characterized; not 100% tested.

TABLE 7-2: CLKOUT AND SOF AC CHARACTERISTICS

AC Specific	cations				+125°C; ł	High (H): Тамв = –40°С to +150°С;		
Sym.	Characteristic	Min. Typ. Max. Units Conditions/Comme						
TCLKOH	CLKO Output High	8	—	—	ns	at 40 MHz (Note 1)		
TCLKOL	CLKO Output Low	8	—	_	ns	Note 1		
TCLKOR	CLKO Output Rise	—	—	5	ns	Note 1		
TCLKOF	CLKO Output Fall	—	—	5	ns	Note 1		
TSOFH	SOF Output High	—	31 Tosc	—	ns	Note 2		
TSOFPD	SOF Propagation Delay: RXCAN falling edge to SOF rising edge	_	1 Tosc		ns	Note 2		

Note 1: Characterized; not 100% tested.

2: Design guidance only.

TABLE 7-3:	CRYSTAL OSCILLATOR AC CHARACTERISTICS

AC Specifica	ations	Electrical Characteristics: Extended (E): TAMB = -40° C to $+125^{\circ}$ C; High (H): TAMB = -40° C to $+150^{\circ}$ C VDD = 2.7V to 5.5V						
Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions/Comments		
FOSC1,CLKI	OSC1 Input Frequency	2	40	40	MHz	External digital clock		
FOSC1,4M	OSC1 Input Frequency	4 - 0.5%	4	4 + 0.5%	MHz	4 MHz crystal/resonator (Note 1)		
Fdrift	SYSCLK frequency drift	—	_	10	ppm	Additional frequency drift of SYSCLK due to internal PLL at 4 MHz (Note 1)		
Fosc1,20M	OSC1 Input Frequency	20 - 0.5%	20	20 + 0.5%	MHz	20 MHz crystal/resonator (Note 1)		
Fosc1,40M	OSC1 Input Frequency	40 - 0.5%	40	40 + 0.5%	MHz	40 MHz crystal/resonator (Note 1)		
Tosc1	TOSC1=1/FOSC1,x	25	_	—	ns			
Tosc1H	OSC1 Input High	0.45 * Tosc	_	0.55 * TOSC	ns	Note 1		
Tosc1L	OSC1 Input Low	0.45 * Tosc	—	0.55 * TOSC	ns	Note 1		
TOSC1R	OSC1 Input Rise	—		20	ns	Note 2		
TOSC1F	OSC1 Input Fall	—		20	ns	Note 2		
DCosc1	Duty Cycle on OSC1	45	50	55	%	External clock duty cycle require- ment (Note 1)		
TOSCSTAB	Oscillator stabilization period	—	—	3	ms	From POR to final frequency (Note 1)		
TOSCSLEEP	Oscillator stabilization from Sleep	—	—	3	ms	From Sleep to final frequency (Note 1)		
Gм,4M	Transconductance	1470	_	2210	μ A /V	4 MHz crystal (Note 2)		
Gм,40M	Transconductance	2040	—	3060	μA/V	40 MHz crystal (Note 2)		

Note 1: Characterized; not 100% tested.

2: Design guidance only.

TABLE 7-4: CAN BIT RATE

AC SpecificationsElectrical Characteristics: Extended (E): TAMB = -40°C to +125°C; High (H): TAMB = -40 VDD = 2.7V to 5.5V					High (H): Тамв = –40°С to +150°С;	
Sym	Characteristic	Min	Тур	Max	Units	Conditions/Comments
BRNOM	Nominal Bit Rate	0.125	0.5	1	Mbps	
BRDATA	Data Bit Rate	0.5	2	8	Mbps	BRDATA ≥ BRNOM

Note 1: Tested bit rates. Device allows the configuration of more bit rates, including slower bit rates than the minimum stated.

TABLE 7-5: CAN RX FILTER AC CHARACTERISTICS

AC Specific	cations				+125°C; ł	High (H): Тамв = –40°С to +150°С;
Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions/Comments
TPROP	Filter propagation delay	—	1	_	ns	Note 2
TFILTER	Filter time	50 80 130 225	_	100 140 220 390	ns	T00FILTER T01FILTER T10FILTER T11FILTER Note 3
TREVO- CERY	Minimum high time on input for output to go high again	5			ns	Note 2

Note 1: Characterized; not 100% tested.

2: Design guidance only.

3: Pulses on RXCAN shorter than the minimum TFILTER time will be ignored; pulses longer than the maximum TFILTER time will wake-up the device.

			Electrical Characteristics: Extended (E): TAMB = -40° C to $+125^{\circ}$ C; High (H): TAMB = -40° C to $+150^{\circ}$ C; VDD = 2.7V to 5.5V				
Param.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions
	Fsck	SCK Input Frequency			20	MHz	Note 3
	Тѕск	SCK Period, TSCK=1/FSCK	50		_	ns	Note 3
1	Тѕскн	SCK High Time	20			ns	
2	TSCKL	SCK Low Time	20		_	ns	
3	TSCKR	SCK Rise Time	—		100	ns	Note 2
4	TSCKF	SCK Fall Time			100	ns	Note 2
5	TCS2SCK	nCS ↓ to SCK ↑	Tsck/2		_	ns	
6	TSCK2CS	SCK ↑ to nCS ↑	Тѕск		_	ns	
7	TSDI2SCK	SDI Setup: SDI ‡ to SCK ↑	5			ns	
8	TSCK2SDI	SDI Hold: SCK ↑ to SDI ↓	5			ns	
9	TSCK2SDO	SDO Valid: SCK \downarrow to SDO \updownarrow	—		20	ns	CLOAD = 50 pF
10	TCS2SDOZ	SDO High Z: nCS ↑ to SDO Z	—		2 Tsck	ns	CLOAD = 50 pF
11	TCSD	nCS ↑ to nCS ↓	Тѕск	_	—	ns	Note 2

TABLE 7-6:SPI AC CHARACTERISTICS

Note 1: Characterized; not 100% tested.

- 2: Design guidance only.
- **3:** FSCK must be less than or equal to FSYSCLK/2.



FIGURE 7-1: SPI I/O TIMING

TABLE 7-7: TEMPERATURE SPECIFICATIONS

Parameters		Min.	Тур.	Max.	Units	Conditions			
Temperature Ranges									
Operating Temperature Range	TA	-40	_	+150	°C				
Storage Temperature Range	TA	-55	—	+150	°C				
Thermal Package Resistance									
Thermal Resistance for SOIC-14	θJA		+149.5	_	°C/W				
Thermal Resistance for DFN-14	θJA		+64.1	_	°C/W				

MCP2518FD

NOTES:

8.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (for example, outside specified power supply range) and therefore outside the warranted range.



FIGURE 8-1: Average IDDS vs. Temperature.



FIGURE 8-2: Ave Temperature.

MCP2518FD

NOTES:

9.0 PACKAGING INFORMATION

9.1 Package Marking Information



Legen	d: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC [®] designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note:		nt the full Microchip part number cannot be marked on one line, it will be carried over to ne, thus limiting the number of available characters for customer-specific information.

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-065-SL Rev D Sheet 1 of 2

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		14		
Pitch	е		1.27 BSC		
Overall Height	Α	-	-	1.75	
Molded Package Thickness	A2	1.25	-	-	
Standoff §	A1	0.10	-	0.25	
Overall Width	E	6.00 BSC			
Molded Package Width	E1	3.90 BSC			
Overall Length	D		8.65 BSC		
Chamfer (Optional)	h	0.25	-	0.50	
Foot Length	L	0.40	-	1.27	
Footprint	L1	1.04 REF			
Lead Angle	Θ	0°	-	-	
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.10	-	0.25	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic

- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-065-SL Rev D Sheet 2 of 2

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Ν	IILLIMETER	S	
Dimension	MIN	NOM	MAX	
Contact Pitch	E		1.27 BSC	
Contact Pad Spacing	С		5.40	
Contact Pad Width (X14)	Х			0.60
Contact Pad Length (X14)	Y			1.55

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2065-SL Rev D

14-Lead Very Thin Plastic Dual Flat, No Lead Package (QBB) - 4.5x3 mm Body [VDFN] With 1.6x4.2 mm Exposed Pad and Stepped Wettable Flanks



Microchip Technology Drawing C04-21361 Rev B Sheet 1 of 2

14-Lead Very Thin Plastic Dual Flat, No Lead Package (QBB) - 4.5x3 mm Body [VDFN] With 1.6x4.2 mm Exposed Pad and Stepped Wettable Flanks

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension Limits		MIN	NOM	MAX	
Number of Terminals	N		14		
Pitch	е	0.65 BSC			
Overall Height	А	0.80	0.85	0.90	
Standoff	A1	0.00	0.03	0.05	
Terminal Thickness	A3		0.203 REF		
Overall Length	D	4.50 BSC			
Exposed Pad Length	D2	4.15	4.20	4.25	
Overall Width	E	3.00 BSC			
Exposed Pad Width	E2	1.50	1.60	1.70	
Terminal Width	b	0.27	0.32	0.37	
Terminal Length	L	0.35	0.40	0.45	
Terminal-to-Exposed-Pad	K	0.20	-	-	
Wettable Flank Step Cut Depth	A4	0.10	0.13	0.15	
Wettable Flank Step Cut Width	E3	-	-	0.04	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-21361 Rev B Sheet 2 of 2

14-Lead Very Thin Plastic Dual Flat, No Lead Package (QBB) - 4.5x3 mm Body [VDFN] With 1.6x4.2 mm Exposed Pad and Stepped Wettable Flanks

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	E	0.65 BSC		
Optional Center Pad Width	X2			1.70
Optional Center Pad Length	Y2			4.25
Contact Pad Spacing	С		3.00	
Contact Pad Width (X14)	X1			0.35
Contact Pad Length (X14)	Y1			0.80
Pin 1 Index Chamfer	СН		0.30	
Contact Pad to Center Pad (X14)	G1	0.20		
Contact Pad to Center Pad (X12)	G2	0.20		
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

Notes:

- 1. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-23361 Rev B

MCP2518FD

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (April 2019)

· Original release of this document

APPENDIX B: CAN FD CONFORMANCE

The MCP2518FD passed the CAN FD conformance tests specified in ISO 16845-1:2016.

ISO 11898-1:2015 lists non-mandatory features. Table B-1 clarifies which optional features are implemented.

TABLE B-1: ISO OPTIONAL FEATURES

No.	Optional Feature	Implemented		
1	FD frame format	Yes		
2	Disabling of frame formats	Yes. Classical CAN frame format.		
3	Limited LLC frames	No. Full range of IDs and DLCs implemented.		
4	No transmission of frames including padding bytes	N/A. See No. 3.		
5	LLC Abort interface	Yes		
6	ESI and BRS bit values	Yes		
7	Method to provide MAC data consistency	Yes		
8	Time and time triggering	Start of Frame output.		
9	Time stamping	Yes. 32 bit TBC.		
10	Bus monitoring mode	Yes		
11	Handle	Yes		
12	Restricted operation	Yes		
13	Separate prescalers for nominal bits and for data bits	Yes		
14	Disabling of automatic retransmission	Yes		
15	Maximum number of retransmissions	Yes. One, 3 or unlimited.		
16	Disabling of protocol exception event on res bit detected recessive	Yes. Selectable.		
17	PCS_Status	No		
18	Edge filtering during the bus integration state	Yes. Selectable.		
19	Time resolution for SSP placement	Yes. 128 T_Q . Measured, manual or disabled.		
20	FD_T/R message	TX and RX interrupts.		

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO	<u>-</u>	<u>x</u> (1)	- ¥	<u>/xx</u>	Example	es:	
Device	Та	ape and Reel Option	Temperature Range	Package	a) MCP2	518FDT-E/SL =	Tape and Reel, Extended Temperature, Plastic SOIC (150 mil Body), 14-Lead
					b) MCP2	518FDT-H/SL =	Tape and Reel, High Temperature, Plastic SOIC (150 mil Body), 14-Lead
Device: Tape and Reel Option:		18FD: CAN FD C			c) MCP2	518FDT- E/QBB =	 Tape and Reel, Extended Temperature, Plastic VDFN (4.5 x 3 mm Body) 14-Lead with 1.6 x 4.2 mm Exposed Pad and Stepped Wettable Flanks
Temperature Range:		= -40°C to +125 = -40°C to +150	,		d) MCP2	518FDT-H/QBB =	Tape and Reel, High Temperature, Plastic VDFN (4.5 x 3 mm Body), 14-Lead, with 1.6 x 4.2 mm, Exposed Pad and Stepped Wettable Flanks
Package:		 Plastic VDFN 14-Lead with 	(150 mil Body), 14 I (4.5 x 3 mm Body 1.6 x 4.2 mm Expo Wettable Flanks	'),	Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.		

MCP2518FD

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A. Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2019, Microchip Technology Incorporated, All Rights Reserved. ISBN:978-1-5224-4325-4



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301 Korea - Seoul

Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100 Tel: 49-721-625370 Germany - Munich

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4450-2828

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-67-3636

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820