Freescale Semiconductor

Data Sheet: Technical Data

Document Number: MCF51AC256

Rev.4, 9/2009

MCF51AC256 Series ColdFire Microcontroller

Covers: MCF51AC256A MCF51AC256B MCF51AC128A MCF51AC128C


The MCF51AC256 series are members of the ColdFire[®] family of 32-bit variable-length reduced instruction set (RISC) microcontroller. This document provides an overview of the MCF51AC256 series, focusing on its highly integrated and diverse feature set.

The MCF51AC256 series are based on the V1 ColdFire core and operates at processor core speeds up to 50.33 MHz. As part of Freescale's Controller Continuum[®], it is an ideal upgrade for designs based on the MC9S08AC128 series of 8-bit microcontrollers.

The MCF51AC256 features the following functional units:

- V1 ColdFire core with background debug module
- Up to 256 KB of flash memory
- Up to 32 KB of static RAM (SRAM)
- Up to two analog comparators (ACMP)
- Analog-to-digital converter (ADC) with up to 24 channels
- Controller-area network (CAN)
- Cyclic redundancy check (CRC)
- Inter-integrated circuit (IIC)
- Keyboard interrupt (KBI)
- Multipurpose clock generator (MCG)
- Rapid general-purpose input/output (RGPIO)

MCF51AC256



- Two serial communications interfaces (SCI)
- Up to two serial peripheral interfaces (SPI)
- Two flexible timer modules (FTM)
- Timer pulse-width modulator (TPM)

This document contains information on a product under development. Freescale reserves the right to change or discontinue this product without notice.

© Freescale Semiconductor, Inc., 2008-2009. All rights reserved.



Table of Contents

1		51AC256 Family Configurations		Figure 6. Typical I _{OH} vs. V _{DD} –V _{OH} at V _{DD} = 5 V
	1.1	Device Comparison		(Low Drive, PTxDSn = 0)
	1.2	Block Diagram		Figure 7. Typical I_{OH} vs. V_{DD} – V_{OH} at V_{DD} = 5 V
	1.3	Features		(High Drive, PTxDSn = 1)
		1.3.1 Feature List		Figure 8.ADC Input Impedance Equivalency Diagram 25
	1.4	Part Numbers	9	Figure 9. Reset Timing
	1.5	Pinouts and Packaging	.11	Figure 10.IRQ/KBIPx Timing
2	Elect	trical Characteristics	.15	Figure 11.Timer External Clock
	2.1	Parameter Classification	.15	Figure 12.Timer Input Capture Pulse
	2.2	Absolute Maximum Ratings	.15	Figure 13.SPI Master Timing (CPHA = 0)
	2.3	Thermal Characteristics		Figure 14.SPI Master Timing (CPHA =1)
	2.4	Electrostatic Discharge (ESD) Protection		Figure 15.SPI Slave Timing (CPHA = 0)
		Characteristics	17	Figure 16.SPI Slave Timing (CPHA = 1)
	2.5	DC Characteristics		
	2.6	Supply Current Characteristics		List of Tables
	2.7	Analog Comparator (ACMP) Electricals		Table 1. MCF51AC256 Series Device Comparison
	2.8	ADC Characteristics		Table 2. MCF51AC256 Series Functional Units
	2.9	External Oscillator (XOSC) Characteristics		Table 3. Orderable Part Number Summary
	2.10	, ,		Table 4. Pin Availability by Package Pin-Count
	2.10	· · · · · · · · · · · · · · · · · · ·		Table 5. Parameter Classifications
	2.11			Table 6. Absolute Maximum Ratings
		2.11.1 Control Timing		Table 7. Thermal Characteristics
		2.11.2 Timer (TPM/FTM) Module Timing		Table 8. ESD and Latch-up Test Conditions
	0.40	2.11.3 MSCAN		Table 9. ESD and Latch-Up Protection Characteristics 18
		SPI Characteristics		Table 10.DC Characteristics
		Flash Specifications		Table 11. Supply Current Characteristics
	2.14	EMC Performance		The state of the s
		2.14.1 Radiated Emissions		Table 12. Analog Comparator Electrical Specifications
3		nanical Outline Drawings		Table 13.5 Volt 12-bit ADC Operating Conditions
	3.1	80-Pin LQFP Package		Table 14.5 Volt 12-bit ADC Characteristics (V _{REFH} = V _{DDA} ,
	3.2	64-Pin LQFP Package		V _{REFL} = V _{SSA})
	3.3	64-Pin QFP Package	.42	Table 15.Oscillator Electrical Specifications
4	Revis	sion History	.45	(Temperature Range = -40 to 105 °C Ambient) 27
				Table 16.MCG Frequency Specifications
		F!		(Temperature Range = -40 to 105 °C Ambient) 28
		Figures		Table 17.Control Timing
		.MCF51AC256 Series Block Diagram	. 4	Table 18.TPM/FTM Input Timing
F	igure 2	2. MCF51AC256 Series ColdFire Microcontroller		Table 19.MSCAN Wake-Up Pulse Characteristics 31
		80-Pin LQFP	11	Table 20.SPI Timing
F	igure 3	3. MCF51AC256 Series ColdFire Microcontroller		Table 21. Flash Characteristics
		64-Pin QFP/LQFP	12	Table 22. Revision History45
F	igure 4	I. Typical I_{OH} vs. $V_{DD}-V_{OH}$ at $V_{DD} = 3 \text{ V}$ (Low Drive,		
		PTxDSn = 0)	20	
F	igure 5	5. Typical I_{OH} vs. $V_{DD} - V_{OH}$ at $V_{DD} = 3 \text{ V}$ (High Drive,		
		PTxDSn = 1)	21	

2

1 MCF51AC256 Family Configurations

1.1 Device Comparison

The MCF51AC256 series is summarized in Table 1.

Table 1. MCF51AC256 Series Device Comparison

Feature I		AC256A	MCF51	AC256B	MCF51	AC128A	MCF51AC128C	
reature	80-pin	64-pin	80-pin	64-pin	80-pin	64-pin	80-pin	64-pin
Flash memory size (Kbytes)	256 128							
RAM size (Kbytes)		3	2			32 o	r 16 ¹	
V1 ColdFire core with BDM (background debug module)	Yes							
ACMP1 (analog comparator)				Υ	⁄es			
ACMP2 (analog comparator)				Υ	⁄es			
ADC (analog-to-digital converter) channels (12-bit)	24	20	24	20	24	20	24	20
CAN (controller area network)	Ye	es	N	0	Ye	es	N	lo
COP (computer operating properly)			l	Υ	/es		l	
CRC (cyclic redundancy check)	Yes							
RTI		Yes						
DBG (debug)	Yes							
IIC1 (inter-integrated circuit)				Υ	⁄es			
IRQ (interrupt request input)				Υ	⁄es			
INTC (interrupt controller)				Υ	⁄es			
KBI (keyboard interrupts)				Υ	⁄es			
LVD (low-voltage detector)				Υ	⁄es			
MCG (multipurpose clock generator)				Υ	⁄es			
OSC (crystal oscillator)				Υ	⁄es			
Port I/O ²	69	54	69	54	69	54	69	54
RGPIO (rapid general-purpose I/O)			l		16	l .	l	
SCI1, SCI2 (serial communications interfaces)	Yes							
SPI1 (serial peripheral interface)				Υ	⁄es			
SPI2 (serial peripheral interface)	Yes	No	Yes	No	Yes	No	Yes	No
FTM1 (flexible timer module) channels		l	1	1	6	<u>I</u>	1	
FTM2 channels	6	2	6	2	6	2	6	2
TPM3 (timer pulse-width modulator) channels				1	2			
VBUS (debug visibility bus)	Yes	No	Yes	No	Yes	No	Yes	No
•		•	•				•	

MCF51AC256 Family Configurations

- ¹ The members of MCF51AC128A with CAN support have 32 KB RAM. The other members have 16 KB RAM.
- ² Up to 16 pins on Ports E and F are shared with the ColdFire Rapid GPIO module.

1.2 Block Diagram

Figure 1 shows the connections between the MCF51AC256 series pins and modules.




Figure 1. MCF51AC256 Series Block Diagram

1.3 Features

Table 2 describes the functional units of the MCF51AC256 series.

Table 2. MCF51AC256 Series Functional Units

Functional Unit	Function
CF1 Core (V1 ColdFire core)	Executes programs and interrupt handlers
BDM (background debug module)	Provides single pin debugging interface (part of the V1 ColdFire core)
DBG (debug)	Provides debugging and emulation capabilities (part of the V1 ColdFire core)
VBUS (debug visibility bus)	Allows for real-time program traces (part of the V1 ColdFire core)
SIM (system integration module)	Controls resets and chip level interfaces between modules
Flash (flash memory)	Provides storage for program code, constants and variables
RAM (random-access memory)	Provides storage for program variables
RGPIO (rapid general-purpose input/output)	Allows for I/O port access at CPU clock speeds
VREG (voltage regulator)	Controls power management across the device
COP (computer operating properly)	Monitors a countdown timer and generates a reset if the timer is not regularly reset by the software
LVD (low-voltage detect)	Monitors internal and external supply voltage levels, and generates a reset or interrupt when the voltages are too low
CF1_INTC (interrupt controller)	Controls and prioritizes all device interrupts
ADC (analog-to-digital converter)	Measures analog voltages at up to 12 bits of resolution
FTM1, FTM2 (flexible timer/pulse-width modulators)	Provides a variety of timing-based features
TPM3 (timer/pulse-width modulator)	Provides a variety of timing-based features
CRC (cyclic redundancy check)	Accelerates computation of CRC values for ranges of memory
ACMP1, ACMP2 (analog comparators)	Compares two analog inputs
IIC (inter-integrated circuit)	Supports standard IIC communications protocol
KBI (keyboard interrupt)	Provides pin interrupt capabilities
MCG (multipurpose clock generator)	Provides clocking options for the device, including a phase-locked loop (PLL) and frequency-locked loop (FLL) for multiplying slower reference clock sources
OSC (crystal oscillator)	Allows a crystal or ceramic resonator to be used as the system clock source or reference clock for the PLL or FLL
CAN (controller area network)	Supports standard CAN communications protocol
SCI1, SCI2 (serial communications interfaces)	Serial communications UARTs capable of supporting RS-232 and LIN protocols
SPI1 (8-bit serial peripheral interfaces)	Provides 8-bit 4-pin synchronous serial interface
SPI2 (16-bit serial peripheral interfaces)	Provides 16-bit 4-pin synchronous serial interface with FIFO

MCF51AC256 Family Configurations

1.3.1 Feature List

- 32-bit Version 1 ColdFire® central processor unit (CPU)
 - Up to 50.33 MHz at 2.7 V 5.5 V
 - Provide 0.94 Dhrystone 2.1 DMIPS per MHz performance when running from internal RAM (0.76 DMIPS per MHz when running from flash)
 - Implements instruction set revision C (ISA_C)
- On-chip memory
 - Up to 256 KB flash memory read/program/erase over full operating voltage and temperature
 - Up to 32 KB static random access memory (SRAM)
 - Security circuitry to prevent unauthorized access to SRAM and flash contents
- Power-Saving Modes
 - Three low-power stop plus wait modes
 - Peripheral clock enable register can disable clocks to unused modules, reducing currents; allows clocks to remain enabled to specific peripherals in stop3 mode
- System protection features
 - Watchdog computer operating properly (COP) reset
 - Low-voltage detection with reset or interrupt
 - Illegal opcode and illegal address detection with programmable reset or exception response
 - Flash block protection
- Debug support
 - Single-wire background debug interface
 - Real-time debug support, with 6 hardware breakpoints (4 PC, 1 address pair and 1 data) that can be configured into a 1- or 2-level trigger
 - On-chip trace buffer provides programmable start/stop recording conditions plus support for continuous or PC-profiling modes
 - Support for real-time program (and optional partial data) trace using the debug visibility bus
- V1 ColdFire interrupt controller (CF1_INTC)
 - Support of 40 peripheral I/O interrupt requests plus seven software (one per level) interrupt requests
 - Fixed association between interrupt request source and level plus priority, up to two requests can be remapped to the highest maskable level + priority
 - Unique vector number for each interrupt source
 - Support for service routine interrupt acknowledge (software IACK) read cycles for improved system performance
- Multipurpose clock generator (MCG)
 - Oscillator (XOSC); loop-control Pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
 - FLL/PLL controlled by internal or external reference
 - Trimmable internal reference allows 0.2% resolution and 2% deviation
- Analog-to-digital converter (ADC)

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.4

- 24 analog inputs with 12 bits resolution
- Output formatted in 12-, 10- or 8-bit right-justified format
- Single or continuous conversion (automatic return to idle after single conversion)
- Operation in low-power modes for lower noise operation
- Asynchronous clock source for lower noise operation
- Automatic compare with interrupt for less-than, or greater-than or equal-to, programmable value
- On-chip temperature sensor
- Flexible timer/pulse-width modulators (FTM)
 - 16-bit Free-running counter or a counter with initial and final value. The counting can be up and unsigned, up and signed, or up-down and unsigned
 - Up to 6 channels, and each channel can be configured for input capture, output compare or edge-aligned PWM mode, all channels can be configured for center-aligned PWM mode
 - Channels can operate as pairs with equal outputs, pairs with complimentary outputs or independent channels (with independent outputs)
 - Each pair of channels can be combined to generate a PWM signal (with independent control of both edges of PWM signal)
 - Deadtime insertion is available for each complementary pair
 - The load of the FTM registers which have write buffer can be synchronized; write protection for critical registers
 - Generation of the triggers to ADC (hardware trigger)
 - A fault input for global fault control
 - Backwards compatible with TPM
- Timer/pulse width modulator (TPM)
 - 16-bit free-running or modulo up/down count operation
 - Two channels, each channel may be input capture, output compare, or edge-aligned PWM
 - One interrupt per channel plus terminal count interrupt
- Cyclic redundancy check (CRC) generator
 - High speed hardware CRC generator circuit using 16-bit shift register
 - CRC16-CCITT compliancy with $x^{16} + x^{12} + x^5 + 1$ polynomial
 - Error detection for all single, double, odd, and most multi-bit errors
 - Programmable initial seed value
- Analog comparators (ACMP)
 - Full rail to rail supply operation
 - Selectable interrupt on rising edge, falling edge, or either rising or falling edges of comparator output
 - Option to compare to fixed internal bandgap reference voltage
 - Option to allow comparator output to be visible on a pin, ACMPxO
- Inter-integrated circuit (IIC)
 - Compatible with IIC bus standard

MCF51AC256 Family Configurations

- Multi-master operation
- Software programmable for one of 64 different serial clock frequencies
- Interrupt driven byte-by-byte data transfer
- Arbitration lost interrupt with automatic mode switching from master to slave
- Calling address identification interrupt
- Bus busy detection
- 10-bit address extension
- Controller area network (CAN)
 - Implementation of the CAN protocol Version 2.0A/B
 - Standard and extended data frames
 - Zero to eight bytes data length
 - Programmable bit rate up to 1 Mbps
 - Support for remote frames
 - Five receive buffers with FIFO storage scheme
 - Three transmit buffers with internal prioritization using a "local priority" concept
 - Flexible maskable identifier filter supports two full-size (32-bit) extended identifier filters, four 16-bit filters, or eight 8-bit filters
 - Programmable wakeup functionality with integrated low-pass filter
 - Programmable loopback mode supports self-test operation
 - Programmable listen-only mode for monitoring of CAN bus
 - Programmable bus-off recovery functionality
 - Separate signalling and interrupt capabilities for all CAN receiver and transmitter error states (warning, error passive, bus-off)
 - Internal timer for time-stamping of received and transmitted messages
- Serial communications interfaces (SCI)
 - Full-duplex, standard non-return-to-zero (NRZ) format
 - Double-buffered transmitter and receiver with separate enables
 - Programmable baud rates (13-bit modulo divider)
 - Interrupt-driven or polled operation
 - Hardware parity generation and checking
 - Programmable 8-bit or 9-bit character length
 - Receiver wakeup by idle-line or address-mark
 - Optional 13-bit break character generation / 11-bit break character detection
 - Selectable transmitter output polarity
- Serial peripheral interfaces (SPI)
 - Master or slave mode operation
 - Full-duplex or single-wire bidirectional option
 - Programmable transmit bit rate
 - Double-buffered transmit and receive
 - Serial clock phase and polarity options

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.4

- Slave select output
- Selectable MSB-first or LSB-first shifting
- 16-bit and FIFO operations in SPI2
- Input/Output
 - 69 GPIOs
 - 8 keyboard interrupt pins with selectable polarity
 - Hysteresis and configurable pull-up device on all input pins; Configurable slew rate and drive strength on all output pins
 - 16-bits Rapid GPIO pins connected to the processor's local 32-bit platform bus with set, clear, and faster toggle functionality

1.4 Part Numbers




Table 3. Orderable Part Number Summary

Freescale Part Number	Description	Flash / SRAM (Kbytes)	Package	Temperature
MCF51AC256AVFUE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	64 QFP	–40°C to 105°C
MCF51AC256BVFUE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	64 QFP	-40°C to 105°C
MCF51AC256AVLKE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	80 LQFP	-40°C to 105°C
MCF51AC256BVLKE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	80 LQFP	-40°C to 105°C
MCF51AC256AVPUE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	64 LQFP	-40°C to 105°C
MCF51AC256BVPUE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	64 LQFP	–40°C to 105°C
MCF51AC128AVFUE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	64 QFP	-40°C to 105°C
MCF51AC128CVFUE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	64 QFP	–40°C to 105°C
MCF51AC128AVLKE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	80 LQFP	-40°C to 105°C
MCF51AC128CVLKE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	80 LQFP	-40°C to 105°C
MCF51AC128AVPUE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	64 LQFP	-40°C to 105°C
MCF51AC128CVPUE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	64 LQFP	-40°C to 105°C
MCF51AC256ACFUE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	64 QFP	–40°C to 85°C
MCF51AC256BCFUE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	64 QFP	-40°C to 85°C
MCF51AC256ACLKE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	80 LQFP	-40°C to 85°C
MCF51AC256BCLKE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	80 LQFP	–40°C to 85°C
MCF51AC256ACPUE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	64 LQFP	–40°C to 85°C

MCF51AC256 Family Configurations

Table 3. Orderable Part Number Summary

MCF51AC256BCPUE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	64 LQFP	–40°C to 85°C
MCF51AC128ACFUE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	64 QFP	–40°C to 85°C
MCF51AC128CCFUE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	64 QFP	–40°C to 85°C
MCF51AC128ACLKE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	80 LQFP	–40°C to 85°C
MCF51AC128CCLKE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	80 LQFP	-40°C to 85°CC
MCF51AC128ACPUE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	64 LQFP	-40°C to 85°C
MCF51AC128CCPUE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	64 LQFP	–40°C to 85°C

1.5 Pinouts and Packaging

Figure 2 shows the pinout of the 80-pin LQFP.




Figure 2. MCF51AC256 Series ColdFire Microcontroller 80-Pin LQFP

Figure 3 shows the pinout of the 64-pin LQFP and QFP.




Figure 3. MCF51AC256 Series ColdFire Microcontroller 64-Pin QFP/LQFP

Table 4 shows the package pin assignments.

Table 4. Pin Availability by Package Pin-Count

Pin Number		Lowe	est < Prid	ority> Hi	ghest
80	64	Port Pin	Alt 1	Alt 2	Alt 3
1	1	PTC4	SS2		
2	2	IRQ	TPMCLK ¹		
3	3	RESET			
4	4	PTF0	RGPIO8	FTM1CH2	
5	5	PTF1	RGPIO9	FTM1CH3	
6	6	PTF2	RGPIO10	FTM1CH4	
7	7	PTF3	RGPIO11	FTM1CH5	
8	8	PTF4	RGPIO12	FTM2CH0	

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.4

Table 4. Pin Availability by Package Pin-Count (continued)

Pin Number		Low	est < Pric	ority> Hi	ghest
80	64	Port Pin	Alt 1	Alt 2	Alt 3
9	9	PTC6	FTM2FLT		
10	10	PTF7	RGPIO15		
11	11	PTF5	RGPIO13	FTM2CH1	
12	12	PTF6	RGPIO14	FTM1FLT	
13	_	PTJ0	PST0		
14	_	PTJ1	PST1		
15	_	PTJ2	PST2		
16	_	PTJ3	PST3		
17	13	PTE0	RGPI00	TxD1	
18	14	PTE1	RGPIO1	RxD1	
19	15	PTE2	RGPIO2	FTM1CH0	
20	16	PTE3	RGPIO3	FTM1CH1	
21	17	PTE4	RGPIO4	SS1	
22	18	PTE5	RGPIO5	MISO1	
23	19	PTE6	RGPIO6	MOSI1	
24	20	PTE7	RGPI07	SPSCK1	
25	21	V _{SS}			
26	22	V_{DD}			
27	_	PTJ4	DDATA0		
28	_	PTJ5	DDATA1		
29	_	PTJ6	DDATA2		
30	_	PTJ7	DDATA3		
31	23	PTG0	KBI1P0		
32	24	PTG1	KBI1P1		
33	25	PTG2	KBI1P2		
34	26	PTA0	TxCAN ²		
35	27	PTA1	RxCAN ³		
36	28	PTA2			
37	29	PTA3	ACMP2O		
38	30	PTA4	ACMP2-		
39	31	PTA5	ACMP2+		
40	32	PTA6	AD1P16		
41	33	PTA7	AD1P17		
42	_	PTH0	FTM2CH2	AD1P20	
43	_	PTH1	FTM2CH3	PSTCLK0	AD1P21
44	_	PTH2	FTM2CH4	PSTCLK1	AD1P22
45	_	PTH3	FTM2CH5	BKPT	AD1P23
46	34	PTB0	TPM3CH0	AD1P0	
47	35	PTB1	TPM3CH1	AD1P1	
48	36	PTB2	AD1P2		

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.4

MCF51AC256 Family Configurations

Table 4. Pin Availability by Package Pin-Count (continued)

Pin Number		Lowe	est < Pric	ority> Hi	ghest
80	64	Port Pin	Alt 1	Alt 2	Alt 3
49	37	PTB3	AD1P3		
50	38	PTB4	AD1P4		
51	39	PTB5	AD1P5		
52	40	PTB6	AD1P6		
53	41	PTB7	AD1P7		
54	42	PTD0	AD1P8	ACMP1+	
55	43	PTD1	AD1P9	ACMP1-	
56	44	V_{DDA}			
57	45	V_{SSA}			
58	46	PTD2	KBI1P5	AD1P10	ACMP10
59	47	PTD3	KBI1P6	AD1P11	
60	48	PTG3	KBI1P3	AD1P18	
61	49	PTG4	KBI1P4	AD1P19	
62	50	PTD4	FTM2CLK	AD1P12	
63	51	PTD5	AD1P13		
64	52	PTD6	FTM1CLK	AD1P14	
65	53	PTD7	KBI1P7	AD1P15	
66	54	V _{REFH}			
67	55	V_{REFL}			
68	56	BKGD	MS		
69	57	PTG5	XTAL		
70	58	PTG6	EXTAL		
71	59	V_{SS}			
72	_	V_{DD}			
73	60	PTC0	SCL1		
74	61	PTC1	SDA1		
75	_	PTH4	SPCK2		
76	_	PTH5	MOSI2		
77	_	PTH6	MISO2		
78	62	PTC2	MCLK		
79	63	PTC3	TxD2		
80	64	PTC5	RxD2		

TPMCLK, FTM1CLK, and FTM2CLK options are configured via software; out of reset, FTM1CLK, FTM2CLK, and TPMCLK are available to FTM1, FTM2, and TPM3 respectively.

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.4

 $^{^{2}\,}$ TxCAN is available in the member that supports CAN.

³ RxCAN is available in the member that supports CAN.

2 Electrical Characteristics

This section contains electrical specification tables and reference timing diagrams for the MCF51AC256 microcontroller, including detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications.

The electrical specifications are preliminary and are from previous designs or design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. These specifications will, however, be met for production silicon. Finalized specifications will be published after complete characterization and device qualifications have been completed.

NOTE

The parameters specified in this data sheet supersede any values found in the module specifications.

2.1 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 5. Parameter Classifications

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

2.2 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 6 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}).

Rating	Symbol	Value	Unit
Supply voltage	V_{DD}	-0.3 to 5.8	V
Input voltage	V _{In}	$-0.3 \text{ to V}_{DD} + 0.3$	V
Instantaneous maximum current Single pin limit (applies to all port pins) ¹ , ² , ³	I _D	±25	mA
Maximum current into V _{DD}	I _{DD}	120	mA
Storage temperature	T _{stg}	-55 to 150	°C

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

2.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and it is user-determined rather than being controlled by the MCU design. In order to take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Table 7. Thermal Characteristics

Rating		Symbol	Value	Unit
Operating temperature range (packaged)		T _A	-40 to 105	°C
Maximum junction temperature		T _J	150	°C
Thermal resistance 1,2,3,4				
80-pin LQFP				
·	1s		51	
	2s2p		38	
64-pin LQFP		$\theta_{\sf JA}$		°C/W
	1s		59	
	2s2p		41	
64-pin QFP				
	1s		50	
	2s2p		36	

Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.4

 $^{^{2}}$ All functional non-supply pins are internally clamped to V_{SS} and V_{DD} .

Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low which would reduce overall power consumption.

17

The average chip-junction temperature (T_J) in ${}^{\circ}C$ can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

where:

 $T_A = Ambient temperature, °C$

 θ_{IA} = Package thermal resistance, junction-to-ambient, °C/W

$$P_D = P_{int} + P_{I/O}$$

 $P_{int} = I_{DD} \times V_{DD}$, Watts — chip internal power

 $P_{I/O}$ = Power dissipation on input and output pins — user determined

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_D = K \div (T_A + 273^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

$$K = P_D \times (T_A + 273^{\circ}C) + \theta_{JA} \times (P_D)^2$$
 Eqn. 3

where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving Equation 1 and Equation 2 iteratively for any value of T_A .

2.4 Electrostatic Discharge (ESD) Protection Characteristics

Although damage from static discharge is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with CDF-AEC-Q00 Stress Test Qualification for Automotive Grade Integrated Circuits. (http://www.aecouncil.com/) This device was qualified to AEC-Q100 Rev E.

A device is considered to have failed if, after exposure to ESD pulses, the device no longer meets the device specification requirements. Complete dc parametric and functional testing is performed per the

² Junction to Ambient Natural Convection

³ 1s — Single layer board, one signal layer

⁴ 2s2p — Four layer board, 2 signal and 2 power layers

Electrical Characteristics

applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Table 8. ESD and Latch-up Test Conditions

Model	Description	Symbol	Value	Unit
Human body	Series resistance	R1 150 C 100 n — 3 R1 0 C 0	1500	Ω
	Storage capacitance	С	100	pF
	The state of the s			
Charge device	Series resistance	R1	0	Ω
model	Storage capacitance	С	0	pF
	Number of pulse per pin	_	3	_
Latch-up	Minimum input voltage limit	_	-2.5	V
	Maximum input voltage limit	_	7.5	V

Table 9. ESD and Latch-Up Protection Characteristics

Num	Rating	Symbol	Min	Max	Unit
1	Human body model (HBM)	V_{HBM}	±2000	_	V
2	Charge device model (CDM)	V _{CDM}	±500	_	V
3	Latch-up current at T _A = 85 °C	I _{LAT}	±100	_	mA

2.5 DC Characteristics

This section includes information about power supply requirements, I/O pin characteristics, and power supply current in various operating modes.

Table 10. DC Characteristics

Num	С	Parameter	Symbol	Min	Typical ¹	Max	Unit
1	_	Operating voltage		2.7	_	5.5	V
2	Р	Output high voltage — Low drive (PTxDSn = 0) $5 \text{ V, } I_{Load} = -4 \text{ mA}$ $3 \text{ V, } I_{Load} = -2 \text{ mA}$ $5 \text{ V, } I_{Load} = -2 \text{ mA}$ $5 \text{ V, } I_{Load} = -1 \text{ mA}$ $0 \text{ Utput high voltage} \text{ — High drive (PTxDSn = 1)}$ $5 \text{ V, } I_{Load} = -15 \text{ mA}$ $3 \text{ V, } I_{Load} = -8 \text{ mA}$ $5 \text{ V, } I_{Load} = -8 \text{ mA}$ $3 \text{ V, } I_{Load} = -4 \text{ mA}$. V _{OH}	V _{DD} - 1.5 V _{DD} - 0.8 V _{DD} - 0.8 V _{DD} - 0.8 V _{DD} - 1.5 V _{DD} - 1.5 V _{DD} - 0.8 V _{DD} - 0.8		- - - - -	V

Table 10. DC Characteristics (continued)

Num	С	Parameter	Symbol	Min	Typical ¹	Max	Unit
3	Р	Output low voltage — Low Drive (PTxDSn = 0) 5 V , $I_{Load} = 4 \text{ mA}$ 3 V , $I_{Load} = 2 \text{ mA}$ 5 V , $I_{Load} = 2 \text{ mA}$ 3 V , $I_{Load} = 1 \text{ mA}$. V _{OL}	_	_	1.5 1.5 0.8 0.8	V
o o	-	Output low voltage — High Drive (PTxDSn = 1) 5 V, I_{Load} = 15 mA 3 V, I_{Load} = 8 mA 5 V, I_{Load} = 8 mA 3 V, I_{Load} = 4 mA	VOL	_	_	1.5 1.5 0.8 0.8	v
4	С	Output high current — Max total I _{OH} for all ports 5V 3V	I _{OHT}	_	_	100 60	mA
5	О	Output low current — Max total I _{OL} for all ports 5 V 3 V	I _{OLT}	_	_	100 60	mA
6	Р	Input high voltage; all digital inputs	V _{IH}	$0.65 \times V_{DD}$	_	_	V
7	Р	Input low voltage; all digital inputs	V_{IL}	_	_	$0.35 \times V_{DD}$	V
8	D	Input hysteresis; all digital inputs	V_{hys}	$0.06 \times V_{DD}$	_	_	mV
9	Р	Input leakage current; input only pins ²	II _{In} I	_	0.1	1	μΑ
10	Р	High impedance (off-state) leakage current ²	II _{OZ} I	_	0.1	1	μΑ
11	Р	Internal pullup resistors ³	R _{PU}	20	45	65	kΩ
12	Р	Internal pulldown resistors ⁴	R _{PD}	20	45	65	kΩ
13	С	Input capacitance; all non-supply pins	C _{In}	_	_	8	pF
14	Р	POR rearm voltage	V _{POR}	0.9	1.4	2.0	V
15	D	POR rearm time	t _{POR}	10	_	_	μS
16	Р	Low-voltage detection threshold — high range V _{DD} falling V _{DD} rising	V _{LVDH}	3.90 4.15	4.15 3.95	4.5 4.5	V
17	Р		V _{LVDL}	2.53 2.45	2.85 2.55	3.60 2.70	V
18	Р	Low-voltage warning threshold — high range $V_{DD} \text{ falling} \\ V_{DD} \text{ rising}$	V _{LVWH}	4.25 4.15	4.45 4.25	5.0 4.5	V
19	Р	Low-voltage warning threshold low range V _{DD} falling V _{DD} rising	V _{LVWL}	2.55 2.50	2.85 2.85	3.60 2.88	V
20	Т	Low-voltage inhibit reset/recover hysteresis 5 V 3 V	V _{hys}	_	100 60	_	mV
21	D	RAM retention voltage	V_{RAM}	_	0.6	1.0	V

Table 10. DC Characteristics (continued)

Num	С	Parameter	Symbol	Min	Typical ¹	Max	Unit
		DC injection current ^{5 6 7 8} (single pin limit) $V_{IN} > V_{DD} \ V_{IN} < V_{SS}$		0 0	_	2 -0.2	mA
22		DC injection current (Total MCU limit, includes sum of all stressed pins) $ \frac{V_{IN}>V_{DD}}{V_{IN}< V_{SS}} $	I _{IC}	0	_	25 -5	mA

¹ Typical values are based on characterization data at 25°C unless otherwise stated.

 $^{^{8}}$ The $\overline{\text{RESET}}$ pin does not have a clamp diode to V_{DD} . Do not drive this pin above V_{DD} .




Figure 4. Typical I_{OH} vs. $V_{DD}-V_{OH}$ at $V_{DD}=3$ V (Low Drive, PTxDSn = 0)

20 Freescale Semiconductor

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.4

² Measured with $V_{In} = V_{DD}$ or V_{SS} .

³ Measured with $V_{In} = V_{SS}$.

⁴ Measured with $V_{In} = V_{DD}$.

Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

 $^{^{6}}$ All functional non-supply pins are internally clamped to V_{SS} and V_{DD} .

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.




Figure 5. Typical I_{OH} vs. $V_{DD}-V_{OH}$ at $V_{DD}=3$ V (High Drive, PTxDSn = 1)




Figure 6. Typical I_{OH} vs. $V_{DD}-V_{OH}$ at $V_{DD}=5$ V (Low Drive, PTxDSn = 0)

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.4 Freescale Semiconductor 21




Figure 7. Typical I_{OH} vs. $V_{DD}-V_{OH}$ at V_{DD} = 5 V (High Drive, PTxDSn = 1)

2.6 Supply Current Characteristics

Table 11. Supply Current Characteristics

Num	С	Parameter	Symbol	V _{DD} (V)	Typical ¹	Max ²	Unit
1	С	Run supply current ³ measured at		5	2.67	4	mA
'		(CPU clock = 2 MHz, f _{Bus} = 1 MHz)		3	2.64	4	ША
2	С	Run supply current ³ measured at	RI _{DD}	5	14.8	25	mA
_		(CPU clock = 16 MHz, f _{Bus} = 8 MHz)		3	14.7	25	ША
3	Р	Run supply current ³ measured at		5	42	60	mA
3		(CPU clock = 50 MHz, f _{Bus} = 25 MHz)		3	41.8	60	ША
4	С	Wait mode supply ³ current measured at		5	1.3	2	mA
7		(CPU clock = 2 MHz, f _{Bus} = 1 MHz)		3	1.29	2	ША
5	С	Wait mode supply ³ current measured at	WI _{DD}	5	5.11	8	mA
3		CPU clock = 16 MHz, f _{Bus} = 8 MHz) WI _{DD}	WIDD	3	5.1	8	IIIA
6	С	Wait mode supply ³ current measured at		5	15.24	25	mA
		(CPU clock = 50 MHz, f _{Bus} = 25 MHz)		3	15.2	25	IIIA
7	С	Stop2 mode supply current -40 °C 25 °C 120 °C	S2I _{DD}	5	1.40	2.5 2.5 200	μА
		–40 °C 25 °C 120 °C	O _{DD}	3	1.16	2.5 2.5 200	μΑ

Table 11. Supply	Current Characteristics	(continued)
------------------	-------------------------	-------------

Num	С	Parameter	Symbol	V _{DD} (V)	Typical ¹	Max ²	Unit
8 C		Stop3 mode supply current -40 °C 25 °C 120 °C	S3I _{DD}	5	1.60	2.5 2.5 220	μΑ
8	0	-40 °C 25 °C 120 °C	OO. _{DD}	3	1.35	2.5 2.5 220	μΑ
9	С	RTI adder to stop2 or stop3 ⁴ , 25 °C	S23I _{DDRTI}	5	300		nA
		1111 adder to stope of stope , 25 °C	OZOIDDRII	3	300		nA
10	С	Adder to stop3 for oscillator enabled ⁵ (ERCLKEN =1 and EREFSTEN = 1)	S3I _{DDOSC}	5, 3	5		μА

Typicals are measured at 25 °C.

2.7 Analog Comparator (ACMP) Electricals

Table 12. Analog Comparator Electrical Specifications

Num	С	Rating	Symbol	Min	Typical	Max	Unit
1	_	Supply voltage	V_{DD}	2.7	_	5.5	V
2	Т	Supply current (active)	I _{DDAC}	_	20	35	μА
3	D	Analog input voltage	V _{AIN}	V _{SS} - 0.3	_	V_{DD}	V
4	D	Analog input offset voltage	V _{AIO}	_	20	40	mV
5	D	Analog comparator hysteresis	V _H	3.0	6.0	20.0	mV
6	D	Analog input leakage current	I _{ALKG}	_	_	1.0	μА
7	D	Analog comparator initialization delay	t _{AINIT}	_	_	1.0	μS
8	Р	Bandgap voltage reference factory trimmed at V _{DD} = 5.3248 V, Temp = 25 °C	V_{BG}	1.18	1.20	1.21	V

2.8 ADC Characteristics

Table 13. 5 Volt 12-bit ADC Operating Conditions

Num	С	Characteristic	Conditions	Symb	Min	Typical ¹	Max	Unit	Comment
	D		Absolute	V_{DDA}	2.7		5.5	٧	
1	D	Supply voltage	Delta to V _{DD} (V _{DD} – V _{DDA}) ²	ΔV_{DDA}	-100	0	100	mV	

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.4

² Values given here are preliminary estimates prior to completing characterization.

³ All modules clocks switch on, code run from flash, FEI mode, and does not include any dc loads on port pins.

⁴ Most customers are expected to find that auto-wakeup from stop2 or stop3 can be used instead of the higher current wait mode.

⁵ Values given under the following conditions: low range operation (RANGE = 0), low power mode (HGO = 0).

Electrical Characteristics

Table 13. 5 Volt 12-bit ADC Operating Conditions (continued)

Num	С	Characteristic	Conditions	Symb	Min	Typical ¹	Max	Unit	Comment
2	D	Ground voltage	Delta to V _{SS} (V _{SS} – V _{SSA}) ²	ΔV _{SSA}	-100	0	100	mV	
3	D	Reference voltage high		V _{REFH}	2.7	V _{DDA}	V _{DDA}	٧	
4	D	Reference voltage low		V _{REFL}	V _{SSA}	V _{SSA}	V _{SSA}	٧	
5	D	Input voltage		V _{ADIN}	V _{REFL}	_	V _{REFH}	٧	
6	С	Input capacitance		C _{ADIN}	_	4.5	5.5	pF	
7	С	Input resistance		R _{ADIN}	_	3	5	kΩ	
	С		12-bit mode f _{ADCK} > 4MHz f _{ADCK} < 4MHz		_		2 5		
8	С	Analog source resistance	10-bit mode f _{ADCK} > 4MHz f _{ADCK} < 4MHz	R _{AS}			5 10	kΩ	External to MCU
	С		8-bit mode (all valid f _{ADCK})		_	_	10		
9	D	ADC conversion	High speed (ADLPC = 0)	fau	0.4	_	8.0	- MHz	
3	D	clock frequency	Low power (ADLPC = 1)	f _{ADCK}	0.4 — 4.0	IVII IZ			

Typical values assume V_{DDA} = 5.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² DC potential difference.




Figure 8. ADC Input Impedance Equivalency Diagram

Table 14. 5 Volt 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$)

Num	С	Characteristic	Conditions	Symb	Min	Typical ¹	Max	Unit	Comment
1	Т	Supply current ADLPC = 1 ADLSMP = 1 ADCO = 1		I _{DDA}	_	133	_	μΑ	
2	Т	Supply current ADLPC = 1 ADLSM = 0 ADCO = 1		I _{DDA}	_	218	_	μΑ	
3	Т	Supply current ADLPC = 0 ADLSMP = 1 ADCO = 1		I _{DDA}	_	327	_	μΑ	
4	D	Supply current ADLPC = 0 ADLSMP = 0 ADCO = 1		I _{DDA}	_	0.582	1	mA	
5	Т	Supply current	Stop, reset, module off	I _{DDA}	_	0.011	1	μΑ	
6	В	ADC	High speed (ADLPC = 0)	f _{ADACK}	2	3.3	5	NALI-	t _{ADACK} =
6	Р	asynchronous clock source	Low power (ADLPC = 1)		1.25	2	3.3	MHz	1/f _{ADACK}

Electrical Characteristics

Table 14. 5 Volt 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

Num	С	Characteristic	Conditions	Symb	Min	Typical ¹	Max	Unit	Comment
_		Conversion	Short sample (ADLSMP = 0)		_	20	_	ADCK	See
7	Р	time (including sample time)	Long sample (ADLSMP = 1)	t _{ADC}	_	40	_	cycles	Table 8 for conversion
	Т	Comple time	Short sample (ADLSMP = 0)		_	3.5	_	ADCK	time
8		Sample time	Long sample (ADLSMP = 1)	t _{ADS}	_	23.5	_	cycles	variances
	Т	Total	12-bit mode		_	±3.0	_		Includes
9	Р	unadjusted	10-bit mode	E _{TUE}	_	±1	±2.5	LSB ²	quantizatio
	Т	error	8-bit mode		_	±0.5	±1.0		n
	Т		12-bit mode		_	±1.75	_		
10	Р	Differential non-linearity	10-bit mode ³	DNL	_	±0.5	±1.0	LSB ²	
	Т	, , , ,	8-bit mode ⁴		_	±0.3	±0.5		
	Т		12-bit mode		_	±1.5	_		
11	Т	Integral non-linearity	10-bit mode	INL	_	±0.5	±1.0	LSB ²	
	Т	, , , ,	8-bit mode		_	±0.3	±0.5		
	Т	Zero-scale error	12-bit mode	E _{ZS}	_	±1.5	_		
12	Р		10-bit mode		_	±0.5	±1.5	LSB ²	V _{ADIN} = V _{SSA}
	Т		8-bit mode		_	±0.5	±0.5		
	Т		12-bit mode		_	±1	_		
13	Р	Full-scale error	10-bit mode	E _{FS}	_	±0.5	±1	LSB ²	$V_{ADIN} = V_{DDA}$
	Т		8-bit mode		_	±0.5	±0.5		BBA
			12-bit mode		_	-1 to 0	_		
14	D	Quantization error	10-bit mode	EQ	_	_	±0.5	LSB ²	
			8-bit mode		_	_	±0.5		
			12-bit mode		_	±1	_		Pad
15	D	Input leakage error	10-bit mode	E _{IL}	_	±0.2	±2.5	LSB ²	leakage ⁴ *
			8-bit mode		_	±0.1	±1		R _{AS}
16	D	Temp sensor voltage	25°C	V _{TEMP25}	_	1.396	_	V	
17	_	Temp sensor	–40 °C–25 °C		_	3.266	_	m\//oC	
17	D	slope	25 °C–85 °C	- m	_	3.638	_	mV/°C	
			•	•	•			•	

Typical values assume V_{DDA} = 5.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.4

² 1 LSB = $(V_{REFH} - V_{REFL})/2^N$.

2.9 External Oscillator (XOSC) Characteristics

Table 15. Oscillator Electrical Specifications (Temperature Range = -40 to 105 °C Ambient)

Num	С	Rating	Symbol	Min	Typical ¹	Max	Unit
1	С	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1) FEE or FBE mode ² High range (RANGE = 1) PEE or PBE mode ³ High range (RANGE = 1, HGO = 1) BLPE mode High range (RANGE = 1, HGO = 0) BLPE mode	f _{lo} f _{hi-fil} f _{hi-pll} f _{hi-hgo} f _{hi-lp}	32 1 1 1	11111	38.4 5 16 16 8	kHz MHz MHz MHz MHz
2	_	Load capacitors	C ₁ C ₂		e crystal o acturer's rea		
3	_	Feedback resistor Low range (32 kHz to 38.4 kHz) High range (1 MHz to 16 MHz)	R _F		10 1		МΩ
4	_	Series resistor Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0) High range, high gain (RANGE = 1, HGO = 1) ≥ 8 MHz 4 MHz 1 MHz	R _S		0 100 0 0	 0 10 20	kΩ
5	Т	Crystal start-up time ⁴ Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0) ⁵ High range, high gain (RANGE = 1, HGO = 1) ⁵	tCSTL-LP tCSTL-HGO CSTH-LP tCSTH-HGO		200 400 5 15		ms
6	Т	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE or FBE mode ² PEE or PBE mode ³ BLPE mode	f _{extal}	0.03125 1 0	 - -	5 16 40	MHz

¹ Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.4

³ Monotonicity and No-Missing-Codes guaranteed in 10-bit and 8-bit modes

⁴ Based on input pad leakage current. Refer to pad electricals.


When MCG is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

When MCG is configured for PEE or PBE mode, input clock source must be divisible using RDIV to within the range of 1 MHz to 2 MHz.

⁴ This parameter is characterized and not tested on each device. Proper PC board layout procedures must be followed to achieve specifications.

⁵ 4 MHz crystal

Electrical Characteristics



2.10 MCG Specifications

Table 16. MCG Frequency Specifications (Temperature Range = -40 to 105 °C Ambient)

Num	С	Rat	ing	Symbol	Min	Typical ¹	Max	Unit
1	С	Internal reference frequency VDD = 5 V and temperature		f _{int_ft}	_	32.768	_	kHz
2	С	Average internal reference	frequency — untrimmed	f _{int_ut}	31.25	_	39.0625	kHz
3	Т	Internal reference startup ti	ime	t _{irefst}	_	60	100	μS
	С	D00 - 116	Low range (DRS=00)		16	_	20	
4	С	DCO output frequency range — untrimmed ²	Mid range (DRS=01)	f _{dco_ut}	32	_	40	MHz
	С	g	High range (DRS=10)		48	_	60	
	Р	DCO output frequency ²	Low range (DRS=00)			16.82	_	
5	Р	reference =32768Hz	Mid range (DRS=01)	f _{dco_DMX32}		33.69		MHz
	Р	and DMX32 = 1	High range (DRS=10)			50.48		
6	D	Resolution of trimmed DCO output frequency at fixed voltage and temperature (using FTRIM)		$\Delta f_{dco_res_t}$	_	±0.1	±0.2	%f _{dco}
7	D	Resolution of trimmed DCC voltage and temperature (n		$\Delta f_{dco_res_t}$	_	±0.2	±0.4	%f _{dco}
8	D	Total deviation of trimmed Devoltage and temperature	OCO output frequency over	Δf_{dco_t}	_	0.5 -1.0	±2	%f _{dco}
9	D	Total deviation of trimmed E fixed voltage and temperati		Δf_{dco_t}	_	±0.5	±1	%f _{dco}
10	D	FLL acquisition time ³		t _{fll_acquire}		_	1	ms
11	D	PLL acquisition time ⁴		t _{pll_acquire}		_	1	ms
12	D	Long term jitter of DCO output clock (averaged over 2ms interval) ⁵		C _{Jitter}	_	0.02	0.2	%f _{dco}
13	D			f _{vco}	7.0	_	55.0	MHz
16	D	Jitter of PLL output clock m	neasured over 625 ns ⁶	f _{pll_jitter_625ns}	_	0.566 ⁶	_	%f _{pll}
17	D	Lock entry frequency tolera	ance ⁷	D _{lock}	±1.49	_	±2.98	%

Table 16. MCG Frequency Specifications (continued)(Temperature Range = -40 to 105 °C Ambient)

Num	С	Rating	Symbol	Min	Typical ¹	Max	Unit
18	D	Lock exit frequency tolerance 8	D _{unl}	±4.47	_	±5.97	%
19	D	Lock time — FLL	t _{fll_lock}	_		t _{fll_acquire+} 1075(1/ ^f int_t)	s
20	D	Lock time — PLL	t _{pll_lock}	_	_	t _{pll_acquire+} 1075(1/ ^f pll_ref)	s
21	D	Loss of external clock minimum frequency — RANGE = 0	f _{loc_low}	$(3/5) \times f_{int}$			kHz

Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.

- ⁴ This specification applies when the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{BUS}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.
- 6 625 ns represents 5 time quanta for CAN applications, under worst case conditions of 8 MHz CAN bus clock, 1 Mbps CAN bus speed, and 8 time quanta per bit for bit time settings. 5 time quanta is the minimum time between a synchronization edge and the sample point of a bit using 8 time quanta per bit.
- Below D_{lock} minimum, the MCG enters lock. Above D_{lock} maximum, the MCG will not enter lock. But if the MCG is already in lock, then the MCG may stay in lock.
- Below D_{unl} minimum, the MCG will not exit lock if already in lock. Above D_{unl} maximum, the MCG is guaranteed to exit lock.

2.11 AC Characteristics

This section describes ac timing characteristics for each peripheral system.

² The resulting bus clock frequency must not exceed the maximum specified bus clock frequency of the device.

This specification applies when the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

2.11.1 Control Timing

Table 17. Control Timing

Num	С	Parameter	Symbol	Min	Typical ¹	Max	Unit
1	D	Bus frequency (t _{cyc} = 1/f _{Bus})	f _{Bus}	dc	_	24	MHz
2	D	Internal low-power oscillator period	t _{LPO}	800	_	1500	μS
3	D	External reset pulse width ² $(t_{cyc} = 1/f_{Self_reset})$	t _{extrst}	100	_		ns
4	D	Reset low drive	t _{rstdrv}	$66 \times t_{cyc}$	_	_	ns
5	D	Active background debug mode latch setup time	t _{MSSU}	500	_	_	ns
6	D	Active background debug mode latch hold time	t _{MSH}	100	_	_	ns
7	D	IRQ pulse width Asynchronous path ² Synchronous path ³	t _{ILIH,} t _{IHIL}	100 1.5 × t _{cyc}	_	_	ns
8	D	KBIPx pulse width Asynchronous path ² Synchronous path ³	t _{ILIH,} t _{IHIL}	100 1.5 × t _{cyc}	_	_	ns
9	D	Port rise and fall time (load = 50 pF) ⁴ Slew rate control disabled (PTxSE = 0), Low Drive Slew rate control enabled (PTxSE = 1), Low Drive Slew rate control disabled (PTxSE = 0), Low Drive Slew rate control enabled (PTxSE = 1), Low Drive	t _{Rise} , t _{Fall}	_ _ _ _	11 35 40 75	_	ns

Typical values are based on characterization data at $V_{DD} = 5.0 \text{ V}$, 25 °C unless otherwise stated.

 $^{^4}$ Timing is shown with respect to 20% $\rm V_{DD}$ and 80% $\rm V_{DD}$ levels. Temperature range –40 $^{\circ}C$ to 105 $^{\circ}C$.




Figure 10. IRQ/KBIPx Timing

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.4

² This is the shortest pulse that is guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.

³ This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

2.11.2 Timer (TPM/FTM) Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

NUM	С	Function	Symbol	Min	Max	Unit
1	_	External clock frequency	f _{TPMext}	DC	f _{Bus} /4	MHz
2	_	External clock period	t _{TPMext}	4	_	t _{cyc}
3	D	External clock high time	t _{clkh}	1.5	_	t _{cyc}
4	D	External clock low time	t _{clkl}	1.5	_	t _{cyc}
5	D	Input capture pulse width	t _{ICPW}	1.5	_	t _{cyc}

Table 18. TPM/FTM Input Timing




Figure 11. Timer External Clock




Figure 12. Timer Input Capture Pulse

2.11.3 MSCAN

Table 19. MSCAN Wake-Up Pulse Characteristics

Num	С	Parameter	Symbol	Min	Typical ¹	Max	Unit
1	D	MSCAN wake-up dominant pulse filtered	t _{WUP}	_	_	2	μS
2	D	MSCAN wake-up dominant pulse pass	t _{WUP}	5	_	5	μS


¹ Typical values are based on characterization data at V_{DD} = 5.0 V, 25 °C unless otherwise stated.

2.12 SPI Characteristics

Table 20 and Figure 13 through Figure 16 describe the timing requirements for the SPI system.

Table 20. SPI Timing


No.	С	Function	Symbol	Min	Max	Unit
_	D	Operating frequency Master Slave	f _{op}	f _{Bus} /2048 0	f _{Bus} /2 f _{Bus} /4	Hz
1	D	SPSCK period Master Slave	t _{SPSCK}	2 4	2048 —	t _{cyc} t _{cyc}
2	D	Enable lead time Master Slave	t _{Lead}	1/2 1		t _{SPSCK}
3	D	Enable lag time Master Slave	t _{Lag}	1/2 1		t _{SPSCK} t _{cyc}
4	D	Clock (SPSCK) high or low time Master Slave	twspsck	t _{cyc} – 30 t _{cyc} – 30	1024 t _{cyc}	ns ns
5	D	Data setup time (inputs) Master Slave	t _{SU}	15 15		ns ns
6	D	Data hold time (inputs) Master Slave	t _{HI}	0 25		ns ns
7	D	Slave access time	t _a	_	1	t _{cyc}
8	D	Slave MISO disable time	t _{dis}	_	1	t _{cyc}
9	D	Data valid (after SPSCK edge) Master Slave	t _v	_	25 25	ns ns
10	D	Data hold time (outputs) Master Slave	t _{HO}	0 0		ns ns
11	D	Rise time Input Output	t _{RI} t _{RO}	_	t _{cyc} – 25 25	ns ns
12	D	Fall time Input Output	t _{FI}		t _{cyc} – 25 25	ns ns



NOTES:

- 1. \overline{SS} output mode (DDS7 = 1, SSOE = 1).
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 13. SPI Master Timing (CPHA = 0)




NOTES:

- 1. \overline{SS} output mode (DDS7 = 1, SSOE = 1).
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 14. SPI Master Timing (CPHA =1)


MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.4

Electrical Characteristics



1. Not defined but normally MSB of character just received

Figure 15. SPI Slave Timing (CPHA = 0)



1. Not defined but normally LSB of character just received

Figure 16. SPI Slave Timing (CPHA = 1)

2.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the Flash memory.

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see Chapter 4, "Memory."

Num	С	Characteristic	Symbol	Min	Typical ¹	Max	Unit
1	_	Supply voltage for program/erase	V _{prog/erase}	2.7	_	5.5	V
2		Supply voltage for read operation	V _{Read}	2.7	_	5.5	V
3	_	Internal FCLK frequency ²	f _{FCLK}	150	_	200	kHz
4	_	Internal FCLK period (1/FCLK)	t _{Fcyc}	t _{Fcyc} 5 — 6.67		μS	
5	_	Byte program time (random location) ²	t _{prog}	9		t _{Fcyc}	
6		Byte program time (burst mode) ²	t _{Burst}	4		t _{Fcyc}	
7	_	Page erase time ³	t _{Page}		4000		t _{Fcyc}
8	_	Mass erase time ²	t _{Mass}	20,000		t _{Fcyc}	
9	С	Program/erase endurance ⁴ T_L to T_H = -40 °C to 105 °C T = 25 °C	_	10,000 — — — — 100,000 —		_ _	cycles
10	С	Data retention ⁵	t _{D_ret}	15 100 —		years	

Table 21. Flash Characteristics

2.14 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

2.14.1 Radiated Emissions

Microcontroller radiated RF emissions are measured from 150 kHz to 1 GHz using the TEM/GTEM Cell method in accordance with the IEC 61967-2 and SAE J1752/3 standards. The measurement is performed with the microcontroller installed on a custom EMC evaluation board while running specialized EMC test software. The radiated emissions from the microcontroller are measured in a TEM cell in two package orientations (North and East). For more detailed information concerning the evaluation results, conditions and setup, please refer to the EMC Evaluation Report for this device.

MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.4

Typical values are based on characterization data at V_{DD} = 5.0 V, 25 °C unless otherwise stated.

² The frequency of this clock is controlled by a software setting.


These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

Typical endurance for flash was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale Semiconductor defines typical endurance, please refer to Engineering Bulletin EB619/D, Typical Endurance for Nonvolatile Memory.


Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale Semiconductor defines typical data retention, please refer to Engineering Bulletin EB618/D, Typical Data Retention for Nonvolatile Memory.

3 Mechanical Outline Drawings

3.1 80-Pin LQFP Package



MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.4



200	free				
		semic	onducto	r	
CALE SEMIC				TS RESERV	
C VERSIONS	ARE UNCON	ITROLLED	EXCEPT	WHEN ACC	•

Semiconductor

© FREESCALE SEMICONDUCTOR. INC. ALL RIGHTS RESERVED.
ECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED
JIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY. PRINTED
RSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED

MECHANICAL OUTLINES DICTIONARY

DO NOT SCALE THIS DRAWING

DOCUMENT	NO: 98ARL10530D
PAGE:	1418
REV:	С

NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.

4. DIMENSIONS TO BE DETERMINED AT SEATING PLANE C.

THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN 0.08 mm AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07 mm.

6. THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 mm PER SIDE. THIS DIMENSION IS MAXIMUM PLASTIC BODY SIZE DIMENSION INCLUDING MOLD MISMATCH.

/7. EXACT SHAPE OF EACH CORNER IS OPTIONAL.


/8. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1 mm AND 0.25 mm FROM THE LEAD TIP.

14 X 14 X 1.4 PKG, 0.65 PITCH, CASE OUTLINE CASE NUMBER: 1418-01


STANDARD: NON-JEDEC

PACKAGE CODE: 8245 | SHEET: 3 OF 4

3.2 64-Pin LQFP Package



Mechanical Outline Drawings



MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.4

* freescale *
nemiconductor
© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.
ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED
DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY, PRINTED
VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED
COPY" IN RED.

MECHANICAL	OUTLINES
DICTIONARY	

DOCUMENT NO: 98ASS23234W PAGE: 840F REV: F

DO NOT SCALE THIS DRAWING

NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.



 $\overline{/4}$ dimensions to be determined at seating plane c.

THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN 0.08 mm AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07 mm.


6 THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0. 25 mm PER SIDE. THIS DIMENSION IS MAXIMUM PLASTIC BODY SIZE DIMENSION INCLUDING MOLD MISMATCH.

/ EXACT SHAPE OF EACH CORNER IS OPTIONAL.


THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN O. 1 mm AND O. 25 mm FROM THE LEAD TIP.

TITLE: 64LD LQFP, 10 X 10 X 1.4 PKG, 0.5 PITCH, CASE OUTLINE CASE NUMBER: 840F-02 STANDARD: JEDEC MS-026 BCD PACKAGE CODE: 8426 SHEET:

3.3 64-Pin QFP Package



Mechanical Outline Drawings



Mechanical Outline Drawings

	MECHANICAL OUTLINES DICTIONARY	DOCUMENT NO: 98ASB42844B	
FREESCALE SENICONDUCTOR, INC. ALL RIGHTS RESERVED.		PAGE: 840B	
ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY, PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.	DO NOT SCALE THIS DRAWING	REV: B	

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETER.

2. C	CONTROLLING DIMENSION: MILLIMETER.
	DATUM PLANE —H— IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
4. D	DATUMS A-B AND -D- TO BE DETERMINED AT DATUM PLANE -H
<u> </u>	DIMENSIONS TO BE DETERMINED AT SEATING PLANE -C
	DIMENSIONS DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PER SIDE. DIMENSIONS DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE —H—.
(DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDICTION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.

TITLE: CASE NUMBER: 840B-01

64LD QFP (14 X 14)

5TANDARD: NON-JEDEC

PACKAGE CODE: 6057 SHEET: 3 0F 4

4 Revision History

Table 22. Revision History

Revision	Description
1	Initial published
2	Updated ADC channels, Item 1, 4-5 on Table 2.10
3	Completed all the TBDs. Changed RTC to RTI in Figure 1. Corrected the block diagram. Changed V_{DDAD} to V_{DDA} , V_{SSAD} to V_{SSA} . Added charge device model data and removed machine data in Table 8. Updated the specifications of V_{LVDH} , V_{LVDL} , V_{LVWH} and V_{LVWL} in Table 10. Updated $S2I_{DD}$, $S3I_{DD}$ in Table 11. Added C column in Table 14. Updated f_{dco_DMX32} in Table 16.
4	Corrected the expansion of SPI to serial peripheral interface.

How to Reach Us:

Home Page:

www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 10 5879 8000
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or +1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2008-2009. All rights reserved.

MCF51AC256 Rev.4 9/2009