# MC9S08PA4 Data Sheet

#### Supports: MC9S08PA4(A) Key features

- 8-Bit S08 central processor unit (CPU)
  - Up to 20 MHz bus at 2.7 V to 5.5 V across operating temperature range
  - Supporting up to 40 interrupt/reset sources
  - Supporting up to four-level nested interrupt
  - On-chip memory
  - Up to 4 KB flash read/program/erase over full operating voltage and temperature
  - Up to 128 byte EEPROM; 2-byte erase sector; program and erase while executing flash
  - Up to 512 byte random-access memory (RAM)
  - Flash and RAM access protection
- · Power-saving modes
  - One low-power stop mode; reduced power wait mode
  - Peripheral clock enable register can disable clocks to unused modules, reducing currents; allows clocks to remain enabled to specific peripherals in stop3 mode
- Clocks
  - Oscillator (XOSC) loop-controlled Pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 39.0625 kHz or 4 MHz to 20 MHz
  - Internal clock source (ICS) containing a frequencylocked-loop (FLL) controlled by internal or external reference; precision trimming of internal reference allowing 1% deviation across temperature range of 0 °C to 70 °C and 2% deviation across whole operating temperature range; up to 20 MHz
- System protection
  - Watchdog with independent clock source
  - Low-voltage detection with reset or interrupt; selectable trip points
  - Illegal opcode detection with reset
  - Illegal address detection with reset

- Development support
  - Single-wire background debug interface
  - Breakpoint capability to allow three breakpoints setting during in-circuit debugging

MC9S08PA4

- On-chip in-circuit emulator (ICE) debug module containing two comparators and nine trigger modes
- Peripherals
  - ACMP one analog comparator with both positive and negative inputs; separately selectable interrupt on rising and falling comparator output; filtering
  - ADC 8-channel, 12-bit resolution; 2.5 μs conversion time; data buffers with optional watermark; automatic compare function; internal bandgap reference channel; operation in stop mode; optional hardware trigger
  - FTM Three 2-channel flex timer modulators modules; 16-bit counter; each channel can be configured for input capture, output compare, edgeor center-aligned PWM mode
  - RTC 16-bit real timer counter (RTC)
  - SCI one serial communication interface (SCI/ UART) modules optional 13-bit break; full duplex non-return to zero (NRZ); LIN extension support
- Input/Output
  - Up to 18 GPIOs including one output-only pin
  - One 8-bit keyboard interrupt module (KBI)
  - Two, ultra-high current sink pins supporting 20 mA source/sink current
- Package options
  - 20-pin SOIC
  - 20-pin TSSOP
  - 16-pin TSSOP
  - 8-pin DFN
  - 8-pin SOIC

NXP reserves the right to change the production detail specifications as may be required to permit improvements in the design of its products.



# **Table of Contents**

1	Orde	ering part	
	1.1	Determi	ning valid orderable parts
2	Part	identific	ation
	2.1	Descrip	tion3
	2.2	Format.	
	2.3	Fields	
	2.4	Exampl	e
3	Para	meter Cl	assification4
4	Rati	ngs	
	4.1	Therma	l handling ratings
	4.2	Moistur	e handling ratings
	4.3	ESD ha	ndling ratings
	4.4	Voltage	and current operating ratings
5	Gen	eral	
	5.1	Nonswi	tching electrical specifications7
		5.1.1	DC characteristics
		5.1.2	Supply current characteristics
		5.1.3	EMC performance14

	5.2	Switchi	ng specifications15
		5.2.1	Control timing
		5.2.2	Debug trace timing specifications16
		5.2.3	FTM module timing17
	5.3	Therma	ll specifications
		5.3.1	Thermal characteristics
6	Perij	pheral of	perating requirements and behaviors
	6.1	Externa	l oscillator (XOSC) and ICS characteristics
	6.2	NVM s	pecifications
	6.3	Analog	
		6.3.1	ADC characteristics
		6.3.2	Analog comparator (ACMP) electricals24
7	Dim	ensions.	
	7.1	Obtaini	ng package dimensions25
8	Pino	ut	
	8.1	Signal	multiplexing and pin assignments
	8.2	Device	pin assignment
9	Revi	ision his	tory

# 1 Ordering parts

## 1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to nxp.com and perform a part number search for the following device numbers: PA4.

# 2 Part identification

## 2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

## 2.2 Format

Part numbers for this device have the following format:

MC 9 S08 PA AA (V) B CC

## 2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
MC	Qualification status	MC = fully qualified, general market flow
9	Memory	• 9 = flash based
S08	Core	• S08 = 8-bit CPU
PA	Device family	• PA
AA	Approximate flash size in KB	• 4 = 4 KB
(V)	Mask set version	<ul> <li>(blank) = Any version<sup>1</sup></li> <li>A = Rev. 2 or later version, this is recommended for new design<sup>1</sup></li> </ul>

**Parameter Classification** 

Field	Description	Values
В	Operating temperature range (°C)	<ul> <li>M = -40 to 125</li> <li>V = -40 to 105</li> </ul>
СС	Package designator	<ul> <li>WJ = 20-SOIC</li> <li>TJ = 20-TSSOP</li> <li>TG = 16-TSSOP</li> <li>DC = 8-DFN</li> <li>SC = 8-SOIC</li> </ul>

1. From June 1, 2017, (blank) and A share the same mask set version.

### 2.4 Example

This is an example part number:

MC9S08PA4AVWJ

## **3** Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

#### Table 1. Parameter Classifications

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

#### NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

# 4 Ratings

## 4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	-55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free	—	260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.

2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

## 4.2 Moisture handling ratings

Symbo	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level		3	—	1

1. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

## 4.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>HBM</sub>	Electrostatic discharge voltage, human body model	-6000	+6000	V	1
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I <sub>LAT</sub>	Latch-up current at ambient temperature of 125°C	-100	+100	mA	3

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.

2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

- 3. Determined according to JEDEC Standard JESD78D, IC Latch-up Test.
  - Test was performed at 125 °C case temperature (Class II).
  - I/O pins pass +100/-100 mA I-test with I<sub>DD</sub> current limit at 200 mA.
  - I/O pins pass +20/-100 mA I-test with I<sub>DD</sub> current limit at 1000mA.
  - Supply groups pass 1.5 Vccmax.
  - RESET pin was only tested with negative I-test due to product conditioning requirement.

## 4.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in below table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this document.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pullup resistor associated with the pin is enabled.

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	Supply voltage	-0.3	6.0	V
I <sub>DD</sub>	Maximum current into V <sub>DD</sub>	—	120	mA
V <sub>DIO</sub>	Digital input voltage (except RESET, EXTAL, XTAL, or true open drain pin PTB0)	-0.3	V <sub>DD</sub> + 0.3	V
	Digital input voltage (true open drain pin PTB0)	-0.3	6	V
V <sub>AIO</sub>	Analog <sup>1</sup> , RESET, EXTAL, and XTAL input voltage	-0.3	V <sub>DD</sub> + 0.3	V
I <sub>D</sub>	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
V <sub>DDA</sub>	Analog supply voltage	V <sub>DD</sub> – 0.3	V <sub>DD</sub> + 0.3	V

1. All digital I/O pins, except open-drain pin PTB0, are internally clamped to V<sub>SS</sub> and V<sub>DD</sub>. PTB0 is only clamped to V<sub>SS</sub>.

# 5 General

## 5.1 Nonswitching electrical specifications

## 5.1.1 DC characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Symbol	С	Descriptions			Min	Typical <sup>1</sup>	Max	Unit		
_	_	Oper	rating voltage	—	2.7	_	5.5	V		
V <sub>OH</sub>	С	Output high voltage	All I/O pins, standard- drive strength	5 V, I <sub>load</sub> = -5 mA	V <sub>DD</sub> - 0.8		—	V		
	С			3 V, I <sub>load</sub> = -2.5 mA	V <sub>DD</sub> - 0.8		—	V		
	С		High current drive pins, high-drive	5 V, I <sub>load</sub> = -20 mA	V <sub>DD</sub> - 0.8		—	V		
	С		strength <sup>2</sup>	3 V, I <sub>load</sub> = -10 mA	V <sub>DD</sub> - 0.8		—	V		
I <sub>OHT</sub>	D	Output high	Max total I <sub>OH</sub> for all	5 V	_	_	-100	mA		
		current	ports	3 V	_	_	-50			
V <sub>OL</sub>	С	Output low voltage	All I/O pins, standard- drive strength	5 V, I <sub>load</sub> = 5 mA			0.8	V		
	С			3 V, I <sub>load</sub> = 2.5 mA			0.8	V		
	С		High current drive pins, high-drive	5 V, I <sub>load</sub> =20 mA		_	0.8	V		
	С		strength <sup>2</sup>	3 V, I <sub>load</sub> = 10 mA			0.8	V		
I <sub>OLT</sub>	D	D		Output low Max total I <sub>OL</sub> for al	Max total I <sub>OL</sub> for all	5 V	_		100	mA
		current	ports	3 V	_		50			
V <sub>IH</sub>	Р	Input high	All digital inputs	V <sub>DD</sub> >4.5V	$0.70 \times V_{DD}$	_	—	V		
	С	voltage		V <sub>DD</sub> >2.7V	$0.75 \times V_{DD}$	_	—			
VIL	Р	Input low	All digital inputs	V <sub>DD</sub> >4.5V	_		$0.30 \times V_{DD}$	V		
	С	voltage		V <sub>DD</sub> >2.7V		—	$0.35 \times V_{DD}$	1		
V <sub>hys</sub>	С	Input hysteresis	All digital inputs	—	$0.06 \times V_{DD}$	—	-	mV		
I <sub>In</sub>	Р	Input leakage current	All input only pins (per pin)	$V_{IN} = V_{DD}$ or $V_{SS}$		0.1	1	μA		

#### Table 2. DC characteristics

Symbol	С		Descriptions		Min	Typical <sup>1</sup>	Мах	Unit
ll <sub>oz</sub> l	Р	Hi-Z (off- state) leakage current	All input/output (per pin)	$V_{IN} = V_{DD}$ or $V_{SS}$	_	0.1	1	μA
ll <sub>oztot</sub> i	С	Total leakage combined for all inputs and Hi-Z pins	All input only and I/O	$V_{IN} = V_{DD}$ or $V_{SS}$	_	_	2	μA
R <sub>PU</sub>	Р	Pullup resistors			30.0	_	50.0	kΩ
R <sub>PU</sub> <sup>3</sup>	Р	Pullup resistors	PTB0 pin	_	30.0		60.0	kΩ
I <sub>IC</sub>	D	DC injection	Single pin limit	$V_{\rm IN} < V_{\rm SS},$	-0.2	—	2	mA
		current <sup>4, 5, 6</sup>	Total MCU limit, includes sum of all stressed pins	V <sub>IN</sub> > V <sub>DD</sub>	-5	_	25	
C <sub>In</sub>	С	Input capacitance, all pins		—	_	—	7	pF
V <sub>RAM</sub>	С	RAM re	etention voltage	_	2.0	—		V

Table 2. DC characteristics (continued)

1. Typical values are measured at 25 °C. Characterized, not tested.

- 2. Only PTB4, PTB5 support ultra high current output.
- 3. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
- 4. All functional non-supply pins, except for PTB0, are internally clamped to V<sub>SS</sub> and V<sub>DD</sub>.
- 5. Input must be current-limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the large one.
- 6. Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If the positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is higher than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure that external V<sub>DD</sub> load will shunt current higher than maximum injection current when the MCU is not consuming power, such as no system clock is present, or clock rate is very low (which would reduce overall power consumption).

Symbol	С	Descrip	Description		Тур	Max	Unit
V <sub>POR</sub>	D	POR re-arm	voltage <sup>1, 2</sup>	1.5	1.75	2.0	V
V <sub>LVDH</sub>	С	Falling low-voltage detect threshold - high range (LVDV = $1$ ) <sup>3</sup>		4.2	4.3	4.4	V
V <sub>LVW1H</sub>	С	voltage	_evel 1 falling (LVWV = 00)	4.3	4.4	4.5	V
V <sub>LVW2H</sub>	С		_evel 2 falling (LVWV = 01)	4.5	4.5	4.6	V
V <sub>LVW3H</sub>	С		_evel 3 falling (LVWV = 10)	4.6	4.6	4.7	V
V <sub>LVW4H</sub>	С		_evel 4 falling (LVWV = 11)	4.7	4.7	4.8	V
V <sub>HYSH</sub>	С		High range low-voltage detect/warning hysteresis		100	—	mV

Table 3. LVD and POR Specification

Symbol	С	Descriptio	on	Min	Тур	Мах	Unit
V <sub>LVDL</sub>	С		Falling low-voltage detect hreshold - low range (LVDV = 0)		2.61	2.66	V
V <sub>LVDW1L</sub>	С	voltage (LV	rel 1 falling /WV = 00)	2.62	2.7	2.78	V
V <sub>LVDW2L</sub>	С		el 2 falling /WV = 01)	2.72	2.8	2.88	V
V <sub>LVDW3L</sub>	С	Lev	el 3 falling /WV = 10)	2.82	2.9	2.98	V
V <sub>LVDW4L</sub>	С		el 4 falling /WV = 11)	2.92	3.0	3.08	V
V <sub>HYSDL</sub>	С		Low range low-voltage detect hysteresis		40	_	mV
V <sub>HYSWL</sub>	С		Low range low-voltage warning hysteresis		80		mV
V <sub>BG</sub>	Р	Buffered bandgap	output <sup>4</sup>	1.14	1.16	1.18	V

Table 3. LVD and POR Specification (continued)

1. Maximum is highest voltage that POR is guaranteed.

2. POR ramp time must be longer than 20us/V to get a stable startup.

- 3. Rising thresholds are falling threshold + hysteresis.
- 4. Voltage factory trimmed at  $V_{DD} = 5.0 \text{ V}$ , Temp = 25 °C



Figure 1. Typical  $I_{OH}$  Vs.  $V_{DD}$ - $V_{OH}$  (standard drive strength) ( $V_{DD}$  = 5 V)



Figure 2. Typical  $I_{OH}$  Vs.  $V_{DD}$ - $V_{OH}$  (standard drive strength) ( $V_{DD}$  = 3 V)



Figure 3. Typical I<sub>OH</sub> Vs.  $V_{DD}$ - $V_{OH}$  (high drive strength) ( $V_{DD}$  = 5 V)

#### Nonswitching electrical specifications



Figure 4. Typical  $I_{OH}$  Vs.  $V_{DD}$ - $V_{OH}$  (high drive strength) ( $V_{DD}$  = 3 V)



Figure 5. Typical I<sub>OL</sub> Vs. V<sub>OL</sub> (standard drive strength) (V<sub>DD</sub> = 5 V)



Figure 6. Typical  $I_{OL}$  Vs.  $V_{OL}$  (standard drive strength) ( $V_{DD}$  = 3 V)



Figure 7. Typical  $I_{OL}$  Vs.  $V_{OL}$  (high drive strength) ( $V_{DD}$  = 5 V)



Figure 8. Typical  $I_{OL}$  Vs.  $V_{OL}$  (high drive strength) ( $V_{DD}$  = 3 V)

### 5.1.2 Supply current characteristics

This section includes information about power supply current in various operating modes.

Num	С	Parameter	Symbol	Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max	Unit
1	С	Run supply current FEI mode,	RI <sub>DD</sub>	20 MHz	5	5.43	_	mA
	С	all modules on; run from flash		10 MHz		3.46	—	
				1 MHz		1.71	_	$\neg$
	С		20 MHz 3	3	5.35	_		
	С			10 MHz		3.45	—	
				1 MHz		1.69	_	]
2	С	Run supply current FEI mode,	RI <sub>DD</sub>	20 MHz	5	4.51	_	mA
	С	all modules off and gated; run from flash	-	10 MHz		3.01	—	
					1 MHz		1.68	_
	С			20 MHz	3	4.47	_	
	С			10 MHz		2.99	—	
				1 MHz		1.65	—	
3	Р	Run supply current FBE	RI <sub>DD</sub>	20 MHz	5	5.31	7.41	mA
	С	C mode, all modules on; run 10 MHz 10 MHz	1	3.17	—			
				1 MHz		1.25	—	$\neg$
	С	]		20 MHz	3	5.29	—	

Table 4. Supply current characteristics in operating temperature range

Num	С	Parameter	Symbol	Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max	Unit
	С			10 MHz		3.17	_	
				1 MHz		1.24	_	
4	Р	Run supply current FBE	RI <sub>DD</sub>	20 MHz	5	4.39	6.59	mA
	С	mode, all modules off and gated; run from RAM		10 MHz		2.71	_	
		gated, full from FAM		1 MHz		1.21	_	
	С			20 MHz	3	4.39	_	
	С			10 MHz	-	2.71	_	
				1 MHz		1.20	_	
5	С	Wait mode current FEI mode,	WI <sub>DD</sub>	20 MHz	5	3.62	—	mA
	С	all modules on		10 MHz		2.27	_	
				1 MHz		1.11	—	
	С			20 MHz	3	3.61	—	
				10 MHz		2.31	—	
				1 MHz		1.10	—	
6	С	Stop3 mode supply current	S3I <sub>DD</sub>	—	5	5.4	—	μΑ
	С	no clocks active (except 1 kHz LPO clock) <sup>2, 3</sup>			3	1.40	_	
7	С	ADC adder to stop3	—	—	5	96.0	—	μA
	С	ADLPC = 1	_	—	3	88.3	—	
		ADLSMP = 1						
		ADCO = 1						
		MODE = 10B						
		ADICLK = 11B						
8	С	LVD adder to stop3 <sup>4</sup>	_	_	5	129		μA
	С				3	126	_	1

Table 4. Supply current characteristics in operating temperature range (continue
--

1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.

2. RTC adder cause <1  $\mu$ A I<sub>DD</sub> increase typically, RTC clock source is 1 kHz LPO clock.

3. ACMP adder cause <10  $\mu$ A I<sub>DD</sub> increase typically.

4. LVD is periodically woken up from stop3 by 5% duty cycle. The period is equal to or less than 2 ms.

## 5.1.3 EMC performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult NXP applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

## 5.1.3.1 EMC radiated emissions operating behaviors

#### Table 5. EMC radiated emissions operating behaviors for 20-pin SOIC package

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V <sub>RE1</sub>	Radiated emissions voltage, band 1	0.15–50	7	dBµV	1, 2
V <sub>RE2</sub>	Radiated emissions voltage, band 2	50–150	9	dBµV	
V <sub>RE3</sub>	Radiated emissions voltage, band 3	150–500	8	dBµV	
V <sub>RE4</sub>	Radiated emissions voltage, band 4	500–1000	5	dBµV	
V <sub>RE_IEC</sub>	IEC level	0.15–1000	Ν	_	2, 3

- Determined according to IEC Standard 61967-1, Integrated Circuits Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions – TEM Cell and Wideband TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.
- 2.  $V_{DD}$  = 5.0 V,  $T_A$  = 25 °C,  $f_{OSC}$  = 10 MHz (crystal),  $f_{SYS}$  = 20 MHz,  $f_{BUS}$  = 20 MHz
- 3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions TEM Cell and Wideband TEM Cell Method

## 5.2 Switching specifications

### 5.2.1 Control timing

#### Table 6. Control timing

Num	С	Rating	1	Symbol	Min	Typical <sup>1</sup>	Мах	Unit
1	Р	Bus frequency ( $t_{cyc} = 1/f_{Bus}$ )	)	f <sub>Bus</sub>	DC	_	20	MHz
2	Р	Internal low power oscillato	r frequency	f <sub>LPO</sub>	0.67	1.0	1.25	KHz
3	D	External reset pulse width <sup>2</sup>		t <sub>extrst</sub>	1.5 × t <sub>cyc</sub>	_	_	ns
4	D	Reset low drive		t <sub>rstdrv</sub>	$34 \times t_{cyc}$			ns
5	D	BKGD/MS setup time after debug force reset to enter u	0 0	t <sub>MSSU</sub>	500	_	_	ns
6	D	BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes <sup>3</sup>		t <sub>MSH</sub>	100	_	_	ns
7	D	IRQ pulse width	Asynchronous path <sup>2</sup>	t <sub>ILIH</sub>	100	_	_	ns
	D	-	Synchronous path <sup>4</sup>	t <sub>IHIL</sub>	1.5 × t <sub>cyc</sub>	_	_	ns
8	D	Keyboard interrupt pulse width	Asynchronous path <sup>2</sup>	t <sub>ILIH</sub>	100	_	_	ns
	D	-	Synchronous path	t <sub>IHIL</sub>	$1.5 \times t_{cyc}$		_	ns
9	С	Port rise and fall time -	—	t <sub>Rise</sub>	_	10.2	_	ns
	С	standard drive strength (load = 50 pF) <sup>5</sup>		t <sub>Fall</sub>	_	9.5	_	ns

#### Switching specifications

Num	С	Rating		Symbol	Min	Typical <sup>1</sup>	Max	Unit
	С	Port rise and fall time -	—	t <sub>Rise</sub>		5.4	_	ns
	C high drive strength (load = 50 pF) <sup>5</sup>		t <sub>Fall</sub>		4.6		ns	

 Table 6. Control timing (continued)

1. Typical values are based on characterization data at  $V_{DD}$  = 5.0 V, 25 °C unless otherwise stated.

2. This is the shortest pulse that is guaranteed to be recognized as a reset pin request.

- To enter BDM mode following a POR, BKGD/MS must be held low during the powerup and for a hold time of t<sub>MSH</sub> after V<sub>DD</sub> rises above V<sub>LVD</sub>.
- 4. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.
- 5. Timing is shown with respect to 20%  $V_{\text{DD}}$  and 80%  $V_{\text{DD}}$  levels in operating temperature range.



Figure 10. IRQ/KBIPx timing

### 5.2.2 Debug trace timing specifications

Table 7. Debug trace operating behaviors

Symbol	Description	Min.	Max.	Unit
t <sub>cyc</sub>	Clock period	Frequency	dependent	MHz
t <sub>wl</sub>	Low pulse width	2	_	ns
t <sub>wh</sub>	High pulse width	2	—	ns
t <sub>r</sub>	Clock and data rise time	—	3	ns
t <sub>f</sub>	Clock and data fall time	—	3	ns
t <sub>s</sub>	Data setup	3	—	ns
t <sub>h</sub>	Data hold	2	—	ns

#### Switching specifications









#### 5.2.3 FTM module timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

No.	С	Function	Symbol	Min	Max	Unit
1	D	External clock frequency	f <sub>TCLK</sub>	0	f <sub>Bus</sub> /4	Hz
2	D	External clock period	t <sub>TCLK</sub>	4	_	t <sub>cyc</sub>
3	D	External clock high time	t <sub>clkh</sub>	1.5	_	t <sub>cyc</sub>
4	D	External clock low time	t <sub>clkl</sub>	1.5	_	t <sub>cyc</sub>
5	D	Input capture pulse width	t <sub>ICPW</sub>	1.5		t <sub>cyc</sub>

Table 8.FTM input timing



Figure 13. Timer external clock

MC9S08PA4 Data Sheet, Rev. 8, 08/2018



Figure 14. Timer input capture pulse

# 5.3 Thermal specifications

## 5.3.1 Thermal characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	T <sub>A</sub> <sup>1</sup>	T <sub>L</sub> to T <sub>H</sub> • -40 to 125 for MC9S08PA4Mxx parts • -40 to 105 for MC9S08PA4Vxx parts	°C
Junction temperature range	TJ	-40 to 150	°C
	Th	ermal resistance single-layer board	
20-pin SOIC	R <sub>0JA</sub>	82	°C/W
20-pin TSSOP	R <sub>0JA</sub>	115	°C/W
16-pin TSSOP	R <sub>θJA</sub>	130	°C/W
8-pin DFN	R <sub>0JA</sub>	170	°C/W
8-pin SOIC	R <sub>θJA</sub>	150	°C/W
	Т	hermal resistance four-layer board	ŀ
20-pin SOIC	R <sub>0JA</sub>	54	°C/W
20-pin TSSOP	R <sub>θJA</sub>	76	°C/W
16-pin TSSOP	R <sub>θJA</sub>	87	°C/W
8-pin DFN	R <sub>0JA</sub>	43	°C/W
8-pin SOIC	R <sub>0JA</sub>	87	°C/W

Table 9. Thermal characteristics

1. Maximum  $T_A$  can be exceeded only if the user ensures that  $T_J$  does not exceed the maximum. The simplest method to determine  $T_J$  is:  $T_J = T_A + R_{\theta JA} x$  chip power dissipation.

# 6 Peripheral operating requirements and behaviors

## 6.1 External oscillator (XOSC) and ICS characteristics

Table 10. XOSC and ICS specifications in operating temperature range

Num	С	с	haracteristic	Symbol	Min	Typical <sup>1</sup>	Мах	Unit
1	С	Oscillator	Low range (RANGE = 0)	f <sub>lo</sub>	31.25	32.768	39.0625	kHz
	С	crystal or resonator	High range (RANGE = 1) FEE or FBE mode <sup>2</sup>	f <sub>hi</sub>	4		20	MHz
	С		High range (RANGE = 1), high gain (HGO = 1), FBELP mode	f <sub>hi</sub>	4	_	20	MHz
	С		High range (RANGE = 1), low power (HGO = 0), FBELP mode	f <sub>hi</sub>	4		20	MHz
2	D	Lo	ad capacitors	C1, C2		See Note <sup>3</sup>		
3	D	Feedback resistor	Low Frequency, Low-Power Mode <sup>4</sup>	R <sub>F</sub>	_	—	—	MΩ
			Low Frequency, High-Gain Mode		_	10	_	MΩ
			High Frequency, Low- Power Mode		_	1	_	MΩ
			High Frequency, High-Gain Mode		_	1	_	MΩ
4	D	Series resistor -	Low-Power Mode <sup>4</sup>	R <sub>S</sub>		_	_	kΩ
		Low Frequency	High-Gain Mode			200	_	kΩ
5	D	Series resistor - High Frequency	Low-Power Mode <sup>4</sup>	R <sub>S</sub>	_		_	kΩ
	D	Series resistor -	4 MHz			0	_	kΩ
	D	High Frequency,	8 MHz			0	—	kΩ
	D	High-Gain Mode	16 MHz		—	0	_	kΩ
6	С	Crystal start-up	Low range, low power	t <sub>CSTL</sub>	_	1000		ms
	С	time Low range = 32.768 kHz	Low range, high power			800		ms
	С	crystal; High	High range, low power	t <sub>CSTH</sub>		3	—	ms
	С	range = 20 MHz crystal <sup>5</sup> , <sup>6</sup>	High range, high power		—	1.5		ms
7	Т	Internal re	eference start-up time	t <sub>IRST</sub>	—	20	50	μs
8	D	Square wave	FEE or FBE mode <sup>2</sup>	f <sub>extal</sub>	0.03125	_	5	MHz
	D	input clock frequency	FBELP mode		0		20	MHz

Num	С	C	Characteristic	Symbol	Min	Typical <sup>1</sup>	Max	Unit
9	Р	Average inter	nal reference frequency - trimmed	f <sub>int_t</sub>	—	31.25	—	kHz
10	Р	DCO output f	requency range - trimmed	f <sub>dco_t</sub>	16	—	20	MHz
11	Р	Total deviation of DCO output	Over full voltage and temperature range	$\Delta f_{dco_t}$	—	—	±2.0	%f <sub>dco</sub>
	С	from trimmed frequency <sup>5</sup>	Over fixed voltage and temperature range of 0 to 70 °C				±1.0	
12	С	FLL a	cquisition time <sup>5</sup> , <sup>7</sup>	t <sub>Acquire</sub>	_		2	ms
13	С	Long term jitter of DCO output clock (averaged over 2 ms interval) <sup>8</sup>		C <sub>Jitter</sub>	—	0.02	0.2	%f <sub>dco</sub>

#### Table 10. XOSC and ICS specifications in operating temperature range (continued)

- 1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
- When ICS is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.
- 3. See crystal or resonator manufacturer's recommendation.
- Load capacitors (C<sub>1</sub>,C<sub>2</sub>), feedback resistor (R<sub>F</sub>) and series resistor (R<sub>S</sub>) are incorporated internally when RANGE = HGO = 0.
- 5. This parameter is characterized and not tested on each device.
- 6. Proper PC board layout procedures must be followed to achieve specifications.
- 7. This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 8. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>Bus</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.





# 6.2 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash and EEPROM memories.

С	Characteristic	Symbol	Min <sup>1</sup>	Typical <sup>2</sup>	Max <sup>3</sup>	Unit <sup>4</sup>
D	Supply voltage for program/erase in the operating temperature range	V <sub>prog/erase</sub>	2.7	-	5.5	V
D	Supply voltage for read operation	V <sub>Read</sub>	2.7	_	5.5	V
D	NVM Bus frequency	f <sub>NVMBUS</sub>	1	—	25	MHz
D	NVM Operating frequency	f <sub>NVMOP</sub>	0.8	1	1.05	MHz
D	Erase Verify All Blocks	t <sub>VFYALL</sub>	_	_	17338	t <sub>cyc</sub>
D	Erase Verify Flash Block	t <sub>RD1BLK</sub>		_	16913	t <sub>cyc</sub>
D	Erase Verify EEPROM Block	t <sub>RD1BLK</sub>		_	810	t <sub>cyc</sub>
D	Erase Verify Flash Section	t <sub>RD1SEC</sub>		_	484	t <sub>cyc</sub>
D	Erase Verify EEPROM Section	t <sub>DRD1SEC</sub>		_	555	t <sub>cyc</sub>
D	Read Once	t <sub>RDONCE</sub>		_	450	t <sub>cyc</sub>
D	Program Flash (2 word)	t <sub>PGM2</sub>	0.12	0.12	0.29	ms
D	Program Flash (4 word)	t <sub>PGM4</sub>	0.20	0.21	0.46	ms
D	Program Once	<b>t</b> PGMONCE	0.20	0.21	0.21	ms
D	Program EEPROM (1 Byte)	t <sub>DPGM1</sub>	0.10	0.10	0.27	ms
D	Program EEPROM (2 Byte)	t <sub>DPGM2</sub>	0.17	0.18	0.43	ms
D	Program EEPROM (3 Byte)	t <sub>DPGM3</sub>	0.25	0.26	0.60	ms
D	Program EEPROM (4 Byte)	t <sub>DPGM4</sub>	0.32	0.33	0.77	ms
D	Erase All Blocks	t <sub>ERSALL</sub>	96.01	100.78	101.49	ms
D	Erase Flash Block	t <sub>ERSBLK</sub>	95.98	100.75	101.44	ms
D	Erase Flash Sector	t <sub>ERSPG</sub>	19.10	20.05	20.08	ms
D	Erase EEPROM Sector	t <sub>DERSPG</sub>	4.81	5.05	20.57	ms
D	Unsecure Flash	t <sub>UNSECU</sub>	96.01	100.78	101.48	ms
D	Verify Backdoor Access Key	t <sub>VFYKEY</sub>		_	464	t <sub>cyc</sub>
D	Set User Margin Level	t <sub>mloadu</sub>		_	407	t <sub>cyc</sub>
С	FLASH Program/erase endurance $T_L$ to $T_H$ in the operating temperature range	N <sub>FLPE</sub>	10 k	100 k		Cycles
С	EEPROM Program/erase endurance TL to TH in the operating temperature range	n <sub>FLPE</sub>	50 k	500 k		Cycles
С	Data retention at an average junction temperature of T <sub>Javg</sub> = 85°C after up to 10,000 program/erase cycles	t <sub>D_ret</sub>	15	100		years

Table 11. Flash characteristics

1. Minimum times are based on maximum  $f_{\text{NVMOP}}$  and maximum  $f_{\text{NVMBUS}}$ 

2. Typical times are based on typical  $f_{NVMOP}$  and maximum  $f_{NVMBUS}$ 

3. Maximum times are based on typical  $f_{\text{NVMOP}}$  and typical  $f_{\text{NVMBUS}}$  plus aging

4.  $t_{cyc} = 1 / f_{NVMBUS}$ 

Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply. For more detailed information about program/erase operations, see the Memory section.

# 6.3 Analog

## 6.3.1 ADC characteristics

Characteri stic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
Supply	Absolute	V <sub>DDA</sub>	2.7	—	5.5	V	—
voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> -V <sub>DDAD</sub> )	$\Delta V_{DDA}$	-100	0	+100	mV	
Ground voltage	Delta to $V_{SS} (V_{SS} - V_{SSA})^2$	ΔV <sub>SSA</sub>	-100	0	+100	mV	
Input voltage		V <sub>ADIN</sub>	V <sub>REFL</sub>	_	V <sub>REFH</sub>	V	
Input capacitance		C <sub>ADIN</sub>		4.5	5.5	pF	
Input resistance		R <sub>ADIN</sub>		3	5	kΩ	—
Analog source	<ul> <li>12-bit mode</li> <li>f<sub>ADCK</sub> &gt; 4 MHz</li> </ul>	R <sub>AS</sub>	_	_	2	kΩ	External to MCU
resistance	• f <sub>ADCK</sub> < 4 MHz			—	5		
	<ul> <li>10-bit mode</li> <li>f<sub>ADCK</sub> &gt; 4 MHz</li> </ul>		_	_	5		
	• f <sub>ADCK</sub> < 4 MHz		_	_	10		
	8-bit mode		_	—	10		
	(all valid f <sub>ADCK</sub> )						
ADC	High speed (ADLPC=0)	f <sub>ADCK</sub>	0.4	_	8.0	MHz	_
conversion clock frequency	Low power (ADLPC=1)	]	0.4	—	4.0		

1. Typical values assume  $V_{DDA} = 5.0 \text{ V}$ , Temp = 25°C,  $f_{ADCK}=1.0 \text{ MHz}$  unless otherwise stated. Typical values are for reference only and are not tested in production.

2. DC potential difference.



Figure 16. ADC input impedance equivalency diagram

Table 13.	12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ , $V_{REFL} = V_{SSA}$ )
-----------	--

Characteristic	Conditions	С	Symb	Min	Typ <sup>1</sup>	Max	Unit
Supply current		Т	I <sub>DDA</sub>	—	133	_	μA
ADLPC = 1							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I <sub>DDA</sub>	_	218	_	μA
ADLPC = 1							
ADLSMP = 0							
ADCO = 1							
Supply current		Т	I <sub>DDA</sub>	_	327	_	μA
ADLPC = 0							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I <sub>DDAD</sub>	_	582	990	μA
ADLPC = 0							
ADLSMP = 0							
ADCO = 1							
Supply current	Stop, reset, module off	Т	I <sub>DDA</sub>	-	0.011	1	μA
ADC asynchronous clock source	High speed (ADLPC = 0)	Р	f <sub>ADACK</sub>	2	3.3	5	MHz

#### Peripheral operating requirements and behaviors

Characteristic	Conditions	С	Symb	Min	Typ <sup>1</sup>	Мах	Unit
	Low power (ADLPC = 1)			1.25	2	3.3	
Conversion time (including sample	Short sample (ADLSMP = 0)	Т	t <sub>ADC</sub>	—	20	—	ADCK cycles
time)	Long sample (ADLSMP = 1)			—	40		
Sample time	Short sample (ADLSMP = 0)	Т	t <sub>ADS</sub>	—	3.5	—	ADCK cycles
	Long sample (ADLSMP = 1)			—	23.5	—	
Total unadjusted	12-bit mode	Т	E <sub>TUE</sub>		±5.0		LSB <sup>3</sup>
Error <sup>2</sup>	10-bit mode	Р			±1.5	±2.0	_
	8-bit mode	Р		—	±0.7	±1.0	
Differential Non-	12-bit mode	Т	DNL		±1.0	—	LSB <sup>3</sup>
Linearity	10-bit mode <sup>4</sup>	Р		—	±0.25	±0.5	
	8-bit mode <sup>4</sup>	Р			±0.15	±0.25	
Integral Non-Linearity	12-bit mode	Т	INL	—	±1.0	_	LSB <sup>3</sup>
	10-bit mode	Т			±0.3	±0.5	
	8-bit mode	Т		_	±0.15	±0.25	
Zero-scale error <sup>5</sup>	12-bit mode	С	E <sub>ZS</sub>	—	±2.0	_	LSB <sup>3</sup>
	10-bit mode	Р		—	±0.25	±1.0	7
	8-bit mode	Р			±0.65	±1.0	
Full-scale error <sup>6</sup>	12-bit mode	Т	E <sub>FS</sub>		±2.5	_	LSB <sup>3</sup>
	10-bit mode	Т			±0.5	±1.0	
	8-bit mode	Т			±0.5	±1.0	
Quantization error	≤12 bit modes	D	EQ		_	±0.5	LSB <sup>3</sup>
Input leakage error <sup>7</sup>	all modes	D	EIL		I <sub>In</sub> * R <sub>AS</sub>		mV
Temp sensor slope	-40°C– 25°C	D	m		3.266	_	mV/°C
	25°C– 125°C				3.638	_	
Temp sensor voltage	25°C	D	V <sub>TEMP25</sub>	_	1.396	_	V

#### Table 13. 12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ , $V_{REFL} = V_{SSA}$ ) (continued)

1. Typical values assume  $V_{DDA} = 5.0 \text{ V}$ , Temp = 25°C,  $f_{ADCK}=1.0 \text{ MHz}$  unless otherwise stated. Typical values are for reference only and are not tested in production.

2. Includes quantization.

- 3. 1 LSB =  $(V_{REFH} V_{REFL})/2^N$
- 4. Monotonicity and no-missing-codes guaranteed in 10-bit and 8-bit modes
- 5.  $V_{ADIN} = V_{SSA}$
- 6.  $V_{ADIN} = V_{DDA}$
- 7.  $I_{In}$  = leakage current (refer to DC characteristics)

#### 6.3.2 Analog comparator (ACMP) electricals Table 14. Comparator electrical specifications

С	Characteristic	Symbol	Min	Typical	Мах	Unit
D	Supply voltage	V <sub>DDA</sub>	2.7	—	5.5	V
Т	Supply current (Operation mode)	I <sub>DDA</sub>		10	20	μA
D	Analog input voltage	V <sub>AIN</sub>	V <sub>SS</sub> - 0.3		V <sub>DDA</sub>	V
Р	Analog input offset voltage	V <sub>AIO</sub>		—	40	mV
С	Analog comparator hysteresis (HYST=0)	V <sub>H</sub>	_	15	20	mV
С	Analog comparator hysteresis (HYST=1)	V <sub>H</sub>	_	20	30	mV
Т	Supply current (Off mode) I <sub>DDAOFF</sub>		—	60	_	nA
С	Propagation Delay	t <sub>D</sub>		0.4	1	μs

# 7 Dimensions

# 7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to nxp.com and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
8-pin DFN	98ASA00448D
8-pin SOIC	98ASB42564B
16-pin TSSOP	98ASH70247A
20-pin SOIC	98ASB42343B

# 8 Pinout

# 8.1 Signal multiplexing and pin assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

	Pin Number			Lowest Priority <> Highest					
20-SOIC/ TSSOP	16-TSSOP	8-DFN/SOIC	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4		
1	1	1	PTA5	IRQ	FTM1CH0	_	RESET		
2	2	2	PTA4	_	ACMPO	BKGD	MS		
3	3	3		_	—	_	V <sub>DD</sub>		
4	4	4	_	_	_	_	V <sub>SS</sub>		
5	5	—	PTB7	_	_	_	EXTAL		
6	6	—	PTB6	—	_	_	XTAL		
7	7	—	PTB5 <sup>1</sup>	_	FTM1CH1	_	—		
8	8	—	PTB4 <sup>1</sup>	_	FTM1CH0	_	—		
9	_	—	PTC3	_	—	_	—		
10	—	—	PTC2	_	_	_	—		
11	—	—	PTC1	_	_	_	—		
12	—	—	PTC0	_	_	_	—		
13	9	—	PTB3	KBI0P7	_	TCLK1	ADP7		
14	10	—	PTB2	KBI0P6	_	_	ADP6		
15	11	—	PTB1	KBI0P5	TxD0	_	ADP5		
16	12		PTB0 <sup>2</sup>	KBI0P4	RxD0	TCLK0	ADP4		
17	13	5	PTA3	KBI0P3	FTM0CH1	TxD0	ADP3		
18	14	6	PTA2	KBI0P2	FTM0CH0	RxD0	ADP2		
19	15	7	PTA1	KBI0P1	FTM0CH1	ACMP1	ADP1		
20	16	8	PTA0	KBI0P0	FTM0CH0	ACMP0	ADP0		

Table 15. Pin availability by package pin-count

1. This is a high current drive pin when operated as output.

2. This is a true open-drain pin when operated as output.

#### Note

When an alternative function is first enabled, it is possible to get a spurious edge to the module. User software must clear any associated flags before interrupts are enabled. The table above illustrates the priority if multiple modules are enabled. The highest priority module will have control over the pin. Selecting a higher priority pin function with a lower priority function already enabled can cause spurious edges to the lower priority module. Disable all modules that share a pin before enabling another module.

## 8.2 Device pin assignment

#### **Revision history**



Pins in **bold** are not available on less pin-count packages.



2. True open drain pins

#### Figure 17. MC9S08PA4 20-pin SOIC/TSSOP packages



Pins in **bold** are not available on less pin-count packages.

1. High source/sink current pins

2. True open drain pins

#### Figure 18. 16-pin TSSOP package





## 9 Revision history

The following table provides a revision history for this document.

Rev. No.	Date	Substantial Changes
2	12/2012	Initial public release
3	5/2014	<ul> <li>Renamed the low drive strength to standard drive strength.</li> <li>Updated V<sub>DIO</sub>.</li> <li>Added footnote on the S3I<sub>DD</sub></li> </ul>

Table continues on the next page...

#### MC9S08PA4 Data Sheet, Rev. 8, 08/2018

Rev. No.	Date	Substantial Changes
		<ul> <li>Updated EMC test conditions to be f<sub>OSC</sub> = 10 MHz and f<sub>SYS</sub> = 20 MHz</li> <li>Updated f<sub>int_t</sub></li> <li>Updated Flash characteristics</li> <li>Updated the rating descriptions for t<sub>Rise</sub> and t<sub>Fall</sub></li> <li>Updated footnote on t<sub>Acquire</sub></li> <li>Added new part of MC9S08PA4MTG with operating tempature range from -40 to 125 °C</li> <li>Updated I<sub>LAT</sub></li> </ul>
3.1	09/2014	Updated the part number format to add new field for new part numbers in Fields.
4	06/2015	<ul> <li>Corrected the Min. of the t<sub>extrst</sub> in Control timing</li> <li>Updated Thermal characteristics to add footnote to the T<sub>A</sub> and removed redundant information</li> </ul>
5	01/2017	Updated to add FTM2 module.
6	08/2017	Updated to add new package of 8-pin DFN.
7	12/2017	Updated to add new packages of 20-pin TSSOP and 8-pin SOIC.
8	08/2018	Add a note in Fields.

### Table 16. Revision history (continued)

#### How to Reach Us:

Home Page: nxp.com

Web Support: nxp.com/support Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, Freescale, the Freescale logo, and Kinetis are trademarks of NXP B.V. All other product or service names are the property of their respective owners. All rights reserved.

© 2011-2017 NXP B.V.

Document Number MC9S08PA4 Revision 8, 08/2018

