# Quad 3-State Noninverting Buffer with LSTTL Compatible Inputs

# **High-Performance Silicon-Gate CMOS**

The MC74HCT125A is identical in pinout to the LS125. The device inputs are compatible with standard CMOS and LSTTL outputs.

The MC74HCT125A noninverting buffer is designed to be used with 3-state memory address drivers, clock drivers, and other bus-oriented systems. The devices have four separate output enables that are active-low.

#### **Features**

- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the JEDEC Standard No. 7A Requirements
- Chip Complexity: 72 FETs or 18 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These are Pb–Free Devices

#### PIN ASSIGNMENT


0E1 [	1 ●		□ v <sub>cc</sub>
A1 [	2	13	] OE4
Y1 [	3	12	] A4
OE2	4	11	] Y4
A2 [	5	10	0E3
Y2 [	6	9	] A3
GND [	7	8	] Y3
			,

#### **FUNCTION TABLE**

HCT125A				
Inputs		Output		
Α	OE	Υ		
н	L	Н		
L	L	L		
Х	Н	Z		

#### **LOGIC DIAGRAM**

#### **Active-Low Output Enables**






#### ON Semiconductor®

http://onsemi.com

#### MARKING DIAGRAMS



SOIC-14 D SUFFIX CASE 751A





TSSOP-14 DT SUFFIX CASE 948G



A = Assembly Location

L, WL = Wafer Lot Y, YY = Year

W, WW = Work Week
G = Pb-Free Package
• Pb-Free Package

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.

#### **MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	- 0.5 to + 7.0	V
V <sub>in</sub>	DC Input Voltage (Referenced to GND)	$-0.5$ to $V_{CC} + 0.5$	V
V <sub>out</sub>	DC Output Voltage (Referenced to GND)	$-0.5$ to $V_{CC} + 0.5$	V
l <sub>in</sub>	DC Input Current, per Pin	± 20	mA
I <sub>out</sub>	DC Output Current, per Pin	± 35	mA
I <sub>CC</sub>	DC Supply Current, V <sub>CC</sub> and GND Pins	± 75	mA
P <sub>D</sub>	Power Dissipation in Still Air SOIC Package† TSSOP Package†	500 450	mW
T <sub>stg</sub>	Storage Temperature	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (SOIC or TSSOP Package)	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq$  ( $V_{in}$  or  $V_{out}$ )  $\leq$   $V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

†Derating — SOIC Package: – 7 mW/°C from 65° to 125°C TSSOP Package: – 6.1 mW/°C from 65° to 125°C

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter		Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND	C Supply Voltage (Referenced to GND)		6.0	V
V <sub>in</sub> , V <sub>out</sub>	DC Input Voltage, Output Voltage (Referenced to GND)		0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature, All Package Types		<b>- 55</b>	+ 125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time (Figure 1)	V <sub>CC</sub> = 2.0 V V <sub>CC</sub> = 4.5 V V <sub>CC</sub> = 6.0 V	0 0 0	1000 500 400	ns

#### DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Gu	aranteed Li	mit	
Symbol	Parameter	Test Conditions	V <sub>CC</sub> V	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage	$V_{\text{out}} = V_{\text{CC}} - 0.1 \text{ V}$ $ I_{\text{out}}  \le 20 \mu\text{A}$	4.5 to 5.5	2.0	2.0	2.0	V
V <sub>IL</sub>	Maximum Low–Level Input Voltage	$V_{out} = 0.1 \text{ V}$ $ I_{out}  \le 20 \mu\text{A}$	4.5 to 5.5	0.8	0.8	0.8	V
V <sub>OH</sub>	Minimum High-Level Output Voltage	$V_{in} = V_{IH}$ $ I_{out}  \le 20 \mu A$	4.5 5.5 4.5	4.4 5.4 3.98	4.4 5.4	4.4 5.4 3.7	V
V <sub>OL</sub>	Maximum Low–Level Output Voltage	$\begin{aligned} &V_{in} = V_{IH} & &  I_{out}  \leq 6.0 \text{ mA} \\ &V_{in} = V_{IL} & & \\ & I_{out}  \leq 20  \mu\text{A} \end{aligned}$	4.5 5.5	0.1 0.1	3.84 0.1 0.1	0.1 0.1	V
l <sub>in</sub>	Maximum Input Leakage Current	$V_{in} = V_{IL}$ $ I_{out}  \le 6.0 \text{ mA}$ $V_{in} = V_{CC} \text{ or GND}$	4.5 5.5	0.26 ± 0.1	0.33 ± 1.0	0.4 ± 1.0	μΑ
I <sub>OZ</sub>	Maximum Three–State Leakage Current	Output in High-Impedance State $V_{in} = V_{IL}$ or $V_{IH}$ $V_{out} = V_{CC}$ or GND	5.5	± 0.5	± 5.0	± 10	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$	5.5	4.0	40	160	μΑ

### AC ELECTRICAL CHARACTERISTICS ( $C_L$ = 50 pF, Input $t_r$ = $t_f$ = 6.0 ns, $V_{CC}$ = 5.0 V $\pm$ 10%)

			Guaranteed Limit			
Symbol	Parameter	V <sub>CC</sub>	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Input A to Output Y (Figures 1 and 3)	5.0	18	23	27	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Maximum Propagation Delay, Output Enable to Y (Figures 2 and 4)	5.0	24	30	36	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Maximum Propagation Delay, Output Enable to Y (Figures 2 and 4)	5.0	18	23	27	ns
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output Transition Time, Any Output (Figures 1 and 3)	5.0	12	15	18	ns
C <sub>in</sub>	Maximum Input Capacitance	-	10	10	10	pF
C <sub>out</sub>	Maximum 3-State Output Capacitance (Output in High-Impedance State)	_	15	15	15	pF
			Typical	@ 25°C, V <sub>C</sub>	<sub>C</sub> = 5.0 V	
_			1	00		_


#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74HCT125ADG		55 Units / Rail
MC74HCT125ADR2G	SOIC-14 (Pb-Free)	2500 / Tape & Reel
NLV74HCT125ADR2G*	( 1 11)	2500 / Tape & Reel
MC74HCT125ADTG		96 Units / Rail
MC74HCT125ADTR2G	TSSOP-14 (Pb-Free)	2500 / Tape & Reel
NLVHCT125ADTR2G*	, , ,	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>\*</sup>NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable.

### **SWITCHING WAVEFORMS**








Figure 2.





\*Includes all probe and jig capacitance

\*Includes all probe and jig capacitance


Figure 4. Test Circuit

Figure 3. Test Circuit

OE A (1/4 OF THE DEVICE)

#### **PACKAGE DIMENSIONS**


#### SOIC-14 CASE 751A-03 **ISSUE J**



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- 4. MAXIMUM MOLD PROTRUSION 0.15 (0.00 PER SIDE.
  5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	8.55	8.75	0.337	0.344
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050 BSC	
J	0.19	0.25	0.008	0.009
Κ	0.10	0.25	0.004	0.009
М	0 °	7°	0 °	7°
Р	5.80	6.20	0.228	0.244
R	0.25	0.50	0.010	0.019

#### **SOLDERING FOOTPRINT\***




**DIMENSIONS: MILLIMETERS** 

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS

#### TSSOP-14 CASE 948G ISSUE B



#### NOTES:


- DIMENSIONING AND TOLERANCING PER
   ANSI Y14.5M, 1982.
   CONTROLLING DIMENSION: MILLIMETER.
- CONTROLLING DIMENSION: MILLIMETER.
   DIMENSION A DOES NOT INCLUDE MOLD
   FLASH, PROTRUSIONS OR GATE BURRS.
   MOLD FLASH OR GATE BURRS SHALL NOT
   EXCEED 0.15 (0.006) PER SIDE.
- EXCEED 0.15 (0.006) PER SIDE.

  4. DIMENSION B DOES NOT INCLUDE
  INTERLEAD FLASH OR PROTRUSION.
  INTERLEAD FLASH OR PROTRUSION SHALL
  NOT EXCEED 0.25 (0.010) PER SIDE.

  5. DIMENSION K DOES NOT INCLUDE
- 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
O		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026	BSC	
н	0.50	0.60	0.020	0.024	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
Г	6.40	BSC	0.252 BSC		
М	0 °	8 °	0 °	8 °	

#### **SOLDERING FOOTPRINT**



ON Semiconductor and the are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent—Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative