Binary/Decade Up/Down Counter

The MC14029B Binary/Decade up/down counter is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. The counter consists of type D flip-flop stages with a gating structure to provide toggle flip-flop capability. The counter can be used in either Binary or BCD operation. This complementary MOS counter finds primary use in up/down and difference counting and frequency synthesizer applications where low power dissipation and/or high noise immunity is desired. It is also useful in A/D and D/A conversion and for magnitude and sign generation.

Features

- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Internally Synchronous for High Speed
- Logic Edge-Clocked Design Count Occurs on Positive Going Edge of Clock
- Asynchronous Preset Enable Operation
- Capable of Driving Two Low-Power TTL Loads or One Low-Power Schottky TTL Load Over the Rated Temperature Range
- Pin for Pin Replacement for CD4029B
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- This Device is Pb-Free and is RoHS Compliant

MAXIMUM RATINGS (Voltages Referenced to V_{SS})



ON Semiconductor®

www.onsemi.com



D SUFFIX CASE 751B

MARKING DIAGRAM



Α

G

= Pb-Free Indicator

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

Symbol	Parameter	Value	Unit	
V _{DD}	DC Supply Voltage Range	-0.5 to +18.0	V	
V _{in} , V _{out}	Input or Output Voltage Range (DC or Transient)	-0.5 to V _{DD} + 0.5	V	
I _{in} , I _{out}	Input or Output Current (DC or Transient) per Pin	±10	mA	
PD	Power Dissipation, per Package (Note 1)	500	mW	
T _A Ambient Temperature Range		-55 to +125	°C	
T _{stg} Storage Temperature Range		-65 to +150	°C	
ΤL	Lead Temperature (8–Second Soldering)	260	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Temperature Derating: "D/DW" Packages: -7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

PIN ASSIGNMENT

PE [1●	16	
Q3 [2	15	р сгк
P3 [3	14] Q2
P0 [4	13] P2
C _{in} [5	12] P1
Q0 [6	11] Q1
C _{out}	7	10	ם/ט ב
v _{ss} [8	9	B/D

TRUTH TABLE

Carry In	Up/Down	Preset Enable	Action
1	Х	0	No Count
0	1	0	Count Up
0	0	0	Count Down
Х	Х	1	Preset

X = Don't Care

ORDERING INFORMATION

Device	Package	Shipping [†]
MC14029BDR2G	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel
NLV14029BDR2G*	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP

Capable.

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

				-55	5°C	25°C			125°C		
Characteristic		Symbol	V _{DD} Vdc	Min	Мах	Min	Typ (Note 2)	Max	Min	Max	Unit
Output Voltage	"0" Level	V _{OL}	5.0	-	0.05	-	0	0.05	-	0.05	Vdc
$V_{in} = V_{DD} \text{ or } 0$		01	10	_	0.05	_	0	0.05	_	0.05	
			15	-	0.05	-	0	0.05	-	0.05	
	"1" Level	V _{OH}	5.0	4.95	-	4.95	5.0	-	4.95	-	Vdc
$V_{in} = 0 \text{ or } V_{DD}$	0.0.	-	10	9.95	-	9.95	10	-	9.95	-	
			15	14.95	-	14.95	15	-	14.95	-	
Input Voltage	"0" Level	VIL									Vdc
(V _O = 4.5 or 0.5 Vdc)			5.0	-	1.5	-	2.25	1.5	-	1.5	
(V _O = 9.0 or 1.0 Vdc)			10	-	3.0	-	4.50	3.0	-	3.0	
(V _O = 13.5 or 1.5 Vdc)			15	-	4.0	-	6.75	4.0	-	4.0	
	"1" Level	VIH									Vdc
$(V_0 = 0.5 \text{ or } 4.5 \text{ Vdc})$			5.0	3.5	-	3.5	2.75	-	3.5	-	
$(V_{O} = 1.0 \text{ or } 9.0 \text{ Vdc})$			10	7.0	-	7.0	5.50	-	7.0	-	
(V _O = 1.5 or 13.5 Vdc)			15	11	-	11	8.25	-	11	-	
Output Drive Current		I _{ОН}									mAde
(V _{OH} = 2.5 Vdc)	Source		5.0	-3.0	-	-2.4	-4.2	-	-1.7	-	
(V _{OH} = 4.6 Vdc)			5.0	-0.64	-	-0.51	-0.88	-	-0.36	-	
(V _{OH} = 9.5 Vdc)			10	-1.6	-	-1.3	-2.25	-	-0.9	-	
(V _{OH} = 13.5 Vdc)			15	-4.2	-	-3.4	-8.8	-	-2.4	-	
(V _{OL} = 0.4 Vdc)	Sink	I _{OL}	5.0	0.64	-	0.51	0.88	-	0.36	-	mAdo
$(V_{OI} = 0.5 \text{ Vdc})$			10	1.6	-	1.3	2.25	-	0.9	-	
$(V_{OL} = 1.5 \text{ Vdc})$			15	4.2	-	3.4	8.8	-	2.4	-	
Input Current		l _{in}	15	-	±0.1	-	±0.00001	±0.1	-	±1.0	μAdo
Input Capacitance, (V _{in} = 0)		C _{in}	-	-	-	-	5.0	7.5	-	-	pF
Quiescent Current		I _{DD}	5.0	-	5.0	_	0.005	5.0	-	150	μAdd
(Per Package)			10	-	10	-	0.010	10	-	300	
			15	-	20	-	0.015	20	-	600	
Total Supply Current (Notes 3 & 4)		Ι _Τ	5.0	I _T = (0.58 μA/kHz) f + I _{DD}							μAdc
(Dynamic plus Quiescent, Per Package)			10			I _T = (1	.20 μA/kHz)	f + I _{DD}			
$(C_L = 50 \text{ pF on all outputs, all buffers switching})$			15			I _T = (1	.70 μA/kHz)	f + I _{DD}			

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 2. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance. 3. The formulas given are for the typical characteristics only at 25° C. 4. To calculate total supply current at loads other than 50 pF: $I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$

where: I_T is in μA (per package), C_L in pF, $V = (V_{DD} - V_{SS})$ in volts, f in kHz is input frequency, and k = 0.001.

SWITCHING CHARACTERISTICS (Note 5) (C_L = 50 pF, T_A = 25° C)

				All Types		4
Characteristic	Symbol	V _{DD}	Min	Typ (Note 6)	Max	Unit
Output Rise and Fall Time t_{TLH} , $t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ t_{TLH} , $t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ t_{TLH} , $t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$	t⊤LH, t⊤HL	5.0 10 15		100 50 40	200 100 80	ns
Propagation Delay Time Clk to Q t_{PLH} , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 230 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 97 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 75 \text{ ns}$	t _{PLH} , t _{PHL}	5.0 10 15		200 100 90	400 200 180	ns
Clk to $\overline{C_{out}}$ t_{PLH} , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 230 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 97 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 75 \text{ ns}$	t _{PLH} , t _{PHL}	5.0 10 15		250 130 85	500 260 190	ns
	t _{PLH} , t _{PHL}	5.0 10 15	- - -	175 50 50	360 120 100	ns
PE to Q t _{PLH} , t _{PHL} = (1.7 ns/pF) C _L + 230 ns t _{PLH} , t _{PHL} = (0.66 ns/pF) C _L + 97 ns t _{PLH} , t _{PHL} = (0.5 ns/pF) C _L + 75 ns	t _{PLH} , t _{PHL}	5.0 10 15	- - -	235 100 80	470 200 160	ns
PE to $\overline{C_{out}}$ t_{PLH} , $t_{PHL} = (1. 7 \text{ ns/pF}) C_L + 465 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 192 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 125 \text{ ns}$	t _{PLH} , t _{PHL}	5.0 10 15		320 145 105	640 290 210	ns
Clock Pulse Width	t _{W(cl)}	5.0 10 15	180 80 60	90 40 30	- - -	ns
Clock Pulse Frequency	f _{cl}	5.0 10 15	- - -	4.0 8.0 10	2.0 4.0 5.0	MHz
Preset Removal Time The Preset Signal must be low prior to a positive–going transition of the clock.	t _{rem}	5.0 10 15	160 80 60	80 40 30		ns
Clock Rise and Fall Time	$\substack{t_{f(cl)} \\ t_{f(cl)}}$	5.0 10 1 5			15 5 4	μs
Carry In Setup Time	t _{su}	5.0 10 15	150 60 40	75 30 20		ns
Up/Down Setup Time		5.0 10 15	340 140 100	170 70 50		ns
Binary/Decade Setup Time		5.0 10 15	320 140 100	160 70 50		ns
Preset Enable Pulse Width	t _W	5.0 10 15	130 70 50	65 35 25		ns

The formulas given are for the typical characteristics only at 25°C.
Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.



Figure 1. Power Dissipation Test Circuit and Waveform



Figure 2. Switching Time Test Circuit and Waveforms

TIMING DIAGRAM



(Shown for N = 123)

LOGIC DIAGRAM



PACKAGE DIMENSIONS



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the intervent and the intervent of the secrets and or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC brows that indemnify and hold SCILLC and its officers, employees, subsidiaries, affliates, and distributor sharmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was are engilication in the part of the social of metages. Typical such associated with such unintended or unauthorized use, even if such claim alleges that SCILLC p

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative