

General Description

The MAX6821-MAX6825 are low-voltage microprocessor (µP) supervisory circuits that combine voltage monitoring, watchdog timer, and manual reset input functions in a 5-pin SOT23 package. Microprocessor supervisory circuits significantly improve system reliability and accuracy compared to separate ICs or discrete components. These devices assert a reset signal whenever the monitored voltage drops below its preset threshold, keeping it asserted for a minimum timeout period after VCC rises above the threshold. In addition, a watchdog timer monitors against code execution errors. A debounced manual reset is also available. The MAX6821-MAX6825 monitor voltages from +1.8V to +5.0V. These outputs are guaranteed to be in the correct state for V_{CC} down to +1.0V.


Nine preprogrammed reset threshold voltages are available (see Threshold Suffix Guide). The MAX6821, MAX6822, and MAX6823 all have a manual reset input and a watchdog timer. The MAX6821 has push-pull RESET, the MAX6822 has open-drain RESET, and the MAX6823 has push-pull RESET. The MAX6824 has a watchdog timer and both push-pull RESET and pushpull RESET. The MAX6825 has a manual reset input and both push-pull RESET and push-pull RESET. The Selector Guide explains the functions offered in this series of parts.

Applications

Set-Top Boxes Computers and Controllers **Embedded Controllers** Intelligent Instruments

Automotive Systems Critical µP Monitoring Portable/Battery-Powered Equipment

Pin Configurations



Typical Operating Circuit appears at end of data sheet.

Features

- ♦ Monitors +1.8V, +2.5V, +3.0V, +3.3V, +5.0V **Supplies**
- ♦ 140ms (min) Reset Timeout Delay
- ♦ 1.6s Watchdog Timeout Period (MAX6821/MAX6822/MAX6823/MAX6824)
- ♦ Manual Reset Input (MAX6821/MAX6822/MAX6823/MAX6825)
- **♦ Three Reset Output Options**

Push-Pull RESET **Push-Pull RESET Open-Drain RESET**

- ♦ Guaranteed Reset Valid to V_{CC} = +1.0V
- ♦ Immune to Short Negative V_{CC} Transients
- ♦ No External Components
- ♦ Small 5-Pin SOT23 Packages

Ordering Information

PART*	TEMP. RANGE	PIN-PACKAGE
MAX6821_UK-T	-40°C to +125°C	5 SOT23-5
MAX6822_UK-T	-40°C to +125°C	5 SOT23-5
MAX6823_UK-T	-40°C to +125°C	5 SOT23-5
MAX6824_UK-T	-40°C to +125°C	5 SOT23-5
MAX6825_UK-T	-40°C to +125°C	5 SOT23-5

^{*}Insert the desired suffix letter (from the table below) into the blank to complete the part number.

Threshold Suffix Guide

SUFFIX	RESET THRESHOLD (V)
L	4.63
M	4.38
Т	3.08
S	2.93
R	2.63
Z	2.32
Υ	2.19
W	1.67
V	1.58

Note: Bold indicates standard versions. Samples are typically available for standard versions only. All parts require a 2.5k minimum order increment. Contact factory for availability.

Selector Guide appears at end of data sheet.

MIXIM

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

$\begin{array}{llllllllllllllllllllllllllllllllllll$	Operating Temperature Range40°C to +125°C Junction Temperature+150°C Storage Temperature Range65°C to +150°C Lead Temperature (soldering, 10s)+300°C
--	---

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +4.5 \text{V to } +5.5 \text{V for MAX682_L/M}, V_{CC} = +2.7 \text{V to } +3.6 \text{V for MAX682_T/S/R}, V_{CC} = +2.1 \text{V to } +2.75 \text{V for MAX682_Z/Y}, V_{CC} = +1.53 \text{V to } +2.0 \text{V for MAX682_W/V}, T_{A} = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}, \text{ unless otherwise specified. Typical values are at } T_{A} = +25 ^{\circ}\text{C}.) \text{ (Note 1)}$

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
On a ration Waltons Dance	\/	$T_A = 0$ °C to +85°C	1.0		5.5	V	
Operating Voltage Range	Vcc	$T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$	1.2		5.5		
		$V_{CC} = +5.5V$, no load	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		10	20	
			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			30	
V _{CC} Supply Current	loo	$V_{CC} = +3.6V$, no load	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		7	16	
(MR and WDI Unconnected)	Icc		$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			25	μΑ
		$V_{CC} = +3.6V$, no load	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		5	12	
		(MAX6825 only)	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			20	
		MAX682 L	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	4.50	4.63	4.75	
		IVIAA002_L	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	4.47	4.63	4.78	
		MAX682_M	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	4.25	4.38	4.50	V
			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	4.22	4.38	4.53	
		MAX682_T	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	3.00	3.08	3.15	
			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	2.97	3.08	3.17	
		MAX682_S	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	2.85	2.93	3.00	
V Dagat Thurshald			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	2.83	2.93	3.02	
V _{CC} Reset Threshold (V _{CC} Falling)	V _{TH}	MAX682_R	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	2.55	2.63	2.70	
(VCC Family)			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	2.53	2.63	2.72	
		MAX682_Z	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	2.25	2.32	2.38	
			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	2.24	2.32	2.40	
		MAX682_Y	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	2.12	2.19	2.25	
			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	2.11	2.19	2.27	
		MAX682 W	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	1.62	1.67	1.71	
		IVIAXOOZ_VV	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	1.61	1.67	1.72	
		MAX682_V	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	1.52	1.58	1.62	Ī
Reset Threshold Temperature Coefficient					60		ppm/°C
Reset Threshold Hysteresis					2 × V _{TH}		mV
V _{CC} to Reset Output Delay	t _{RD}	V _{CC} = V _{TH} to (V _{TH} - 10	OmV)		20		μs

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +4.5 \text{V to } +5.5 \text{V for MAX682_L/M}, \ V_{CC} = +2.7 \text{V to } +3.6 \text{V for MAX682_T/S/R}, \ V_{CC} = +2.1 \text{V to } +2.75 \text{V for MAX682_Z/Y}, \ V_{CC} = +1.53 \text{V to } +2.0 \text{V for MAX682_W/V}, \ T_A = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}, \ \text{unless otherwise specified}. \ \text{Typical values are at } T_A = +25 ^{\circ}\text{C}.) \ (\text{Note 1})$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS			
D . T D		$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	140	200	280				
Reset Timeout Period	t _{RP}	$T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$	100		320	ms			
		$V_{CC} \ge 1.0V$, $I_{SINK} = 50\mu A$, reset asserted, $T_A = 0^{\circ} C$ to $+85^{\circ} C$			0.3				
RESET Output LOW (Push-Pull or Open-Drain)	VoL	V _{CC} ≥ 1.2V, I _{SINK} = 100μA, reset asserted			0.3	V			
(1 doi 11 dil oi open brain)		V _{CC} ≥ 2.55V, I _{SINK} = 1.2mA, reset asserted			0.3				
		V _{CC} ≥ 4.25V, I _{SINK} = 3.2mA, reset asserted			0.4]			
		V _{CC} ≥ 1.8V, I _{SOURCE} = 200µA, reset not asserted	0.8 × V _{CC}			V			
RESET Output HIGH (Push-Pull Only)	V _{OH}	V _{CC} ≥ 3.15V, I _{SOURCE} = 500µA, reset not asserted	0.8 × V _{CC}						
		V _{CC} ≥ 4.75V, I _{SOURCE} = 800µA, reset not asserted	0.8 × V _{CC}						
Open-Drain RESET Output Leakage Current (Note 1)	lkg	V _{CC} > V _{TH} , RESET not asserted			1.0	μΑ			
DEGET O		$V_{CC} \ge 1.0V$, $I_{SOURCE} = 1\mu A$, reset asserted, $T_A = 0^{\circ}C$ to $+85^{\circ}C$	0.8 × V _{CC}			V			
RESET Output HIGH (Push-Pull Only)	VoH	V _{CC} ≥ 1.50V, I _{SOURCE} = 100µA, reset asserted	0.8 × VCC						
(Fusit Full Offig)		V _{CC} ≥ 2.55V, I _{SOURCE} = 500µA, reset asserted	0.8 × VCC						
		V _{CC} ≥ 4.25V, I _{SOURCE} = 800µA, reset asserted	0.8 × VCC]			
		V _{CC} ≥ 1.8V, I _{SINK} = 500µA, reset not asserted			0.3	V			
RESET Output LOW (Push-Pull Only)	VOL	V _{CC} ≥ 3.15V, I _{SINK} = 1.2mA, reset not asserted			0.3				
(1 don-1 dil Offiy)		V _{CC} ≥ 4.75V, I _{SINK} = 3.2mA, reset not asserted			0.4				
MANUAL RESET INPUT (MAX	6821/MAX6822	/MAX6823/MAX6825)							
MR Input Voltage	VIL				$0.3 \times V_{CC}$	V			
wii i iiput voitage	VIH		$0.7 \times V_{CC}$			V			
MR Minimum Input Pulse			1			μs			
MR Glitch Rejection				100		ns			
MR to Reset Delay				200		ns			
MR Pullup Resistance			25	50	75	kΩ			
WATCHDOG INPUT (MAX6821	/MAX6822/MA	X6823/MAX6824)							
Watahdag Timasut Dariad	t. 15	$T_A = -40$ °C to $+85$ °C	1.12	1.60	2.40				
Watchdog Timeout Period	tWD	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	0.80		2.60	S			
WDI Pulse Width (Note 2)	twDI		50			ns			
WDI Input Voltage	VIL				$0.3 \times V_{CC}$	V			
WDI Input Voltage	VIH		$0.7 \times V_{CC}$			V			
WDI Input Current	hum	WDI = V _{CC} , time average		120	160	μΑ			
wormput Current	IWDI	WDI = 0, time average	-20	-15	15				


Note 1: Over-temperature limits are guaranteed by design and not production tested. Devices tested at TA = +25°C.


Note 2: Guaranteed by design and not production tested.





Typical Operating Characteristics


 $(T_A = +25$ °C, unless otherwise noted.)




















Pin Description

	PIN NUMBERS				PIN			
MAX6821	MAX6822	MAX6823	MAX6824	MAX6825	NAME	FUNCTION		
	1	1	1	1	RESET	Active-Low Open-Drain or Push-Pull Reset Output. RESET changes from high to low when the V _{CC} input drops below the selected reset threshold, MR is pulled low, or the watchdog triggers a reset. RESET remains low for the reset timeout period after V _{CC} exceeds the device reset threshold, MR goes low to high, or the watchdog triggers a reset.		
1			3	3	RESET	Active-High Push-Pull Reset Output. RESET changes from low to high when the V _{CC} input drops below the selected reset threshold, $\overline{\text{MR}}$ is pulled low, or the watchdog triggers a reset. RESET remains high for the reset timeout period after V _{CC} exceeds the device reset threshold, $\overline{\text{MR}}$ goes low to high, or the watchdog triggers a reset.		
2	2	2	2	2	GND	Ground		
3	3	3		4	MR	Active-Low Manual Reset Input. Internal $50k\Omega$ pullup to V_{CC} . Pull low to force a reset. Reset remains active as long as \overline{MR} is low and for the reset timeout period after \overline{MR} goes high. Leave unconnected or connect to V_{CC} if unused.		
4	4	4	4		WDI	Watchdog Input. If WDI remains high or low for longer than the watchdog timeout period, the internal watchdog timer runs out and a reset is triggered for the reset timeout period. The internal watchdog timer clears whenever reset is asserted, the manual reset is asserted, or WDI sees a rising or falling edge. If WDI is left unconnected or is connected to a three-stated buffer output, the watchdog feature is disabled.		
5	5	5	5	5	Vcc	Supply Voltage and Input for Reset Threshold Monitor		

_Detailed Description

RESET/RESET Output

A μP 's reset input starts the μP in a known state. The MAX6821–MAX6825 μP supervisory circuits assert a reset to prevent code-execution errors during power-up, power-down, and brownout conditions. Whenever VCC falls below the reset threshold, the reset output asserts low for RESET and high for RESET. Once VCC exceeds the reset threshold, an internal timer keeps the reset output asserted for the specified reset timeout period (tRP); after this interval, reset output returns to its original state (see Figure 2).

Manual Reset Input

Many μ P-based products require manual reset capability, allowing the operator, a test technician, or external logic circuitry to initiate a reset. On the MAX6821/MAX6822/MAX6823/MAX6825, a logic low on $\overline{\text{MR}}$ asserts a reset. Reset remains asserted while $\overline{\text{MR}}$ is low, and for the timeout period (140ms min) after it

returns high. $\overline{\text{MR}}$ has an internal $50\text{k}\Omega$ pullup resistor, so it can be left open if not used. This input can be driven with CMOS logic levels or with open-drain/collector outputs. Connect a normally open momentary switch from $\overline{\text{MR}}$ to GND to create a manual reset function; external debounce circuitry is not required. If $\overline{\text{MR}}$ is driven from long cables or the device is used in a noisy environment, connect a $0.1\mu\text{F}$ capacitor from $\overline{\text{MR}}$ to GND to provide additional noise immunity.

Watchdog Input

In the MAX6821–MAX6824, the watchdog circuit monitors the μP 's activity. If the μP does not toggle (low to high or high to low) the watchdog input (WDI) within the watchdog timeout period (1.6s nominal), reset asserts for the reset timoeout period. The internal 1.6s timer can be cleared by either a reset pulse or by toggling WDI. The WDI can detect pulses as short as 50ns. While reset is asserted, the timer remains cleared and does not count. As soon as reset is released, the timer starts counting (see Figure 3).




Figure 1. Functional Diagram

Disable the watchdog function by leaving WDI unconnected or by three-stating the driver connected to WDI. The watchdog input is internally driven low during the first 7/8 of the watchdog timeout period and high for the last 1/8 of the watchdog timeout period. When WDI is left unconnected, this internal driver clears the 1.6s timer every 1.4s. When WDI is three-stated or unconnected, the maximum allowable leakage current is 10µA and the maximum allowable load capacitance is 200pF.

Applications Information

Watchdog Input Current

The MAX6821/MAX6822/MAX6823/MAX6824 WDI inputs are internally driven through a buffer and series resistor from the watchdog timer (Figure 1). When WDI is left unconnected, the watchdog timer is serviced within the watchdog timeout period by a low-high-low pulse from the counter chain. For minimum watchdog input current (minimum overall power consumption), leave WDI low for the majority of the watchdog timeout period, pulsing it low-high-low once within the first 7/8 of the watchdog timeout period to reset the watchdog timer. If WDI is externally driven high for the majority of the timeout period, up to 160µA can flow into WDI.




Figure 2. Reset Timing Diagram

Interfacing to µPs with Bidirectional Reset Pins

Since the $\overline{\text{RESET}}$ output on the MAX6822 is open drain, it interfaces easily with μPs that have bidirectional reset pins, such as the Motorola 68HC11. Connecting the μP supervisor's $\overline{\text{RESET}}$ output directly to the microcontroller's $\overline{\text{RESET}}$ pin with a single pullup resistor allows either device to assert reset (see Figure 4).

Negative-Going Vcc Transients

These supervisors are relatively immune to short-duration, negative-going VCC transients (glitches), which usually do not require the entire system to shut down.




Figure 3. Watchdog Timing Relationship

Resets are issued to the µP during power-up, powerdown, and brownout conditions. The Typical Operating Characteristics show a graph of the MAX6821-MAX6825's Maximum VCC Transient Duration vs. Reset Threshold Overdrive, for which reset pulses are not generated. The graph was produced using negativegoing VCC pulses, starting at the standard monitored voltage and ending below the reset threshold by the magnitude indicated (reset threshold overdrive). The graph shows the maximum pulse width that a negativegoing VCC transient can typically have without triggering a reset pulse. As the amplitude of the transient increases (i.e., goes farther below the reset threshold), the maximum allowable pulse width decreases. Typically, a VCC transient that goes 100mV below the reset threshold and lasts for 20µs or less will not trigger a reset pulse.

Watchdog Software Considerations

One way to help the watchdog timer monitor software execution more closely is to set and reset the watchdog input at different points in the program, rather than pulsing the watchdog input high-low-high or low-highlow. This technique avoids a stuck loop, in which the watchdog timer would continue to be reset inside the loop, keeping the watchdog from timing out.

Figure 5 shows an example of a flow diagram where the I/O driving the watchdog input is set high at the beginning of the program, set low at the beginning of every subroutine or loop, then set high again when the program returns to the beginning. If the program should hang in any subroutine, the problem would quickly be corrected, since the I/O is continually set low and the watchdog timer is allowed to time out, causing a reset or interrupt to be issued. As described in the *Watchdog Input Current* section, this scheme results in higher time average WDI input current than does leaving WDI low for the majority of the timeout period and periodically pulsing it low-high-low.




Figure 4. Interfacing Open-Drain RESET to μPs with Bidirectional Reset I/O





Figure 5. Watchdog Flow Diagram


Typical Operating Circuit



Selector Guide

FUNCTION	ACTIVE-LOW RESET	ACTIVE-HIGH RESET	OPEN-DRAIN RESET	WATCHDOG INPUT	MANUAL RESET INPUT
MAX6821	_	V	_	V	V
MAX6822	_	_	V	V	V
MAX6823	V	_	_	~	~
MAX6824	~	V	_	V	_
MAX6825	V	V	_	_	V


Pin Configurations (continued)



Chip Information

TRANSISTOR COUNT: 750 PROCESS: BICMOS

Package Information



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.