

#### **General Description**

The MAX4691-MAX4694 are low-voltage CMOS analog ICs configured as an 8-channel multiplexer (MAX4691). two 4-channel multiplexers (MAX4692), three singlepole/double-throw (SPDT) switches (MAX4693), and four SPDT switches (MAX4694).

The MAX4691/MAX4692/MAX4693 operate from either a single +2V to +11V power supply or dual ±2V to ±5.5V power supplies. When operating from ±5V supplies they offer  $25\Omega$  on-resistance (RoN),  $3.5\Omega$  (max) Ron flatness, and  $3\Omega$  (max) matching between channels. The MAX4694 operates from a single +2V to +11V supply. Each switch has rail-to-rail signal handling and a low 1nA leakage current.


All digital inputs are 1.8V logic-compatible when operating from a +3V supply and TTL compatible when operating from a +5V supply.

The MAX4691-MAX4694 are available in 16-pin, 4mm × 4mm QFN and TQFN and 16-bump UCSP packages. The chip-scale package (UCSPTM) occupies a 2mm × 2mm area, significantly reducing the required PC board area.

#### **Applications**

Audio and Video Signal Routing Cellular Phones Battery-Operated Equipment Communications Circuits Modems

### **Functional Diagrams**



Pin Configurations appear at end of data sheet. Functional Diagrams continued at end of data sheet.

UCSP is a trademark of Maxim Integrated Products, Inc.

#### **Features**

- ♦ 16 Bump, 0.5mm-Pitch UCSP (2mm x 2mm)
- **♦ 1.8V Logic Compatibility**
- **♦** Guaranteed On-Resistance 70 $\Omega$  (max) with +2.7V Supply 35 $\Omega$  (max) with +5V Supply 25 $\Omega$  (max) with ±4.5V Dual Supplies
- ♦ Guaranteed Match Between Channels  $5\Omega$  (max) with +2.7V Supply 3 $\Omega$  (max) with ±4.5V Dual Supplies
- **♦** Guaranteed Flatness Over Signal Range 3.5 $\Omega$  (max) with ±4.5V Dual Supplies
- **♦ Low Leakage Currents Over Temperature** 20nA (max) at +85°C
- **♦** Fast 90ns Transition Time
- ♦ Guaranteed Break-Before-Make
- ♦ Single-Supply Operation from +2V to +11V
- ♦ Dual-Supply Operation from ±2V to ±5.5V (MAX4691/MAX4692/MAX4693)
- ♦ V+ to V- Signal Handling
- ♦ Low Crosstalk: -90dB (100kHz)
- ♦ High Off-Isolation: -88dB (100kHz)

### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX4691EBE+T	-40°C to +85°C	16-Bump UCSP*
MAX4691EGE+	-40°C to +85°C	16 QFN-EP <sup>†</sup>
MAX4691ETE+T	-40°C to +85°C	16 TQFN-EP†
MAX4692EBE+T	-40°C to +85°C	16-Bump UCSP*
MAX4692EGE+	-40°C to +85°C	16 QFN-EP <sup>†</sup>
MAX4692ETE+T	-40°C to +85°C	16 TQFN-EP <sup>†</sup>
MAX4693EBE+T	-40°C to +85°C	16-Bump UCSP*
MAX4693EGE+	-40°C to +85°C	16 QFN-EP <sup>†</sup>
MAX4693ETE+T	-40°C to +85°C	16 TQFN-EP <sup>†</sup>
MAX4694EBE+T	-40°C to +85°C	16-Bump UCSP*
MAX4694EGE+	-40°C to +85°C	16 QFN-EP <sup>†</sup>
MAX4694ETE+T	-40°C to +85°C	16 TQFN-EP <sup>†</sup>

\*UCSP reliability is integrally linked to the user's assembly methods, circuit board, and environment. See the UCSP Reliability section for more information.

 $^{\dagger}EP = Exposed pad.$ 

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

#### **ABSOLUTE MAXIMUM RATINGS**

V+ to GND0.3V to +12V	
V+ to V- (MAX4691/MAX4692/MAX4693)0.3V to +12V	
Voltage into any Terminal (Note 1) (V 0.3V) to (V+ + 0.3V)	
Continuous Current into any Terminal ±20mA	
Peak Current W_, X_, Y_, Z_ (pulsed at 1ms,	
10% duty cycle)±40mA	
ESD per Method 3015.7> 2kV	
Continuous Power Dissipation (T <sub>A</sub> = +70°C)	
16-Bump UCSP (derate 8.3mW/°C above +70°C) 659mW	
16-Pin QFN (derate 18.5mW/°C above +70°C) 1481mW	
16-Pin TOFN (derate 16.9mW/°C above +70°C) 1349mW	

Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (Soldering)	
16-Bump UCSP Infrared (15s)	+220°C
Vapor Phase (60s)	+215°C
16-Pin QFN	+300°C
16-Pin TQFN	+300°C

**Note 1:** Voltages exceeding V+ or V- on any signal terminal are clamped by internal diodes. Limit forward-diode current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS—Single +3V Supply**

 $(V+=+2.7V \text{ to } +3.6V, V-=0, V_{IH}=+1.4V, V_{IL}=+0.4V, T_A=-40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $T_A=+25^{\circ}\text{C}$ .) (Notes 2, 3, 4)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
ANALOG SWITCH							
Analog Signal Range	V <sub>W</sub> , V <sub>X</sub> , V <sub>Y</sub> , V <sub>Z</sub> , V <sub>W</sub> _, V <sub>X</sub> _, V <sub>Y</sub> _, V <sub>Z</sub> _		-40°C to +85°C	0		V+	V
On-Resistance (Note 5)	Ron	$V+ = 2.7V; I_W, I_X, I_Y, I_Z = 1mA$	+25°C		45	70	Ω
OTF lesistance (Note 3)	TION	$V_{W_{-}}, V_{X_{-}}, V_{Y_{-}}, V_{Z_{-}} = 1.5V$	-40°C to +85°C			80	52
On-Resistance Match Between Channels	ΔRon	V+ = 2.7V; I <sub>W</sub> , I <sub>X</sub> , I <sub>Y</sub> , I <sub>Z</sub> = 1mA V <sub>W</sub> , V <sub>X</sub> , V <sub>Y</sub> , V <sub>Z</sub> = 1.5V	+25°C		2	5	Ω
(Notes 5, 6)	VW.		-40°C to +85°C			6	22
W_, X_, Y_, Z_ Off-	Ι <sub>W</sub> _, Ιχ_,	V+ = 3.6V; V <sub>W</sub> , V <sub>X</sub> , V <sub>Y</sub> , V <sub>Z</sub> = 3V, 0.6V; V <sub>W</sub> , V <sub>X</sub> , V <sub>Y</sub> , V <sub>Z</sub> = 0.6V.	+25°C	-1		+1	nA
Leakage Current (Note 7)	IY_, IZ_	3V	-40°C to +85°C	-10		+10	IIA
W, X, Y, Z Off-Leakage	IW(OFF), IX(OFF),	$V + = 3.6V; V_W, V_X, V_Y, V_Z = 3V,$	+25°C	-2		+2	nA
Current (Note 7)	ly(OFF), lz(OFF)	0.6V; V <sub>W_</sub> , V <sub>X_</sub> , V <sub>Y_</sub> , V <sub>Z_</sub> = 0.6V, 3V	-40°C to +85°C	-20		+20	IIA
W, X, Y, Z On-Leakage Current (Note 7)	W(ON),  X(ON),  Y(ON),  Z(ON)   V+ = 3.6V; V <sub>W</sub> , V <sub>X</sub> , V <sub>Y</sub> , V <sub>Z</sub> = 0.6V,  3V; V <sub>W</sub> , V <sub>X</sub> , V <sub>Y</sub> , V <sub>Z</sub> = 0.6V, 3V,  or unconnected	$V + = 3.6V$ ; $V_W$ , $V_X$ , $V_Y$ , $V_Z = 0.6V$ , $V_{XY}$ , $V_{YX}$ , $V_{YX$	+25°C	-2		+2	nA
		-40°C to +85°C	-20		+20	IIA	

### **ELECTRICAL CHARACTERISTICS—Single +3V Supply (continued)**

 $(V+=+2.7V \text{ to } +3.6V, V-=0, V_{IH}=+1.4V, V_{IL}=+0.4V, T_A=-40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $T_A=+25^{\circ}\text{C}.)$  (Notes 2, 3, 4)

PARAMETER	SYMBOL	COND	ITIONS	TA	MIN	TYP	MAX	UNITS	
Input Off-Capacitance	Cw_(OFF), Cx_(OFF), Cy_(OFF), Cz_(OFF)	f = 1MHz, Figure	e 7	+25°C		9		рF	
	C <sub>X(OFF)</sub> ,	£ 40411-	MAX4691			68			
Output Off-Capacitance	C <sub>Y(OFF)</sub> ,	f = 1MHz, Figure 7	MAX4692	+25°C		36		рF	
	C <sub>Z(OFF)</sub>	rigare /	MAX4693			20			
	Cw(on),		MAX4691			78			
On-Capacitance	C <sub>X(ON)</sub> ,	f = 1MHz,	MAX4692	+25°C		46		рF	
·	C <sub>Y(ON)</sub> , C <sub>Z(ON)</sub>	Figure 7	MAX4693			30			
DYNAMIC	I	I		I					
Enable Turn-On Time		Vw_, Vx_, Vy_, \	/ <sub>7</sub> = 1.5V;	+25°C		180	300		
(MAX4691/MAX4692/ MAX4693)	ton	$R_L = 300\Omega, C_L =$		-40°C to +85°C			350	ns	
Enable Turn-Off Time		Vw_, Vx_, Vy_, \	/z = 1.5V·	+25°C		70	100		
(MAX4691/MAX4692/ MAX4693)	toff	$R_L = 300\Omega$ , $C_L = 35pF$ , Figure 2		-40°C to +85°C			120	ns	
A daluara Tura dikira Tira		V <sub>W</sub> _, V <sub>X</sub> _, V <sub>Y</sub> _, V R <sub>L</sub> = 300Ω, C <sub>L</sub> =		/ <sub>Z</sub> _ = 0, 1.5V;	+25°C		200	350	
Address Transition Time	t <sub>TRANS</sub>			= 35pF, Figure 3	-40°C to +85°C			400	ns
Break-Before-Make	+===	V <sub>W</sub> _, V <sub>X</sub> _, V <sub>Y</sub> _, \		+25°C	2	90		200	
break-belore-iviake	t <sub>BBM</sub>	$R_L = 300\Omega$ , $C_L = 1000$	= 35pF, Figure 4	-40°C to +85°C	2			ns	
Charge Injection	Q	V <sub>GEN</sub> = 0; R <sub>GEN</sub> Figure 5	$= 0; C_L = 1nF,$	+25°C		0.1		рС	
Off-Isolation (Note 8)	V <sub>ISO</sub>	f = 0.1MHz, R <sub>L</sub> = Figure 6	= $50\Omega$ , $C_L = 5pF$ ,	+25°C		-70		dB	
Crosstalk (Note 9)	V <sub>CT</sub>	f = 0.1MHz, R <sub>L</sub> = Figure 6	= $50\Omega$ , $C_L = 5pF$ ,	+25°C		-75		dB	
DIGITAL I/O									
Input Logic-High	VIH				1.4			V	
Input Logic-Low	VIL						0.4	V	
Input Leakage Current	I <sub>IN</sub>	V <sub>A</sub> , V <sub>B</sub> , V <sub>C</sub> , V <sub>EN</sub>	ī = 0 or V+		-1		+1	μΑ	
SUPPLY									
Positive Supply Current	l+	$V+ = 3.6V, V_A, V_A$	$V_B$ , $V_C$ , $V_{\overline{EN}} = 0$	+25°C			0.1	μΑ	
	<u> Т</u>	or V+		-40°C to +85°C			1	μ/.	

### **ELECTRICAL CHARACTERISTICS—Single +5V Supply**

 $(V+=+4.5V \text{ to } +5.5V, V-=0, V_{IH}=+2V, V_{IL}=+0.8V, T_A=-40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $T_A=+25^{\circ}\text{C}$ .) (Notes 2, 3, 4)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS	
ANALOG SWITCH			1					
Analog Signal Range	V <sub>W</sub> , V <sub>X</sub> , V <sub>Y</sub> , V <sub>Z</sub> , V <sub>W_</sub> , V <sub>X_</sub> , V <sub>Y_</sub> , V <sub>Z_</sub>		-40°C to +85°C	0		V+	V	
On-Resistance (Note 5)	Ron	$V+ = 4.5V$ ; $I_W$ , $I_X$ , $I_Y$ , $I_Z = 1mA$ ;			25	35	Ω	
		$V_{W_{-}}, V_{X_{-}}, V_{Y_{-}}, V_{Z_{-}} = 3.5V$	-40°C to +85°C			40		
On-Resistance Match Between Channels	ΔR <sub>ON</sub>	V+ = 4.5V; lw, lx, ly, lz = 1mA;	+25°C		2	4	Ω	
(Notes 5, 6)		$V_{W_{-}}, V_{X_{-}}, V_{Y_{-}}, V_{Z_{-}} = 3.5V$	-40°C to +85°C			5		
On-Resistance Flatness	RFLAT(ON)	V+ = 4.5V; I <sub>W</sub> , I <sub>X</sub> , I <sub>Y</sub> , I <sub>Z</sub> = 1mA; V <sub>W</sub> , V <sub>X</sub> , V <sub>Y</sub> , V <sub>Z</sub> = 1V, 2.25V,	+25°C		2	6	Ω	
(Note 10)	· · · · LAT(ON)	3.5V	-40°C to +85°C			8		
W_, X_ , Y_, Z_ Off-Leakage	Ι <sub>W_</sub> , Ιχ_,		+25°C	-1		+1	Λ	
Current (Note 7)	lv 1 <del>7</del>		-40°C to +85°C	-10		+10	nA	
W, X, Y, Z Off-Leakage	I <sub>W(OFF)</sub> , I <sub>X (OFF)</sub> ,	F), Vz = 4.5V, VV, Vx, VY, Vz, Vy, Vz = 1V, 4.5V	+25°C	-2		+2	n A	
Current (Note 7)	IV(OFF)		-40°C to +85°C	-20		+20	TIA .	
W, X, Y, Z On-Leakage	I <sub>W(ON)</sub> , I <sub>X(ON)</sub> ,	$V+ = 5.5V$ ; $V_W$ , $V_X$ , $V_Y$ , $V_Z = 1V$ ,	+25°C	-2		+2		
Current (Note 7)	ly(ON), Iz(ON)	4.5V_; VW_, VX_, VY_, VZ_ = 1V, 4.5V, or floating	-40°C to +85°C	-20		+20	nA	
DYNAMIC								
Enable Turn-On Time	+0	V <sub>W_</sub> , V <sub>X_</sub> , V <sub>Y_</sub> , V <sub>Z_</sub> = 3V; R <sub>L</sub> =	+25°C		90	130	200	
(MAX4691/MAX4692/MAX4693)	ton	$300\Omega$ , C <sub>L</sub> = 35pF, Figure 2	-40°C to +85°C			150	ns	
Enable Turn-Off Time	torr	$V_{W_{-}}, V_{X_{-}}, V_{Y_{-}}, V_{Z_{-}} = 3V; R_{L} =$	+25°C		45	60	200	
(MAX4691/MAX4692/MAX4693)	tOFF	$300\Omega$ , C <sub>L</sub> = 35pF, Figure 2	-40°C to +85°C			70	ns	
		$V_{W_{-}}, V_{X_{-}}, V_{Y_{-}}, V_{Z_{-}} = 0, 3V;$	+25°C		100	140		
Address Transition Time	ttrans	$R_L = 300\Omega$ , $C_L = 35pF$ , Figure 3	-40°C to +85°C			160	ns	
Break-Before-Make	tBBM	$V_{W_{-}}, V_{X_{-}}, V_{Y_{-}}, V_{Z_{-}} = 3V; R_{L} =$	+25°C	2	35		ns	
2.12	4DDIVI	$300\Omega$ , C <sub>L</sub> = 35pF, Figure 4	-40°C to +85°C	2			110	
Charge Injection	Q	$V_{GEN} = 0$ ; $R_{GEN} = 0$ ; $C_L = 1nF$ , Figure 5	+25°C		0.2		рС	

#### **ELECTRICAL CHARACTERISTICS—Single +5V Supply (continued)**

 $(V+=+4.5V \text{ to } +5.5V, V-=0, V_{IH}=+2V, V_{IL}=+0.8V, T_A=-40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $T_A=+25^{\circ}\text{C}$ .) (Notes 2, 3, 4)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
Off-Isolation (Note 8)	V <sub>ISO</sub>	$f = 0.1MHz$ , $R_L = 50\Omega$ , $C_L = 5pF$ Figure 6	+25°C		-80		dB
Crosstalk (Note 9)	V <sub>CT</sub>	$f = 0.1MHz$ , $R_L = 50\Omega$ , $C_L = 5pF$ Figure 6	+25°C		-87		dB
DIGITAL I/O							
Input Logic-High	V <sub>IH</sub>			2			V
Input Logic-Low	VIL					0.8	V
Input Leakage Current	ILEAKAGE	V <sub>IN</sub> _ = 0 or V+		-1		+1	μΑ
SUPPLY							
Positivo Supply Current	l+	V+ = 5.5V; V <sub>IN</sub> = 0 or V+	+25°C	•		0.1	
Positive Supply Current	I+	V+ - 3.3V, V  \(\bar{V}\)_ = 0 01 V+	-40°C to +85°C	-1		1	μΑ

# ELECTRICAL CHARACTERISTICS—Dual ±5V Supplies (MAX4691/MAX4692/MAX4693 only)

 $(V + = +4.5V \text{ to } +5.5V, V - = -4.5V \text{ to } -5.5V, V_{IH} = +2V, V_{IL} = +0.8V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.})$  (Notes 2, 3, 4)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
ANALOG SWITCH							
Analog Signal Range	Vx, Vy, Vz, Vx_, Vy_, Vz_		-40°C to +85°C	V-		V+	V
On-Resistance (Note 5)	Ron	$V+ = 4.5V; I_X, I_Y, I_Z = 10mA;$	+25°C		18	25	Ω
On-nesistance (Note 3)	HON	$V- = -4.5V$ ; $V_{X}$ , $V_{Y}$ , $V_{Z} = 3.5V$	-40°C to +85°C			30	52
On-Resistance Match Between Channels	ΔRON	V+ = 4.5V; V- = -4.5V; I <sub>X</sub> , I <sub>Y</sub> , I <sub>Z</sub> =	+25°C		2	3	Ω
(Notes 5, 6)	AHON	10mA; $V_{X}$ , $V_{Y}$ , $V_{Z} = 3.5V$	-40°C to +85°C			4	Ω
On-Resistance Flatness	Decreeous	$V+ = 4.5V; V- = -4.5V; I_X, I_Y, I_Z = 10mA; V_X, V_Y, V_Z = 3.5V, 0, -3.5V$	+25°C		2.5	3.5	Ω
(Note 10)	MFLAT(ON)		-40°C to +85°C			4	22
X_ , Y_, Z_ Off-Leakage	lχ_,	V+ = 5.5V; V- = -5.5V; V <sub>X</sub> , V <sub>Y</sub> , V <sub>Z</sub>	+25°C	-1		+1	nA
Current (Note 7)	Ι <sub>Υ</sub> _, Ι <sub>Ζ</sub> _	= +4.5V; Vx_, Vy_, Vz_ = ±4.5V	-40°C to +85°C	-10		+10	IIA
X, Y, Z Off-Leakage Current	IX (OFF),	V+ = 5.5V; V- = -5.5V; Vx, Vy,	+25°C	-2		+2	
(Note 7)	ly(OFF), lz(OFF)	$V_Z = +4.5V$ ; $V_{X}$ , $V_{Y}$ , $V_{Z} = \pm4.5V$	-40°C to +85°C	-20		+20	nA

# ELECTRICAL CHARACTERISTICS—Dual ±5V Supplies (continued) (MAX4691/MAX4692/MAX4693 only)


 $(V+ = +4.5V \text{ to } +5.5V, V- = -4.5V \text{ to } -5.5V, V_{IH} = +2V, V_{IL} = +0.8V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.})$  (Notes 2, 3, 4)


PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS	
X, Y, Z On-Leakage Current	I <sub>X(ON)</sub> ,	V+ = 5.5V; V- = -5.5V; Vx, Vy, Vz = ±4.5V;	+25°C	-2		2		
(Note 7)	l <sub>Y(ON)</sub> , l <sub>Z(ON)</sub>	$V_{X}$ , $V_{Y}$ , $V_{Z} = \pm 4.5V$ , or unconnected	-40°C to +85°C	-20		20	nA	
DYNAMIC	•	<u> </u>						
Facility Town On Time	4.	$V_{X_{-}}, V_{Y_{-}}, V_{Z_{-}} = 3V; R_{L} = 300\Omega,$	+25°C		55	80		
Enable Turn-On Time	ton	C <sub>L</sub> = 35pF, Figure 2	-40°C to +85°C			90	ns	
Enable Turn-Off Time	toff	V <sub>X</sub> _, V <sub>Y</sub> _, V <sub>Z</sub> _ = 3V; R <sub>L</sub> = 300Ω,	+25°C		35	50	ne	
Enable ruin-On nine	TOFF	C <sub>L</sub> = 35pF, Figure 2	-40°C to +85°C			60	ns	
		Vx_, Vy_, Vz_ = 0, 3V;	+25°C		60	90		
Address Transition Time	ttrans	$R_L = 300\Omega$ , $C_L = 35pF$ , Figure 3	-40°C to +85°C			100	ns	
Break-Before-Make	t <sub>BBM</sub>	$V_{X}$ , $V_{Y}$ , $V_{Z}$ = 3V; $R_L$ = 300 $\Omega$ , $C_L$ = 35pF, Figure 4	+25°C	2	20		no	
break-belore-iviake			-40°C to +85°C	2			ns	
Charge Injection	Q	V <sub>GEN</sub> = 0; R <sub>GEN</sub> = 0; C <sub>L</sub> = 1nF, Figure 5	+25°C		1.8		рС	
Off-Isolation (Note 8)	V <sub>ISO</sub>	$f = 0.1MHz$ , $R_L = 50\Omega$ , $C_L = 5pF$ , Figure 6	+25°C		-82		dB	
Crosstalk (Note 9)	V <sub>CT</sub>	$f = 0.1MHz$ , $R_L = 50\Omega$ , $C_L = 5pF$ , Figure 7	+25°C		-84		dB	
Total Harmonic Distortion	THD	$f = 20Hz$ to $20kHz$ , $V_X$ , $V_Y$ , $V_Z = 5Vp-p$ ; $R_L = 600\Omega$ ,	+25°C		0.02		%	
DIGITAL I/O	<b>.</b>		1					
Input Logic-High	VIH			2			V	
Input Logic-Low	V <sub>IL</sub>					0.8	V	
Input Leakage Current	I <sub>IN</sub>	$V_A$ , $V_B$ , $V_C$ , $V_{\overline{EN}} = 0$ or $V_+$		-1		+1	μΑ	
SUPPLY								
Positive Supply Current	l+	V+ = 5.5V; V- = 5.5V;	+25°C			0.1	μA	
1 contive cuppiy current	17	$V_A$ , $V_B$ , $V_C$ , $V_{\overline{EN}} = 0$ or $V_+$	-40°C to +85°C			1	μA	


- **Note 2:** The algebraic convention, where the most negative value is a minimum and the most positive value is a maximum, is used in this data sheet.
- **Note 3:** UCSP parts are 100% tested at  $T_A = +25$ °C. Limits across the full temperature range are guaranteed by correlation.
- **Note 4:** QFN and TQFN parts are 100% tested at  $T_A = +85^{\circ}$ C. Limits across the full temperature range are guaranteed by correlation.
- Note 5: UCSP RON and RON match are guaranteed by design.
- **Note 6:**  $\Delta R_{ON} = R_{ON(MAX)} R_{ON(MIN)}$ .
- **Note 7:** Leakage parameters are guaranteed by design.
- Note 8: Off-isolation =  $20\log_{10} (Vw,x,y,z / Vw_,x_,y_,z)$ , Vw,x,y,z = output,  $Vw_,x_,y_,z = input$  to off switch.
- Note 9: Between any two switches.
- **Note 10:** Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal ranges.


**Typical Operating Characteristics** 


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 




















**SUPPLY CURRENT vs. TEMPERATURE** 





Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 



100k

10

100

FREQUENCY (Hz)

0.001

0.01

FREQUENCY (MHz)

100

0.001

0.01

FREQUENCY (MHz)

Pin Description

### **MAX4691**

P	IN		
UCSP	QFN-EP/ TQFN-EP	NAME	FUNCTION
A4, B4, C4, D4, A1, B1, C1, D1	16, 1, 3, 4, 12, 11, 9, 8	X0-X7	Analog Switch Inputs 0-7
A2	13	Χ	Analog Switch Common
D3, D2, A3	5, 7, 15	A, B, C	Digital Address Inputs
B2	14	V-	Negative Analog Supply Voltage Input. Connect V- to GND for single-supply operation.
ВЗ	2	GND	Ground. Connect to digital ground. (Analog signals have no ground reference; they are limited to V+ and V)
C2	10	ĒN	Digital Enable Input. Normally connect $\overline{\text{EN}}$ to GND. $\overline{\text{EN}}$ can be driven to logic high to set all switches off.
C3	6	V+	Positive Analog and Digital Supply Voltage Input
_	_	EP	Exposed Pad. Connect EP to V+.

#### **MAX4692**

P	IN		
UCSP	QFN-EP/ TQFN-EP	NAME	FUNCTION
A1, B1, C1, D1	12, 11, 9, 8	X0-X3	Analog Switch "X" Inputs 0-3
A4, B4, C4, D4	16, 1, 3, 4	Y0-Y3	Analog Switch "Y" Inputs 0-3
A2	13	Χ	Analog Switch "X" Common
А3	15	Υ	Analog Switch "Y" Common
D3, D2	5, 7	A, B	Digital Address Inputs for both "X" and "Y" Analog Switches
B2	14	V-	Negative Analog Supply Voltage Input. Connect V- to GND for single-supply
ВЗ	2	GND	Ground. Connect to digital ground. (Analog signals have no ground reference; they are limited to V+ and V)
C2	10	ĒN	Digital Enable Input. Normally connect $\overline{\text{EN}}$ to GND. $\overline{\text{EN}}$ can be driven to logic high to set all switches off.
C3	6	V+	Positive Analog and Digital Supply Voltage Input
_	_	EP	Exposed Pad. Connect EP to V+.

\_\_\_\_\_Pin Description (continued)

### **MAX4693**

PIN			
UCSP	QFN-EP/ TQFN-EP	NAME	FUNCTION
A1	12	X0	Analog Switch "X" Normally Closed Input
B1	11	X1	Analog Switch "X" Normally Open Input
A4	16	Y0	Analog Switch "Y" Normally Closed Input
B4	1	Y1	Analog Switch "Y" Normally Open Input
D1	8	Z0	Analog Switch "Z" Normally Closed Input
C1	9	Z1	Analog Switch "Z" Normally Open Input
A2	13	Х	Analog Switch "X" Common
A3	15	Υ	Analog Switch "Y" Common
D2	7	Z	Analog Switch "Z" Common
C4	3	А	Analog Switch "X" Digital Control Input
D4	4	В	Analog Switch "Y" Digital Control Input
D3	5	С	Analog Switch "Z" Digital Control Input
B2	14	V-	Negative Analog Supply Voltage Input. Connect V- to GND for single-supply operation.
B3	2	GND	Ground. Connect GND to digital ground. (Analog signals have no ground reference; they are limited to V+ and V)
C2	10	ĒN	Digital Enable Input. Normally connect $\overline{\text{EN}}$ to GND. $\overline{\text{EN}}$ can be driven to logic high to set all switches off.
C3	6	V+	Positive Analog and Digital Supply Voltage Input
_	_	EP	Exposed Pad. Connect EP to V+.

Pin Description (continued)

### **MAX4694**

PIN				
USCP	QFN-EP/ TQFN-EP	NAME	FUNCTION	
D4	4	W0	Analog Switch "W" Normally Closed Input	
C4	3	W1	Analog Switch "W" Normally Open Input	
A1	12	X0	Analog Switch "X" Normally Closed Input	
B1	11	X1	Analog Switch "X" Normally Open Input	
A4	16	Y0	Analog Switch "Y" Normally Closed Input	
B4	1	Y1	Analog Switch "Y" Normally Open Input	
D1	8	Z0	Analog Switch "Z" Normally Closed Input	
C1	9	Z1	Analog Switch "Z" Normally Open Input	
D3	5	W	Analog Switch "W" Common	
A2	13	Х	Analog Switch "X" Common	
А3	15	Υ	Analog Switch "Y" Common	
D2	7	Z	Analog Switch "Z" Common	
B2	14	GND	Ground	
В3	2	А	Analog Switch "W" and "Y" Digital Control Input	
C2	10	В	Analog Switch "X" and "Z" Digital Control Input	
C3	6	V+	Positive Analog and Digital Supply Voltage Input	
_	_	EP	Exposed Pad. Connect EP to V+.	

Table 1. Truth Table/Switch Programming

ĒN¹	ADDRESS BITS			ON SWITCHES				
	C <sup>2</sup>	В	Α	MAX4691	MAX4692	MAX4693	MAX4694	
1	Χ	Χ	Χ	All switches open	All switches open	All switches open	_	
0	0	0	0	X-X0	X-X0, Y-Y0	X-X0, Y-Y0, Z-Z0	W-W0, X-X0, Y-Y0, Z-Z0	
0	0	0	1	X-X1	X-X1, Y-Y1	X-X1, Y-Y0, Z-Z0	W-W1, X-X0, Y-Y1, Z-Z0	
0	0	1	0	X-X2	X-X2, Y-Y2	X-X0, Y-Y1, Z-Z0	W-W0, X-X1, Y-Y0, Z-Z1	
0	0	1	1	X-X3	X-X3, Y-Y3	X-X1, Y-Y1, Z-Z0	W-W1, X-X1, Y-Y1, Z-Z1	
0	1	0	0	X-X4	X-X0, Y-Y0	X-X0, Y-Y0, Z-Z1	W-W0, X-X0, Y-Y0, Z-Z0	
0	1	0	1	X-X5	X-X1, Y-Y1	X-X1, Y-Y0, Z-Z1	W-W1, X-X0, Y-Y1, Z-Z0	
0	1	1	0	X-X6	X-X2, Y-Y2	X-X0, Y-Y1, Z-Z1	W-W0, X-X1, Y-Y0, Z-Z1	
0	1	1	1	X-X7	X-X3, Y-Y3	X-X1, Y-Y1, Z-Z1	W-W1, X-X1, Y-Y1, Z-Z1	

X = Don't care

### **Detailed Description**

The MAX4691–MAX4694 are low-voltage CMOS analog ICs configured as an 8-channel multiplexer (MAX4691), two 4-channel multiplexers (MAX4692), three SPDT switches (MAX4693), and four SPDT switches (MAX4694). All switches are bidirectional.

The MAX4691/MAX4692/MAX4693 operate from either a single +2V to +11V power supply or dual ±2V to ±5.5V power supplies. When operating from ±5V supplies they offer  $25\Omega$  on-resistance (RoN),  $3.5\Omega$  max RoN flatness, and  $3\Omega$  max matching between channels. The MAX4694 operates from a single +2V to +11V supply. Each switch has rail-to-rail signal handling, fast switching times of toN = 80ns, toFF = 50ns, and a low 1nA leakage current.

All digital inputs are 1.8V logic-compatible when operating from a +3V supply and TTL-compatible when operating from a +5V supply.

#### **Digital Inputs**

The MAX4691 and MAX4692 include address pins that allow control of the multiplexers. For the MAX4691, pins

A, B, C determine which switch is closed. The two 4-1 muxes in the MAX4692 are controlled by the same address pins (A and B). (Table 1)

The MAX4693 and MAX4694 offer SPDT switches in triple and quadruple packages. In the MAX4693, each switch has a unique control input. The MAX4694 has two digital control inputs: A (for switches "W" and "Y") and B (for switches "X" and "Z"). (Table 1)

### \_Applications Information Power-Supply Considerations

#### Overview

The MAX4691–MAX4694 construction is typical of most CMOS analog switches. V+ and V-\* are used to drive the internal CMOS switches and set the limits of the analog voltage on any switch. Reverse ESD-protection diodes are internally connected between each analog signal pin and both V+ and V-. If any analog signal exceeds V+ or V-, one of these diodes will conduct.

\*V- is found only on the MAX4691/MAX4692/MAX4693.

12 /V/XI/VI

<sup>1.</sup> EN is not present on the MAX4694.

<sup>2.</sup> C is not present on the MAX4692 and MAX4694.

During normal operation, these (and other) reverse-biased ESD diodes leak, forming the only current drawn from V+ or V-.

Virtually all the analog leakage current comes from the ESD diodes. Although the ESD diodes on a given signal pin are identical, and therefore fairly well balanced, they are reverse biased differently. Each is biased by either V+ or V- and the analog signal. This means their leakages will vary as the signal varies. The *difference* in the two diode leakages to the V+ and V- pins constitutes the analog signal path leakage current. All analog leakage current flows between each pin and one of the supply terminals, not to the other switch terminal. This is why both sides of a given switch can show leakage currents of either the same or opposite polarity.

V+ and GND power the internal logic and logic-level translators, and set both the input and output logic limits. The logic-level translators convert the logic levels into switched V+ and V- signals to drive the gates of the analog signals. This drive signal is the only connection between the logic supplies (and signals) and the analog supplies. V+ and V- have ESD-protection diodes on GND.

#### **Bipolar Supplies**

The MAX4691/MAX4692/MAX4693 operate with bipolar supplies between ±2V and ±5.5V. The V+ and V- supplies need not be symmetrical, but their difference cannot exceed the absolute maximum rating of +12V.

#### Single Supply

These devices operate from a single supply between +2V and +11V when V- is connected to GND. All of the bipolar precautions must be observed. At room temperature, they operate with a single supply at near or below +2V, although as supply voltage decreases, switch on-resistance and switching times become very high.

Always bypass supplies with a 0.1µF capacitor.

#### **Overvoltage Protection**

Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings, because stresses beyond the listed ratings can cause permanent damage to the devices. Always sequence V+ on first, then V-, followed by the logic inputs and by W, X, Y, Z. If power-supply sequencing is not possible, add two small signal diodes (D1, D2) in series with the supply pins for overvoltage protection (Figure 1).

Adding diodes reduces the analog signal range to one diode drop below V+ and one diode drop above V-, but does not affect the devices' low switch resistance and low leakage characteristics. Device operation is

unchanged, and the difference between V+ and V-should not exceed 12V. These protection diodes are not recommended when using a single supply if signal levels must extend to ground.

#### **UCSP** Reliability

The chip-scale package (UCSP) represents a unique package that greatly reduces board space compared to other packages. UCSP reliability is integrally linked to the user's assembly methods, circuit board material, and usage environment. The user should closely review these areas when considering a UCSP. Performance through Operating Life Test and Moisture Resistance is equal to conventional package technology as it is primarily determined by the wafer-fabrication process. However, this form factor may not perform equally to a packaged product through traditional mechanical reliability tests.

Mechanical stress performance is a greater consideration for a UCSP. UCSP solder joint contact integrity must be considered since the package is attached through direct solder contact to the user's PC board. Testing done to characterize the UCSP reliability performance shows that it is capable of performing reliably through environmental stresses. Results of environmental stress tests and additional usage data and recommendations are detailed in the UCSP application note, which can be found on Maxim's website, at www.maxim-ic.com.




Figure 1. Overvoltage Protection

### Test Circuits/Timing Diagrams




Figure 2. Enable Transition Time

### Test Circuits/Timing Diagrams (continued)




Figure 3. Address Transition Time

### **Test Circuits/Timing Diagrams (continued)**




Figure 4. Break-Before-Make Interval




Figure 5. Charge Injection

### **Test Circuits/Timing Diagrams (continued)**




Figure 6. Off-Isolation, On-Loss, and Crosstalk





Figure 7. Capacitance


### \_Functional Diagrams (continued)




Chip Information

PROCESS: BICMOS

### **Pin Configurations**



### Pin Configurations (continued)



### **Package Information**

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
16 QFN	B16+1	<u>21-0101</u>
16 TQFN-EP	G1644+1	21-0106
16 UCSP	T1644+4	21-0139

### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	1/01	Initial release	_
1	7/01	Added UCSP Package	_
2	2/03	Removed statement in Features section with UCSP now qualified	_
3	12/06	Exposed Paddle Connection information edited, style changes	1, 9, 10, 11, 19, 21, 22
4	8/08	Added part numbers, package diagram, and TQFN packaging	1–26
5	3/09	Added lead-free packaging, edited <i>Pin Description</i> , revised <i>Chip Information</i> , changed "floating" to "unconnected," style changes	1–6, 9, 10, 11, 18–21

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.