

### General Description

The MAX4214/MAX4215/MAX4217/MAX4219/MAX4222 are precision, closed-loop, gain of +2 (or -1) buffers featuring high slew rates, high output current drive, and low differential gain and phase error. They operate with a single +3.15V to +11V supply or with ±1.575V to ±5.5V dual supplies. The input common-mode voltage range extends 100mV beyond the negative power-supply rail, and the output swings Rail-to-Rail®.

These devices require only 5.5mA of quiescent supply current while achieving a 230MHz -3dB bandwidth and a 600V/µs slew rate. In addition, the MAX4215/MAX4219 have a disable feature that reduces the supply current to 400µA per buffer. Input voltage noise is only 10nV/NHz, and input current noise is only 1.3pA/NHz. This buffer family is ideal for low-power/low-voltage applications requiring wide bandwidth, such as video, communications, and instrumentation systems. For space-sensitive applications, the MAX4214 comes in a miniature 5-pin SOT23 package.

### Ordering Information

TEMP. RANGE	PIN- PACKAGE	SOT TOP MARK
-40°C to +85°C	5 SOT23-5	ABAH
-40°C to +85°C	8 SO	_
-40°C to +85°C	8 µMAX	_
-40°C to +85°C	8 SO	_
-40°C to +85°C	8 µMAX	_
-40°C to +85°C	14 SO	_
-40°C to +85°C	16 QSOP	_
-40°C to +85°C	14 SO	_
-40°C to +85°C	16 QSOP	_
	-40°C to +85°C	TEMP. RANGE         PACKAGE           -40°C to +85°C         5 SOT23-5           -40°C to +85°C         8 SO           -40°C to +85°C         8 μΜΑΧ           -40°C to +85°C         8 SO           -40°C to +85°C         8 μΜΑΧ           -40°C to +85°C         14 SO           -40°C to +85°C         16 QSOP           -40°C to +85°C         14 SO

### \_Applications

**Battery-Powered Instruments** 

Video Line Driver

Analog-to-Digital Converter Interface

**CCD Imaging Systems** 

Video Routing and Switching Systems

Video Multiplexing Applications

### Typical Application Circuit appears at end of data sheet.

Rail-to-Rail is a registered trademark of Nippon Motorola, Inc.

\_Features

- ♦ Internal Precision Resistors for Closed-Loop Gains of +2V/V or -1V/V
- **♦ High Speed:**


230MHz -3dB Bandwidth 90MHz 0.1dB Gain Flatness (MAX4219/22) 600V/µs Slew Rate

- ♦ Single 3.3V/5.0V Operation
- ♦ Outputs Swing Rail-to-Rail
- **♦** Input Common-Mode Range Extends Beyond VEE
- ♦ Low Differential Gain/Phase Error: 0.03%/0.04°
- **♦ Low Distortion at 5MHz:** 
  - -72dBc SFDR
  - -71dB Total Harmonic Distortion
- ♦ High Output Drive: ±120mA
- ♦ Low 5.5mA Supply Current
- ♦ 400µA Shutdown Supply Current (MAX4215/19)
- ♦ Space-Saving SOT23-5, µMAX, or QSOP Packages

### Selector Guide

PART	NO. OF AMPS	ENABLE	PIN-PACKAGE
MAX4214	1	No	5 SOT23
MAX4215	1	Yes	8 SO/μMAX
MAX4217	2	No	8 SO/μMAX
MAX4219	3	Yes	14 SO, 16 QSOP
MAX4222	4	No	14 SO, 16 QSOP

### Pin Configurations



/// // Maxim Integrated Products 1

### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage (V <sub>CC</sub> to V <sub>EE</sub> )12V
IN, IN_+, OUT_, EN(VEE - 0.3V) to (VCC + 0.3V)
Output Short-Circuit Duration to V <sub>CC</sub> or V <sub>EE</sub> Continuous
Continuous Power Dissipation (T <sub>A</sub> = +70°C)
5-pin SOT23 (derate 7.1mW/°C above +70°C)571mW
8-pin SO (derate 5.9mW/°C above +70°C)471mW

8-pin µMAX (derate 4.1mW/°C above +70°C)	330mW
14-pin SO (derate 8.3mW/°C above +70°C)	667mW
16-pin QSOP (derate 8.3mW/°C above +70°C	C)667mW
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10sec)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +5V, V_{EE} = 0V, IN_{-} = 0V, EN_{-} = 5V, R_{L} = \infty \text{ to } 0V, V_{OUT} = V_{CC}/2$ , noninverting configuration,  $T_{A} = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_{A} = +25$ °C.) (Note 1)

PARAMETER	SYMBOL	C	MIN	TYP	MAX	UNITS		
Operating Supply Voltage Range		V <sub>CC</sub> to V <sub>EE</sub> , guarant	3.15		11.0	V		
Input Voltage Range	VIN	IN_+		V <sub>EE</sub> - 0.1	VC	C - 2.25	V	
iliput voltage Kalige	VIN	IN		V <sub>EE</sub> - 0.1	Vo	CC + 0.1	V	
Input Offset Voltage	Vos	$R_L = 50\Omega$	SO, QSOP		4	10	mV	
input Offset voltage	VOS	KL = 5022	SOT23-5, μMAX		4	15	1111	
Input Offset Voltage Drift	TCVos				8		μV/°C	
Input Offset Voltage Matching		Between any two ch MAX4217/MAX4219			1		mV	
Input Bias Current	IB	IN_+			5.4	12	μΑ	
Input Resistance	RIN	IN_+, over input vol	tage range		3		МΩ	
Voltage Gain	Ay	$R_L \ge 50\Omega$ , ( $V_{EE} + 0$ .	$5V) \le V_{OUT} \le (V_{CC} - 2.0V)$	1.9	2	2.1	V/V	
Power-Supply		V <sub>CC</sub> = 5V, V <sub>EE</sub> = 0V	, V <sub>OUT</sub> = 2.0V	55	58			
Rejection Ratio	PSRR	V <sub>CC</sub> = 5V, V <sub>EE</sub> = -5\	V, V <sub>OUT</sub> = 0V	60	66		dB	
(Note 2)		$V_{CC} = 3.3V, V_{EE} = 0$	)V, V <sub>OUT</sub> = 0.90V		45			
Output Resistance	Rout	f = DC			25		mΩ	
Output Current	lout	$R_L = 20\Omega$ to $V_{CC}$ or	V <sub>EE</sub>	±100	±120		mA	
Short-Circuit Output Current	I <sub>SC</sub>	Sinking or sourcing			±150		mA	
		$R_1 = 50\Omega$	VCC - VOH		1.60	1.90		
		NL = 50 <b>2</b> 2	V <sub>OL</sub> - V <sub>EE</sub>		0.04	0.075		
Output Voltage Swing	V <sub>OUT</sub>	$R_L = 150\Omega$	Vcc - Voh		0.75	1.00	V	
Output Voltage Swing	VO01	V()()   R[ = 130 <b>22</b>	V <sub>OL</sub> - V <sub>EE</sub>		0.04	0.075	1 v	
		$R_L = 2k\Omega$	VCC - VOH		0.06		1	
		RL = 2KS2			0.06			
Disabled Output Resistance	R <sub>OUT(OFF)</sub>	MAX4215/MAX4219		1		kΩ		
EN_ Logic Low Threshold	V <sub>IL</sub>	MAX4215/MAX4219			VC	C - 2.6	V	
EN_ Logic High Threshold	VIH	MAX4215/MAX4219	V <sub>CC</sub> - 1.6	)		V		

### DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +5V, V_{EE} = 0V, IN_{-} = 0V, EN_{-} = 5V, R_{L} = \infty \text{ to } 0V, V_{OUT} = V_{CC}/2$ , noninverting configuration,  $T_{A} = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_{A} = +25$ °C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
EN_ Logic Input Low	In	MAX4215/MAX4219, $(V_{EE} + 0.2V) \le EN_{\le} V_{CC}$		0.5		μA
Current	l lir	MAX4215/MAX4219, EN_ = V <sub>EE</sub>		200	350	μΑ
EN_ Logic Input High Current	Іін	MAX4215/MAX4219, EN_ = V <sub>CC</sub>		0.5	10	μΑ
Quiescent Supply Current (per Buffer)	Icc			5.5	7.0	mA
Shutdown Supply Current	I <sub>SD</sub>	MAX4215/MAX4219, disabled (EN_ = V <sub>EE</sub> )		400	550	μΑ

Note 1: The MAX421\_EU\_ is 100% production tested at  $T_A = +25$  °C. Specifications over temperature limits are guaranteed by design.

Note 2: PSR for single +5V supply tested with  $V_{EE} = 0V$ ,  $V_{CC} = +4.5V$  to +5.5V; for dual ±5V supply with  $V_{EE} = -4.5V$  to -5.5V,  $V_{CC} = +4.5V$  to +5.5V; and for single +3V supply with  $V_{EE} = 0V$ ,  $V_{CC} = +3.15V$  to +3.45V.

### AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +5V, V_{EE} = 0V, IN_{-} = 0V, EN_{-} = 5V, R_L = 100\Omega$  to  $V_{CC}/2$ , noninverting configuration,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25$ °C.)

PARAMETER	SYMBOL	CONDITIONS			MIN	TYP	MAX	UNITS	
Small-Signal -3dB	BW <sub>-3dB</sub>	Vout =	MAX4214/N	1AX4215/MAX4217		230		MHz	
Bandwidth	PM-39B	100mVp-p	MAX4219/N	MAX4219/MAX4222				IVITIZ	
Full-Power -3dB	FPBW	Vout =	MAX4214/N	1AX4215/MAX4217		220		MHz	
Bandwidth	FPDW	2Vp-p	MAX4219/N	1AX4222		200		IVITZ	
Bandwidth for 0.1dB Gain	DWs + in	Vout =	MAX4214/N	1AX4215/MAX4217		50		MHz	
Flatness	BW <sub>0.1dB</sub>	100mVp-p	MAX4219/N	1AX4222		90		IVIHZ	
Slew Rate	SR	V <sub>OUT</sub> = 2V s	step			600		V/µs	
Settling Time to 0.1%	ts	V <sub>OUT</sub> = 2V s	step			45		ns	
Rise/Fall Time	t <sub>R</sub> , t <sub>F</sub>	V <sub>OUT</sub> = 100	mVp-p			1		ns	
Spurious-Free Dynamic Range	SFDR	$f_C = 5MHz$ ,	f <sub>C</sub> = 5MHz, V <sub>OUT</sub> = 2Vp-p				-72		
			Second harmonic			-72			
Harmonic Distortion	HD	$V_{OUT} = 2Vp-p,$ $f_{C} = 5MHz$		Third harmonic		-77		dBc	
		Total harmonic distortion				-71		1	
Third-Order Intercept	IP3	f = 10MHz				35		dBm	
Input 1dB Compression Point		f = 10MHz	f = 10MHz			11		dBm	
Differential Phase Error	DP	NTSC, R <sub>L</sub> =	150Ω			0.04		degrees	
Differential Gain Error	DG	NTSC, R <sub>L</sub> =	150Ω			0.03		%	
Input Noise-Voltage Density	e <sub>n</sub>	f = 10kHz	10			nV/√Hz			
Input Noise-Current Density	in	f = 10kHz				1.3		pA/√Hz	
Input Capacitance	CIN					1		pF	
Disabled Output Capacitance	Cout(OFF)	MAX4215/N	MAX4215/MAX4219, EN_ = 0V					pF	

### **AC ELECTRICAL CHARACTERISTICS (continued)**


 $(V_{CC} = +5V, V_{EE} = 0V, IN_{-} = 0V, EN_{-} = 5V, R_{L} = 100\Omega$  to  $V_{CC}/2$ , noninverting configuration,  $T_{A} = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_{A} = +25^{\circ}C$ .)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	Z <sub>OUT</sub>	f = 10MHz		200		mΩ
Buffer Enable Time	ton	MAX4215/MAX4219		100		ns
Buffer Disable Time	toff	MAX4215/MAX4219		1		μs
Buffer Gain Matching		MAX4217/MAX4219/MAX4222, f = 10MHz, V <sub>OUT</sub> = 100mVp-p		0.1		dB
All-Hostile Crosstalk	XTALK	MAX4217/MAX4219/MAX4222, f = 10MHz, V <sub>OUT</sub> = 2Vp-p		-95		dB


Note 2: PSR for single +5V supply tested with  $V_{EE} = 0V$ ,  $V_{CC} = +4.5V$  to +5.5V; for dual  $\pm 5V$  supply with  $V_{EE} = -4.5V$  to -5.5V,  $V_{CC} = +4.5V$  to +5.5V; and for single +3V supply with  $V_{EE} = 0V$ ,  $V_{CC} = +3.15V$  to +3.45V.

### \_Typical Operating Characteristics

 $(V_{CC} = +5V, V_{EE} = 0V, A_{VCL} = +2V/V, R_L = 100\Omega \text{ to } V_{CC}/2, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 









Typical Operating Characteristics (continued)

 $(V_{CC} = +5V, V_{EE} = 0V, A_{VCL} = +2V/V, R_L = 100\Omega \text{ to } V_{CC}/2, T_A = +25^{\circ}\text{C}, \text{ unless otherwise noted.})$ 



Typical Operating Characteristics (continued)

 $(V_{CC} = +5V, V_{EE} = 0V, A_{VCL} = +2V/V, R_L = 100\Omega \text{ to } V_{CC}/2, T_A = +25^{\circ}\text{C}, \text{ unless otherwise noted.})$ 




 $V_{CM}$  = 0.9V,  $R_L$  =  $100\Omega$  to GROUND

 $V_{IN} = 0.5V$ 

 $V_{CM}$  = 1.25V,  $R_L$  =  $100\Omega$  to GROUND

Typical Operating Characteristics (continued)

 $(V_{CC} = +5V, V_{EE} = 0V, A_{VCL} = +2V/V, R_L = 100\Omega \text{ to } V_{CC}/2, T_A = +25^{\circ}\text{C}, \text{ unless otherwise noted.})$ 



4

3

-50

-25

25

TEMPERATURE (°C)

50

75 100

2

8

POWER-SUPPLY VOLTAGE (V)

10

Pin Description

PIN								
MAX4214	MAX4215	MAX4217	MAX	K4219	MAX	X4222	NAME	FUNCTION
SOT23-5	SO/µMAX	SO/µMAX	SO	QSOP	so	QSOP		
_	1, 5	_	_	8, 9	_	8, 9	N.C.	No Connect. Not internally connected. Tie to ground or leave open.
1	6	_	_	_	_	_	OUT	Amplifier Output
2	4	4	11	13	11	13	VEE	Negative Power Supply or Ground (in single-supply operation)
3	3	_	_	_	_	_	IN+	Noninverting Input
4	2	_	_	_	_	_	IN-	Inverting Input
5	7	8	4	4	4	4	Vcc	Positive Power Supply
_	8	_	_	_		_	EN	Enable Amplifier
_	_	_	1	1	_	_	ENA	Enable Amplifier A
	_	_	3	3	_	_	ENB	Enable Amplifier B
_	_	_	2	2	_	_	ENC	Enable Amplifier C
_	_	1	7	7	1	1	OUTA	Amplifier A Output
_	_	2	6	6	2	2	INA-	Amplifier A Inverting Input
_	_	3	5	5	3	3	INA+	Amplifier A Noninverting Input
_	_	7	8	10	7	7	OUTB	Amplifier B Output
_	_	6	9	11	6	6	INB-	Amplifier B Inverting Input
_	_	5	10	12	5	5	INB+	Amplifier B Noninverting Input
_	_	_	14	16	8	10	OUTC	Amplifier C Output
_	_	_	13	15	9	11	INC-	Amplifier C Inverting Input
_	_	_	12	14	10	12	INC+	Amplifier C Noninverting Input
_	_	_	_	_	14	16	OUTD	Amplifier D Output
_	_	_	_	_	13	15	IND-	Amplifier D Inverting Input
_	_	_	_	_	12	14	IND+	Amplifier D Noninverting Input

### Detailed Description

The MAX4214/MAX4215/MAX4217/MAX4219/MAX4222 are single-supply, rail-to-rail output, voltage-feedback, closed-loop buffers that employ current-feedback techniques to achieve 600V/ $\mu$ s slew rates and 230MHz bandwidths. These buffers use internal 500 $\Omega$  resistors to provide a preset closed-loop gain of +2V/V in the noninverting configuration or -1V/V in the inverting configuration. Excellent harmonic distortion and differential gain/phase performance make them an ideal choice for a wide variety of video and RF signal-processing applications.

Local feedback around the buffer's output stage ensures low output impedance, which reduces gain sensitivity to load variations. This feedback also produces demand-driven current bias to the output transistors for ±120mA drive capability, while constraining total supply current to less than 7mA.

### \_Applications Information

#### Power Supplies

These devices operate from a single +3.15V to +11V power supply or from dual supplies of  $\pm 1.575V$  to  $\pm 5.5V$ . For single-supply operation, bypass the V<sub>CC</sub> pin to ground with a  $0.1\mu F$  capacitor as close to the pin as possible. If operating with dual supplies, bypass each supply with a  $0.1\mu F$  capacitor.

#### Selecting Gain Configuration

Each buffer in the MAX4214 family can be configured for a voltage gain of +2V/V or -1V/V. For a gain of +2V/V, ground the inverting terminal. Use the noninverting terminal as the signal input of the buffer (Figure 1a). Grounding the noninverting terminal and using the inverting terminal as the signal input configures the buffer for a gain of -1V/V (Figure 1b).




Figure 1a. Noninverting Gain Configuration ( $A_V = +2V/V$ )

Since the inverting input exhibits a  $500\Omega$  input impedance, terminate the input with a  $56\Omega$  resistor when configured for an inverting gain in  $50\Omega$  applications (terminate with  $88\Omega$  in  $75\Omega$  applications). Terminate the input with a  $49.9\Omega$  resistor in the noninverting case. Output terminating resistors should directly match cable impedances in either configuration.

#### Layout Techniques

Maxim recommends using microstrip and stripline techniques to obtain full bandwidth. To ensure the PC board does not degrade the buffer's performance, design it for a frequency greater than 1GHz. Pay careful attention to inputs and outputs to avoid large parasitic capacitance. Whether or not you use a constantimpedance board, observe the following guidelines when designing the board:

- Don't use wire-wrapped boards. They are too inductive.
- Don't use IC sockets. They increase parasitic capacitance and inductance.
- Use surface-mount instead of through-hole components for better high-frequency performance.
- Use a PC board with at least two layers; it should be as free from voids as possible.
- Keep signal lines as short and as straight as possible. Do not make 90° turns; round all corners.

Input Voltage Range and Output Swing The MAX4214 family's input range extends from (VEE - 100mV) to (VCC - 2.25V). Input ground sensing increases the dynamic range for single-supply applications. The outputs drive a  $2k\Omega$  load to within 60mV of the power-supply rails. With smaller resistive loads, the output swing is reduced as shown in the Electrical Characteristics and Typical Operating Characteristics.




Figure 1b. Inverting Gain Configuration ( $A_V = -1V/V$ )

As the load resistance decreases, the useful input range is effectively limited by the output drive capability, since the buffers have a fixed voltage gain of +2V/V or -1V/V.

For example, a  $50\Omega$  load can typically be driven from 40mV above V<sub>EE</sub> to 1.6V below V<sub>CC</sub>, or 40mV to 3.4V when operating from a single +5V supply. If the buffer is operated in the noninverting, gain of +2V/V configuration with the inverting input grounded, the useful input voltage range becomes 20mV to 1.7V instead of the -100mV to 2.75V indicated by the *Electrical Charac teristics*. Beyond the useful input range, the buffer output is a nonlinear function of the input, but it will not undergo phase reversal or latchup.

#### Enable

The MAX4215 and MAX4219 have an enable feature (EN\_) that allows the buffer to be placed in a low-power state. When the buffers are disabled, the supply current is reduced to 400µA per buffer.

As the voltage at the EN\_ pin approaches the negative supply rail, the EN\_ input current rises. Figure 2 shows a graph of EN\_ input current versus EN\_ pin voltage. Figure 3 shows the addition of an optional resistor in series with the EN pin, to limit the magnitude of the current increase. Figure 4 displays the resulting EN pin input current to voltage relationship.

#### Disabled Output Resistance

The MAX4214/MAX4215/MAX4217/MAX4219/MAX4222 include internal protection circuitry that prevents damage to the precision input stage from large differential input voltages (Figure 5). This protection circuitry con-

sists of five back-to-back Schottky diodes between IN\_+ and IN\_-. These diodes reduce the disabled output resistance from 1k $\Omega$  to  $500\Omega$  when the output voltage is 3V greater or less than the voltage at IN\_+. Under these conditions, the input protection diodes will be forward biased, lowering the disabled output resistance to  $500\Omega$ .

Output Capacitive Loading and Stability
The MAX4214 family provides maximum AC performance with no load capacitance. This is the case when
the load is a properly terminated transmission line.
These devices are designed to drive up to 20pF of load
capacitance without oscillating, but AC performance
will be reduced under these conditions.




Figure 3. Circuit to Reduce Enable Logic-Low Input Current




Figure 2. Enable Logic-Low Input Current vs. Enable Logic-Low Threshold




Figure 4. Enable Logic-Low Input Current vs. Enable Logic-Low Threshold with  $10k\Omega$  Series Resistor




Figure 5. Input Protection Circuit




Figure 7. Driving a Capacitive Load Through an Isolation Resistor

Driving large capacitive loads increases the chance of oscillations occurring in most amplifier circuits. This is especially true for circuits with high loop gains, such as voltage followers. The buffer's output resistance and the load capacitor combine to add a pole and excess phase to the loop response. If the frequency of this pole is low enough to interfere with the loop response and degrade phase margin sufficiently, oscillations can occur.

A second problem when driving capacitive loads results from the amplifier's output impedance, which looks inductive at high frequencies. This inductance forms an L-C resonant circuit with the capacitive load, which causes peaking in the frequency response and degrades the amplifier's gain margin.




Figure 6. Small-Signal Gain vs. Frequency with Load Capacitance and No Isolation Resistor




Figure 8. Isolation Resistance vs. Capacitive Load

Figure 6 shows the devices' frequency response under different capacitive loads. To drive loads with greater than 20pF of capacitance or to settle out some of the peaking, the output requires an isolation resistor like the one shown in Figure 7. Figure 8 is a graph of the optimal isolation resistor versus load capacitance. Figure 9 shows the frequency response of the MAX4214/MAX4215/MAX4217/MAX4219/MAX4222 when driving capacitive loads with a  $27\Omega$  isolation resistor.

Coaxial cables and other transmission lines are easily driven when properly terminated at both ends with their characteristic impedance. Driving back-terminated transmission lines essentially eliminates the lines' capacitance.





Figure 9. Small-Signal Gain vs. Frequency with Load Capacitance and  $27\Omega$  Isolation Resistor

# Typical Application Circuit




### Chip Information


PART	NO. OF TRANSISTORS
MAX4214	95
MAX4215	95
MAX4217	190
MAX4219	299
MAX4222	362

SUBSTRATE CONNECTED TO VEE


Pin Configurations (continued)




Tape-and-Reel Information




\_Package Information




Package Information (continued)





Package Information (continued)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.