

2Msps/3Msps, Low-Power, Serial 12-/10-/8-Bit ADCs

General Description

The MAX11102/MAX11103/MAX11105/MAX11106/MAX11110

MAX11111/MAX11115/MAX11116/MAX11117 are 12-/10-

/8-bit, compact, high-speed, low-power, successive

approximation analog-to-digital converters (ADCs).

These high-performance ADCs include a high-dynamic range sample-and-hold and a high-speed serial inter-

face. These ADCs accept a full-scale input from 0V to the

The MAX11102/MAX11103/MAX11106/MAX11111 fea-

ture dual, single-ended analog inputs connected to the

ADC core using a 2:1 MUX. The devices also include a

separate supply input for data interface and a dedicated

input for reference voltage. In contrast, the single-chan-

nel devices generate the reference voltage internally

These ADCs operate from a 2.2V to 3.6V supply and consume only 8.3mW at 3Msps and 6.2mW at 2Msps.

The devices include full power-down mode and fast

wake-up for optimal power management and a high-

speed 3-wire serial interface. The 3-wire serial interface

directly connects to SPI™, QSPI™, and MICROWIRE™

Excellent dynamic performance, low voltage, low power.

verters ideal for portable battery-powered data-acquisition applications, and for other applications that demand

These ADCs are available in a 10-pin TDFN package,

10-pin µMAX® package, and a 6-pin SOT23 package. These devices operate over the -40°C to +125°C tem-

low-power consumption and minimal space.

ease of use, and small package size make these con-

power supply or to the reference voltage.

from the power supply.

devices without external logic.

Features

- 2Msps/3Msps Conversion Rate, No Pipeline Delay
- ♦ 12-/10-/8-Bit Resolution
- 1-/2-Channel, Single-Ended Analog Inputs
- Low-Noise 73dB SNR
- Variable I/O: 1.5V to 3.6V (Dual-Channel Only) Allows the Serial Interface to Connect Directly to 1.5V, 1.8V, 2.5V, or 3V Digital Systems
- 2.2V to 3.6V Supply Voltage
- Low Power 8.3mW at 3Msps 6.2mW at 2Msps Very Low Power Consumption at 2.5µA/ksps
- External Reference Input (Dual-Channel Devices Only)
- 1.3µA Power-Down Current
- ♦ SPI-/QSPI-/MICROWIRE-Compatible Serial Interface
- 10-Pin, 3mm x 3mm TDFN Package
- 10-Pin, 3mm x 5mm µMAX Package
- 6-Pin, 2.8mm x 2.9mm SOT23 Package
- ♦ Wide -40°C to +125°C Operation

Applications

Data Acquisition Portable Data Logging Medical Instrumentation **Battery-Operated Systems Communication Systems** Automotive Systems

Ordering Information

PART	PIN-PACKAGE	BITS	SPEED (Msps)	NO. OF CHANNELS
MAX11102AUB+	10 µMAX-EP*	12	2	2
MAX11102ATB+**	10 TDFN-EP*	12	2	2
MAX11103AUB+	10 µMAX-EP*	12	3	2

Ordering Information continued at end of data sheet.

Note: All devices are specified over the -40°C to +125°C operating temperature range.

- +Denotes a lead(Pb)-free/RoHS-compliant package.
- *EP = Exposed pad.

perature range.

**Future product—contact factory for availability.

SPI and QSPI are trademarks of Motorola. Inc.

MICROWIRE is a trademark of National Semiconductor Corp. µMAX is a registered trademark of Maxim Integrated Products, Inc.

N/IXI/N

Maxim Integrated Products 1 For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

VDD to GND	0.3V to +4V
REF, OVDD, AIN1, AIN2, AIN to GND	0.3V to the lower of
	(V _{DD} + 0.3V) and +4V
CS, SCLK, CHSEL, DOUT TO GND	0.3V to the lower of
(V	OVDD + 0.3V) and +4V
AGND to GND	0.3V to +0.3V
Input/Output Current (all pins)	50mA
Continuous Power Dissipation (T _A = +7	0°C)

6-Pin SOT23 (derate 8.7mW/°C above +70°C)..........696mW

10-Pin TDFN (derate 24.4mW/°C above +70°C)	1951mW
10-Pin µMAX (derate 8.8mW/°C above +70°C)7	07.3mW
Operating Temperature Range40°C to	+125°C
Junction Temperature	.+150°C
Storage Temperature Range65°C to	+150°C
Lead Temperature (soldering, 10s)	.+300°C
Soldering Temperature (reflow)	.+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS (MAX11102/MAX11103/MAX11105)

 $(V_{DD} = 2.2V \text{ to } 3.6V, V_{REF} = V_{DD}, V_{OVDD} = V_{DD}, f_{SCLK} = 48MHz, 50\% duty cycle, 3Msps (MAX11103); f_{SCLK} = 32MHz, 50\% duty cycle, 2Msps (MAX11102/MAX11105), C_{DOUT} = 10pF, T_A = -40°C to +125°C, unless otherwise noted. Typical values are at T_A = +25°C.)$

PARAMETER	SYMBOL	CONDITIONS		ТҮР	МАХ	UNITS
DC ACCURACY						
Resolution		12 bits	12			Bits
Integral Nonlinearity	INL				±1	LSB
Differential Nonlinearity	DNL	No missing codes			±1	LSB
Offset Error	OE			±0.3	±3	LSB
Gain Error	GE	Excluding offset and reference errors ±1 ±3				LSB
Total Unadjusted Error	TUE			±1.5		LSB
Channel-to-Channel Offset Matching		MAX11102/MAX11103		±0.4		LSB
Channel-to-Channel Gain Matching		MAX11102/MAX11103		±0.05		
DYNAMIC PERFORMANCE (MA	X11102/MAX	11105: f _{IN} = 0.5MHz, MAX11103: f _{IN} = 1MH	lz)			
Signal-to-Noise and Distortion	SINAD	MAX11103	70	72		dB
	SINAD	MAX11102/MAX11105	70	72.5		uв
Signal to Naiso Datio	SNR	MAX11103	70.5	72		dB
Signal-to-Noise Ratio		MAX11102/MAX11105	70.5	73		uв
Total Harmonic Distortion	THD	MAX11103		-85	-75	dB
Total Harmonic Distortion		MAX11102/MAX11105		-85	-76	uв
Spurious-Free Dynamic Range	SEDR	MAX11103	76	85		dB
Spundus-Tree Dynamic Hange	51011	MAX11102/MAX11105	77	85		ub
Intermodulation Distortion	IMD	f1 = 1.0003MHz, f2 = 0.99955MHz (MAX11103), f1 = 500.15kHz, f2 = 499.56 kHz (MAX11102/MAX11105)		-84		dB
Full-Power Bandwidth		-3dB point		40		MHz
Full-Linear Bandwidth		SINAD > 68dB		2.5		MHz

ELECTRICAL CHARACTERISTICS (MAX11102/MAX11103/MAX11105) (continued)

 $(V_{DD} = 2.2V \text{ to } 3.6V, V_{REF} = V_{DD}, V_{OVDD} = V_{DD}, f_{SCLK} = 48MHz, 50\% duty cycle, 3Msps (MAX11103); f_{SCLK} = 32MHz, 50\% duty cycle, 2Msps (MAX11102/MAX11105), C_{DOUT} = 10pF, T_A = -40°C to +125°C, unless otherwise noted. Typical values are at T_A = +25°C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Small-Signal Bandwidth				45		MHz
Crosstalk		MAX11102/MAX11103		-90		dB
CONVERSION RATE						
T I I I		MAX11103	0.03		3	
Throughput	ignal Bandwidth Ik MAX11102/MAX11103 FISION RATE hput MAX11102/MAX11103 MAX11102/MAX11105 sion Time MAX11103 MAX11102/MAX11105 idn Time tACQ e Delay e Jitter Cock Frequency fCLK MAX11103 MAX11103 MAX11102/MAX11105 GINPUT (AIN1, AIN2/AIN) Ditage Range VINA_ apacitance VINA_ apacitance VINA_ apacitance VINA_ track Hold NAL REFERENCE INPUT (REF) (MAX11102/MAX11103) ice Input Voltage Range VREF ice Input Capacitance CREF LINPUTS (SCLK, CS, CHSEL) nput High Voltage VIL (Note 2) nput Hysteresis VHYST (Note 2) nput Hysteresis VHYST (Note 2) nput Leakage Current IIL Inputs at GND or VDD nput Capacitance CIN LOUTPUT (DOUT) High Voltage VOL ISUNK = 200µA (Note 2) peedance Leakage IOL SUPPLY	MAX11102/MAX11105	0.02		2	Msps
		MAX11103	260			
Conversion Time		MAX11102/MAX11105	391			ns
Acquisition Time	tacq		52			
Aperture Delay		From CS falling edge		4		ns
Aperture Jitter				15		ps
	form	MAX11103	0.48		48	
Serial-Clock Frequency	I ICLK	MAX11102/MAX11105	0.32		32	MHz
ANALOG INPUT (AIN1, AIN2/AIN)					
Input Voltage Range	Vina_		0		VREF	V
Input Leakage Current	IILA			2nA	±1	μA
	0	Track		20		
input Capacitance	CAIN_	Hold		4		pF
EXTERNAL REFERENCE INPUT	(REF) (MAX	11102/MAX11103)				
Reference Input Voltage Range	VREF		1		V _{DD} + 0.05	V
Reference Input Leakage Current	lilr	Conversion stopped		0.005	±1	μA
Reference Input Capacitance	CREF			5		рF
DIGITAL INPUTS (SCLK, CS, CH	SEL)					
Digital Input High Voltage	VIH	(Note 2)	75			%OVDD
Digital Input Low Voltage	VIL	(Note 2)			25	%OVDD
Digital Input Hysteresis	VHYST	(Note 2)		15		%OVDD
Digital Input Leakage Current	II.	Inputs at GND or V _{DD}		1nA	±1	μA
Digital Input Capacitance	CIN			2		рF
DIGITAL OUTPUT (DOUT)	•					•
Output High Voltage	Voh	ISOURCE = 200µA (Note 2)	85			%OVDD
Output Low Voltage	Vol	ISINK = 200µA (Note 2)			15	%OVDD
High-Impedance Leakage Current	IOL				±1.0	μA
High-Impedance Output Capacitance	Соит			4		pF
POWER SUPPLY			1			
Positive Supply Voltage	VDD		2.2		3.6	V
Digital I/O Supply Voltage	Vovdd	MAX11102/MAX11103	1.5		Vdd	V

ELECTRICAL CHARACTERISTICS (MAX11102/MAX11103/MAX11105) (continued)

 $(V_{DD} = 2.2V \text{ to } 3.6V, V_{REF} = V_{DD}, V_{OVDD} = V_{DD}, f_{SCLK} = 48MHz, 50\% \text{ duty cycle, 3Msps (MAX11103); f}_{SCLK} = 32MHz, 50\% \text{ duty cycle, 2Msps (MAX11102/MAX11105), C}_{DOUT} = 10pF, T_A = -40^{\circ}C \text{ to } +125^{\circ}C, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	МАХ	UNITS
		fSAMPLE = 3Msps, MAX11103, VIN = GND			3.3	
Positive Supply Current (Full-Power Mode)	IVDD	$f_{SAMPLE} = 2Msps, MAX11102/MAX11105, V_{IN} = GND$		4	2.6	mA
		MAX11103, V _{IN} = GND			0.33	
	Iovdd	MAX11102, VIN = GND			0.22	
Positive Supply Current (Full-	h (DD	MAX11103		1.98		
Power Mode), No Clock	IVDD	MAX11102/MAX11105		1.48		mA
Power-Down Current	IPD	Leakage only		1.3	10	μA
Line Rejection		V _{DD} = 2.2V to 3.6V, V _{REF} = 2.2V		0.7		LSB/V
TIMING CHARACTERISTICS (No	te 3)					
Quiet Time	tQ		4			ns
CS Pulse Width	t1		10			ns
CS Fall to SCLK Setup	t2		5			ns
CS Falling Until DOUT High Impedance Disabled	t3	(Note 1)	1			ns
Data Access Time After SCLK		Figure 2, VOVDD = 2.2V - 3.6V			15	
Falling Edge	t4	Figure 2, VOVDD = 1.5V - 2.2V			16.5	ns
SCLK Pulse Width Low	t5	Percentage of clock period	40		60	%
SCLK Pulse Width High	t ₆	Percentage of clock period	40		60	%
Data Hold Time from SCLK Falling Edge	t7	Figure 3	5			ns
SCLK Falling Until DOUT High Impedance	t8	Figure 4 (Note 1)	2.5		14	ns
Power-Up Time		Conversion cycle			1	Cycle

ELECTRICAL CHARACTERISTICS (MAX11106/MAX11110/MAX11117))

 $(V_{DD} = 2.2V \text{ to } 3.6V, V_{REF} = V_{DD}, V_{OVDD} = V_{DD}, f_{SCLK} = 48MHz, 50\% duty cycle, 3Msps (MAX11106/MAX11117); f_{SCLK} = 32MHz, 50\% duty cycle, 2Msps (MAX11110), C_{DOUT} = 10pF, T_A = -40^{\circ}C \text{ to } +125^{\circ}C, unless otherwise noted. Typical values are at T_A = +25^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
DC ACCURACY		^					
Resolution		10 bits	10			Bits	
Integral Nonlinearity	INL				±0.5	LSB	
Differential Nonlinearity	DNL	No missing codes			±0.5	LSB	
Offset Error	OE	MAX11106/MAX11110		±0.3	±1.2	LSB	
	UE	MAX11117		±0.5	±1.65	LOD	
Gain Error	GE	Excluding offset and reference errors, MAX11106/MAX11110		±0.15	±1	LSB	
		MAX11117		±0.7	±1.4	-	

M/IXI/M

ELECTRICAL CHARACTERISTICS (MAX11106/MAX11110/MAX11117) (continued)

(VDD = 2.2V to 3.6V, VREF = VDD, VOVDD = VDD, fSCLK = 48MHz, 50% duty cycle, 3Msps (MAX11106/MAX11117); fSCLK = 32MHz, 50% duty cycle, 2Msps (MAX11110), CDOUT = 10pF, TA = -40°C to +125°C, unless otherwise noted. Typical values are at TA = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Total Unadjusted Error	TUE			±1		LSB
Channel-to-Channel Offset Matching		MAX11106		±0.1		LSB
Channel-to-Channel Gain Matching		MAX11106		±0.1		LSB
DYNAMIC PERFORMANCE (MAX	X11106/MAX	11117: fin = 1MHz, MAX11110: fin = 0.5M	Hz)			
Cignal to Naise and Distortion	SINAD	MAX11106/MAX11117	59	61.5		dD
Signal-to-Noise and Distortion	SINAD	MAX11110	60.5	61.5		dB
Signal to Naisa Datio	SNR	MAX11106/MAX11117	59	61.5		dB
Signal-to-Noise Ratio		MAX11110	60.5	61.5		uБ
Total Harmonic Distortion	THD	MAX11106/MAX11117		-85	-74	dB
		MAX11110		-85	-73	uВ
Spurious Free Dynamia Panga	SFDR	MAX11106/MAX11117	75			dB
Spurious-Free Dynamic Range	SFUR	MAX11110	75			uБ
Intermodulation Distortion	IMD	f ₁ = 1.0003MHz, f ₂ = 0.99955MHz (MAX11106/MAXX11117); f ₁ = 500.15kHz, f ₂ = 499.56 kHz (MAX11110)		-82		dB
Full-Power Bandwidth		-3dB point		40		MHz
Full-Linear Bandwidth		SINAD > 60dB		2.5		MHz
Small-Signal Bandwidth				45		MHz
Crosstalk		MAX11106		-90		dB
CONVERSION RATE						
Thursday		MAX11106/MAX11117	0.03		3	Msps
Throughput		MAX11110	0.02		2	Msps
Occurrencian Time		MAX11106/MAX11117	260			ns
Conversion Time		MAX11110	391			ns
Acquisition Time	tacq		52			ns
Aperture Delay		From CS falling edge		4		ns
Aperture Jitter				15		ps
	fa	MAX11106/MAX11117	0.48		48	N 41 1-
Serial-Clock Frequency	fCLK	MAX11110	0.32		32	MHz
ANALOG INPUT (AIN1/AIN2 for	MAX11106) (AIN for MAX11110/MAX11117)				
Input Voltage Range	VINA		0		VREF	V
Input Leakage Current	IILA			2nA	±1	μΑ
Input Canaditance	Com	Track		20		~ ~ ~
Input Capacitance	CAIN_	Hold		4		pF
EXTERNAL REFERENCE INPUT	(REF) (MAX	11106)				
Reference Input Voltage Range	VREF		1	VD	D + 0.05	V
Reference Input Leakage Current	lilr	Conversion stopped		0.005	±1	μA



ELECTRICAL CHARACTERISTICS (MAX11106/MAX11110/MAX11117) (continued)

 $(V_{DD} = 2.2V \text{ to } 3.6V, V_{REF} = V_{DD}, V_{OVDD} = V_{DD}, f_{SCLK} = 48MHz, 50\% duty cycle, 3Msps (MAX11106/MAX11117); f_{SCLK} = 32MHz, 50\% duty cycle, 2Msps (MAX11110), C_{DOUT} = 10pF, T_A = -40°C to +125°C, unless otherwise noted. Typical values are at T_A = +25°C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Reference Input Capacitance	CREF			5		pF
DIGITAL INPUTS (SCLK, CS, CI	ISEL)					
Digital Input High Voltage	VIH	(Note 2)	75			%OVDD
Digital Input Low Voltage	VIL	(Note 2)			25	%OVDD
Digital Input Hysteresis	VHYST	(Note 2)		15		%OVDD
Digital Input Leakage Current	ΙL	Inputs at GND or VDD		0.001	±1	μA
Digital Input Capacitance	CIN			2		pF
DIGITAL OUTPUT (DOUT)						
Output High Voltage	Voh	ISOURCE = 200µA (Note 2)	85			%OVDD
Output Low Voltage	Vol	ISINK = 200µA (Note 2)			15	%OVDD
High-Impedance Leakage Current	IOL				±1.0	μA
High-Impedance Output Capacitance	Соит			4		pF
POWER SUPPLY						
Positive Supply Voltage	VDD		2.2		3.6	V
Digital I/O Supply Voltage	Vovdd	MAX11106	1.5		Vdd	V
Positive Supply Current (Full- Power Mode)		fSAMPLE = 3Msps, MAX11106, VIN = GND			3.3	
	IVDD	fSAMPLE = 2Msps, MAX11110, VIN = GND			2.6	
		fSAMPLE = 3Msps, MAX11117, VIN = GND			3.55	- mA
	IOVDD	MAX11106			0.33	
Positive Supply Current (Full-	h la b	MAX11106/MAX11117		1.98		
Power Mode), No Clock	IVDD	MAX11110		1.48		mA
Power-Down Current	IPD	Leakage only		1.3	10	μA
Line Rejection		V _{DD} = 2.2V to 3.6V, V _{REF} = 2.2V		0.17		LSB/V
TIMING CHARACTERISTICS (N	lote 3)					
Quiet Time	tQ		4			ns
CS Pulse Width	t1		10			ns
CS Fall to SCLK Setup	t2		5			ns
CS Falling Until DOUT High Impedance Disabled	t3	(Note 1)	1			ns
Data Access Time After SCLK		VOVDD = 2.2V - 3.6V			15	
Falling Edge	t4	Figure 2 VovDD = 1.5V - 2.2V			16.5	ns
SCLK Pulse Width Low	t5	Percentage of clock period	40		60	%
SCLK Pulse Width High	t ₆	Percentage of clock period	40		60	%
Data Hold Time from SCLK Falling Edge	t7	Figure 3	5			ns
SCLK Falling Until DOUT High Impedance	t8	Figure 4 (Note 1)	2.5		14	ns
Power-Up Time		Conversion cycle			1	Cycle

ELECTRICAL CHARACTERISTICS (MAX11111/MAX11115/MAX11116)

 $(V_{DD} = 2.2V \text{ to } 3.6V, V_{REF} = V_{DD}, V_{OVDD} = V_{DD}, f_{SCLK} = 48MHz, 50\% duty cycle, 3Msps (MAX11111/MAX11116); f_{SCLK} = 32MHz, 50\% duty cycle, 2Msps (MAX11115), C_{DOUT} = 10pF, T_A = -40^{\circ}C \text{ to } +125^{\circ}C, unless otherwise noted. Typical values are at T_A = +25^{\circ}C.)$

PARAMETER	PARAMETER SYMBOL CONDITIONS MIN TYP		MAX	UNITS			
DC ACCURACY	·						
Resolution		8 bits	8			Bits	
Integral Nonlinearity	INL				±0.25	LSB	
Differential Nonlinearity	DNL	No missing codes			±0.25	LSB	
Offset Error	OE			±0.45	±0.75	LSB	
Gain Error	GE	Excluding offset and reference errors		±0.04	±0.5	LSB	
Total Unadjusted Error	TUE			±0.75		LSB	
Channel-to-Channel Offset Matching		MAX11111		0.025		LSB	
Channel-to-Channel Gain Matching		MAX11111		0.025		LSB	
DYNAMIC PERFORMANCE (MA	X11111/MAX1	1116: f _{IN} = 1MHz, MAX11115: f _{IN} = 500kH	lz)				
Signal to Noise and Distortion		MAX11111/MAX11116	49	49.5			
Signal-to-Noise and Distortion	SINAD	MAX11115	49	49.5		dB	
Circal ta Naisa Datia		MAX11111/MAX11116	49	49.5		-10	
Signal-to-Noise Ratio SNR		MAX11115	49	49.5		dB	
Total Harmonia Distortion	TUD	MAX11111/MAX11116		-70	-66	dB	
Total Harmonic Distortion	THD	MAX11115		-75	-67		
Courieus Free Duramie Denge		MAX11111/MAX11116	63	66		-10	
Spurious-Free Dynamic Range	SFDR	MAX11115	63	66		- dB	
Intermodulation Distortion	IMD	$ f_1 = 1.0003MHz, f_2 = 0.99955MHz \\ (MAX11111/MAX11116); \\ f_1 = 500.15kHz, f_2 = 499.56kHz \\ (MAX11115) $	-65			dB	
Full-Power Bandwidth		-3dB point		40		MHz	
Full-Linear Bandwidth		SINAD > 49dB		2.5		MHz	
Small-Signal Bandwidth				45		MHz	
Crosstalk		MAX11111		-90		dB	
CONVERSION RATE	·						
Throughout		MAX11111/MAX11116	0.03		3	Maraa	
Throughput		MAX11115	0.02		2	Msps	
		MAX11111/MAX11116	260				
Conversion Time		MAX11115	391			ns	
Acquisition Time	tacq		52			ns	
Aperture Delay		From CS falling edge		4		ns	
Aperture Jitter				15		ps	
Sorial Clock Fragmanay	form	MAX11111/MAX11116	0.48		48		
Serial-Clock Frequency	fCLK	MAX11115	0.32 32		32	– MHz	

ELECTRICAL CHARACTERISTICS (MAX11111/MAX11115/MAX11116) (continued)

 $(V_{DD} = 2.2V \text{ to } 3.6V, V_{REF} = V_{DD}, V_{OVDD} = V_{DD}, f_{SCLK} = 48MHz, 50\% duty cycle, 3Msps (MAX11111/MAX11116); f_{SCLK} = 32MHz, 50\% duty cycle, 2Msps (MAX11115), C_{DOUT} = 10pF, T_A = -40°C to +125°C, unless otherwise noted. Typical values are at T_A = +25°C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	МАХ	UNITS
ANALOG INPUT (AIN1/AIN2 for M	AX11111)(A	N for MAX11115/MAX11116)				
Input Voltage Range	Vina_		0		VREF	v
Input Leakage Current	IILA			2nA	±1	μA
	0	Track		20		
Input Capacitance	Cain	Hold		4		pF
EXTERNAL REFERENCE INPUT (REF)					
Reference Input Voltage Range	Vref		1		V _{DD} + 0.05	V
Reference Input Leakage Current	l _{ILR}	Conversion stopped		0.005	±1	μA
Reference Input Capacitance	CREF			5		рF
DIGITAL INPUTS (SCLK, CS)						
Digital Input High Voltage	VIH	(Note 2)	75			%OVDD
Digital Input Low Voltage	VIL	(Note 2)			25	%OVDD
Digital Input Hysteresis	VHYST	(Note 2)		15		%OVDD
Digital Input Leakage Current	١ _{IL}	Inputs at GND or VDD		0.001	±1	μA
Digital Input Capacitance	CIN			2		рF
DIGITAL OUTPUT (DOUT)						
Output High Voltage	Voh	ISOURCE = 200µA (Note 2)	85			%OVDD
Output Low Voltage	VOL	ISINK = 200µA (Note 2)			15	%OVDD
High-Impedance Leakage Current	IOL				±1.0	μA
High-Impedance Output Capacitance	Соит			4		pF
POWER SUPPLY			·			•
Positive Supply Voltage	VDD		2.2		3.6	V
Digital I/O Supply Voltage	Vovdd	MAX11111	1.5		Vdd	V
		f _{SAMPLE} = 3Msps, MAX11111, V _{IN} = GND			3.3	
Positive Supply Current (Full- Power Mode)	IVDD	f _{SAMPLE} = 2Msps, MAX11115, V _{IN} = GND			2.6	mA
		f _{SAMPLE} = 3Msps, MAX11116, V _{IN} = GND			3.55	
Positive Supply Current (Full-		MAX11111/MAX11116, VIN = GND		1.98		
Power Mode), No Clock	IVDD	MAX11115, V _{IN} = GND		1.48		mA
Power-Down Current	IPD	Leakage only		1.3	10	μA
Line Rejection		$V_{DD} = 2.2V$ to 3.6V, $V_{REF} = 2.2V$		0.17		LSB/V
TIMING CHARACTERISTICS (Note	e 3)					
Quiet Time	tQ		4			ns
CS Pulse Width	t1		10			ns
CS Fall to SCLK Setup	t2		5			ns

ELECTRICAL CHARACTERISTICS (MAX11111/MAX11115/MAX11116) (continued)

(VDD = 2.2V to 3.6V, VREF = VDD, VOVDD = VDD, fSCLK = 48MHz, 50% duty cycle, 3Msps (MAX11111/MAX11116); fSCLK = 32MHz, 50% duty cycle, 2Msps (MAX11115), CDOUT = 10pF, TA = -40°C to +125°C, unless otherwise noted. Typical values are at TA = +25°C.)

PARAMETER	SYMBOL	co	ONDITIONS	MIN	ΤΥΡ ΜΑΧ	UNITS
CS Falling Until DOUT High Impedance Disabled	t3	(Note 1)		1		ns
Data Access Time After SCLK Falling Edge	t4	Figure 2	V _{OVDD} = 2.2V - 3.6V V _{OVDD} = 1.5V - 2.2V		15 16.5	ns
SCLK Pulse Width Low	t5	Percentage of c	lock period	40	60	%
SCLK Pulse Width High	t6	Percentage of c	lock period	40	60	%
Data Hold Time from SCLK Falling Edge	t7	Figure 3		5		ns
SCLK Falling Until DOUT High Impedance	t8	Figure 4 (Note 1)		2.5	14	ns
Power-Up Time		Conversion cycl	e		1	Cycles

Note 1: Guaranteed by design and characterization; not production tested.

Note 2: V_{OVDD} is tied to V_{DD} internally for all SOT devices.

Note 3: All timing specifications given are with a 10pF load capacitor.



Figure 1. Interface Signals for Maximum Throughput, 12-Bit Devices



Figure 2. Setup Time After SCLK Falling Edge

Figure 3. Hold Time After SCLK Falling Edge



Figure 4. SCLK Falling Edge DOUT Three-State





MAX11102/03/05/06/10/11/15/16/17

(MAX11103AUB+, $T_A = +25^{\circ}C$, unless otherwise noted.)

_μMAX Typical Operating Characteristics (continued)

(MAX11103AUB+, $T_A = +25^{\circ}C$, unless otherwise noted.)













REFERENCE CURRENT vs. SAMPLING RATE



SNR vs. REFERENCE VOLTAGE



MAX11102/03/05/06/10/11/15/16/17

SOT Typical Operating Characteristics

(MAX11105AUB+, $T_A = +25^{\circ}C$, unless otherwise noted.)





DFFSET ERROR (LSB)







GAIN ERROR vs. TEMPERATURE



SNR AND SINAD vs. Analog input frequency



SOT Typical Operating Characteristics (continued)

(MAX11105AUB+, $T_A = +25^{\circ}C$, unless otherwise noted.)





500kHz SINE-WAVE INPUT (16,834-POINT FFT PLOT)











//IXI//

Pin Configurations



_Pin Description

PIN				
TDFN	μΜΑΧ	SOT23	NAME	FUNCTION
1	1	_	AIN1	Analog Input Channel 1. Single-ended analog input with respect to AGND with range of 0V to VREF.
2	2	_	AIN2	Analog Input Channel 2. Single-ended analog input with respect to AGND with range of 0V to VREF.
	_	3	AIN	Analog Input Channel. Single-ended analog input with respect to GND with range of 0V to VDD.
—	—	2	GND	Ground. Connect GND to the GND ground plane.
3	3	—	AGND	Analog Ground. Connect AGND directly the GND ground plane.
4	4		REF	External Reference Input. REF defines the signal range of the input signal AIN1/AIN2: 0V to VREF. The range of VREF is 1V to VDD. Bypass REF to AGND with 10 μ F II 0.1 μ F capacitor.
5	5	1	VDD	Positive Supply Voltage. Bypass V_{DD} with a 10 μ F II 0.1 μ F capacitor to GND. V_{DD} range is 2.2V to 3.6V. For the SOT23 package, V_{DD} also defines the signal range of the input signal AIN: 0V to V_{DD} .
6	6	6	CS	Active-Low Chip-Select Input. The falling edge of $\overline{\text{CS}}$ samples the analog input signal, starts a conversion, and frames the serial data transfer.
7	7	_	CHSEL	Channel Select. Set CHSEL high to select AIN2 for conversion. Set CHSEL low to select AIN1 for conversion.
8	8		OVDD	Digital Interface Supply for SCLK, \overline{CS} , DOUT, and CHSEL. The OVDD range is 1.5V to V _{DD} . Bypass OVDD with a 10µF II 0.1µF capacitor to GND.
9	9	5	DOUT	Three-State Serial Data Output. ADC conversion results are clocked out on the falling edge of SCLK, MSB first. See Figure 1.
10	10	4	SCLK	Serial Clock Input. SCLK drives the conversion process. DOUT is updated on the fall- ing edge of SCLK. See Figures 2 and 3.
EP	EP	_	GND	Exposed Pad. Connect EP directly to a solid ground plane. Devices do not operate when EP is not connected to ground!



Typical Operating Circuit



MAX11102/03/05/06/10/11/15/16/17

Detailed Description

The MAX11102/MAX11103/MAX11105/MAX11106/MAX11110/ MAX11111/MAX11115/MAX11116/MAX11117 are fast, 12-/10-/8-bit, low-power, single-supply ADCs. The devices operate from a 2.2V to 3.6V supply and consume only 8.3mW at 3Msps and 6.2mW at 2Msps. The 3Msps devices are capable of sampling at full rate when driven by a 48MHz clock and the 2Msps devices can sample at full rate when driven by a 32MHz clock. The dual-channel devices provide a separate digital supply input (OVDD) to power the digital interface enabling communication with 1.5V, 1.8V, 2.5V, or 3V digital systems.

The conversion result appears at DOUT, MSB first, with a leading zero followed by the 12-bit, 10-bit, or 8-bit result. A 12-bit result is followed by two trailing zeros, a 10-bit result is followed by four trailing zeros, and an 8-bit result is followed by six trailing zeros. See Figures 1 and 5.

The dual-channel devices feature a dedicated reference input (REF). The input signal range for AIN1/AIN2 is defined as 0V to V_{REF} with respect to AGND. The single-channel devices use VDD as the reference. The input signal range of AIN is defined as 0V to VDD with respect to GND.

These ADCs include a power-down feature allowing minimized power consumption at 2.5µA/ksps for lower throughput rates. The wake-up and power-down feature is controlled using the SPI interface as described in the *Operating Modes* section.

Serial Interface

The devices feature a 3-wire serial interface that directly connects to SPI, QSPI, and MICROWIRE devices without external logic. Figures 1 and 5 show the interface signals for a single conversion frame to achieve maximum throughput.

The falling edge of \overline{CS} defines the sampling instant. Once \overline{CS} transitions low, the external clock signal (SCLK) controls the conversion.

The SAR core successively extracts binary-weighted bits in every clock cycle. The MSB appears on the data bus during the 2nd clock cycle with a delay outlined in the timing specifications. All extracted data bits appear successively on the data bus with the LSB appearing during the 13th/11th/9th clock cycle for 12-/10-/8-bit operation. The serial data stream of conversion bits is preceded by a leading "zero" and succeeded by trailing "zeros." The data output (DOUT) goes into high-impedance state during the 16th clock cycle.



Figure 5. 10-/8-Bit Timing Diagrams

To sustain the maximum sample rate, all devices have to be resampled immediately after the 16th clock cycle. For lower sample rates, the \overline{CS} falling edge can be delayed leaving DOUT in a high-impedance condition. Pull \overline{CS} high after the 10th SCLK falling edge (see the *Operating Modes* section).

Analog Input

The devices produce a digital output that corresponds to the analog input voltage within the specified operating range of 0 to V_{REF} for the dual-channel devices and 0 to V_{DD} for the single-channel devices.

Figure 6 shows an equivalent circuit for the analog input AIN (for single-channel devices) and AIN1/AIN2 (for dual-channel devices). Internal protection diodes D1/D2 confine the analog input voltage within the power rails (V_{DD}, GND). The analog input voltage can swing from GND - 0.3V to V_{DD} + 0.3V without damaging the device.

The electric load presented to the external stage driving the analog input varies depending on which mode the ADC is in: track mode vs. conversion mode. In track mode, the internal sampling capacitor Cs (16pF) has to be charged through the resistor R (R = 50Ω) to the input voltage. For faithful sampling of the input, the capacitor voltage on Cs has to settle to the required accuracy during the track time.



Figure 6. Analog Input Circuit

The source impedance of the external driving stage in conjunction with the sampling switch resistance affects the settling performance. The THD vs. Input Resistance graph in the *Typical Operating Characteristics* shows THD sensitivity as a function of the signal source impedance. Keep the source impedance at a minimum for high-dynamic performance applications. Use a high-performance op amp such as the MAX4430 to drive the analog input, thereby decoupling the signal source and the ADC.

While the ADC is in conversion mode, the sampling switch is open presenting a pin capacitance, CP (CP = 5pF), to the driving stage. See the *Applications Information* section for information on choosing an appropriate buffer for the ADC.

Operating Modes

The ICs offer two modes of operation: normal mode and power-down mode. The logic state of the \overline{CS} signal during a conversion activates these modes. The power-down mode can be used to optimize power dissipation with respect to sample rate.

Normal Mode

In normal mode, the devices are powered up at all times, thereby achieving their maximum throughput rates. Figure 7 shows the timing diagram of these devices in normal mode. The falling edge of \overline{CS} samples the analog input signal, starts a conversion, and frames the serial data transfer.

To remain in normal mode, keep \overline{CS} low until the falling edge of the 10th SCLK cycle. Pulling \overline{CS} high after the 10th SCLK falling edge keeps the part in normal mode. However, pulling \overline{CS} high before the 10th SCLK falling edge terminates the conversion, DOUT goes into highimpedance mode, and the device enters power-down mode. See Figure 8.



Figure 7. Normal Mode



Figure 9. Exiting Power-Down Mode



Figure 10. ADC Transfer Function

Power-Down Mode

In power-down mode, all bias circuitry is shut down drawing typically only 1.3μ A of leakage current. To save power, put the device in power-down mode between conversions. Using the power-down mode between



conversions is ideal for saving power when sampling the analog input infrequently.

Entering Power-Down Mode

To enter power-down mode, drive \overline{CS} high between the 2nd and 10th falling edges of SCLK (see Figure 8). By pulling \overline{CS} high, the current conversion terminates and DOUT enters high impedance.

Exiting Power-Down Mode

To exit power-down mode, implement one dummy conversion by driving \overline{CS} low for at least 10 clock cycles (see Figure 9). The data on DOUT is invalid during this dummy conversion. The first conversion following the dummy cycle contains a valid conversion result.

The power-up time equals the duration of the dummy cycle, and is dependent on the clock frequency. The power-up time for 3Msps operation (48MHz SCLK) is 333ns. The power-up time for 2Msps operation (32MHz SCLK) is 500ns.

ADC Transfer Function

The output format is straight binary. The code transitions midway between successive integer LSB values such as 0.5 LSB, 1.5 LSB, etc. The LSB size for single-channel devices is $V_{DD}/2^n$ and for dual-channel devices is $V_{REF}/2^n$, where n is the resolution. The ideal transfer characteristic is shown in Figure 10.

Supply Current vs. Sampling Rate

For applications requiring lower throughput rates, the user can reduce the clock frequency (f_{SCLK}) to lower the sample rate. Figure 11 shows the typical supply current (I_{VDD}) as a function of sample rate (f_S) for the 3Msps devices. The part operates in normal mode and is never powered down. Figure 13 pertains to the 2Msps devices.

The user can also power down the ADC between conversions by using the power-down mode. Figure 12 shows for the 3Msps device that as the sample rate is reduced, the device remains in the power-down state longer and the average supply current (I_{VDD}) drops accordingly over time. Figure 14 pertains to the 2Msps devices.



Figure 11. Supply Current vs. Sample Rate (Normal Operating Mode, 3Msps Devices)



Figure 12. Supply Current vs. Sample Rate (Device Powered Down Between Conversions, 3Msps Devices)



Figure 13. Supply Current vs. Sample Rate (Normal Operating Mode, 2Msps Devices)



Figure 14. Supply Current vs. Sample Rate (Device Powered Down Between Conversions, 2Msps Devices)

Dual-Channel Operation

The MAX11102/MAX11103/MAX11106/MAX11111 feature dual-input channels. These devices use a channelselect (CHSEL) input to select between analog input AIN1 (CHSEL = 0) or AIN2 (CHSEL = 1). As shown in Figure 15, the CHSEL signal is required to change between the 2nd and 12th clock cycle within a regular conversion to guarantee proper switching between channels.

14-Cycle Conversion Mode

The ICs can operate with 14 cycles per conversion. Figure 16 shows the corresponding timing diagram. Observe that DOUT does not go into high-impedance mode. Also, observe that t_{ACQ} needs to be sufficiently long to guarantee proper settling of the analog input voltage. See the *Electrical Characteristics* table for t_{ACQ} requirements and the *Analog Input* section for a description of the analog inputs.

_Applications Information

Layout, Grounding, and Bypassing

For best performance, use PCBs with a solid ground plane. Ensure that digital and analog signal lines are separated from each other. Do not run analog and digital (especially clock) lines parallel to one another or digital lines underneath the ADC package. Noise in the VDD power supply, OVDD, and REF affects the ADC's performance. Bypass the VDD, OVDD, and REF to ground with 0.1μ F and 10μ F bypass capacitors. Minimize capacitor lead and trace lengths for best supply-noise rejection.

Choosing an Input Amplifier

It is important to match the settling time of the input amplifier to the acquisition time of the ADC. The conversion results are accurate when the ADC samples the input signal for an interval longer than the input signal's worst-case settling time. By definition, settling time is the interval between the application of an input voltage step and the point at which the output signal reaches



Figure 15. Channel Select Timing Diagram



Figure 16. 14-Clock Cycle Operation

and stays within a given error band centered on the resulting steady-state amplifier output level. The ADC input sampling capacitor charges during the sampling cycle, referred to as the acquisition period. During this acquisition period, the settling time is affected by the input resistance and the input sampling capacitance. This error can be estimated by looking at the settling of an RC time constant using the input capacitance and the source impedance over the acquisition time period.

Figure 17 shows a typical application circuit. The MAX4430, offering a settling time of 37ns at 16 bits, is an excellent choice for this application. See the THD vs. Input Resistance graph in the *Typical Operating Characteristics*.

Choosing a Reference

For devices using an external reference, the choice of the reference determines the output accuracy of the ADC. An ideal voltage reference provides a perfect initial accuracy and maintains the reference voltage independent of changes in load current, temperature, and time. Considerations in selecting a reference include initial voltage accuracy, temperature drift, current source, sink capability, quiescent current, and noise. Figure 17 shows a typical application circuit using the MAX6126 to provide the reference voltage. The MAX6033 and MAX6043 are also excellent choices.



Figure 17. Typical Application Circuit

_Definitions

Integral Nonlinearity

Integral nonlinearity (INL) is the deviation of the values on an actual transfer function from a straight line. For these devices, the straight line is a line drawn between the end points of the transfer function after offset and gain errors are nulled.

Differential Nonlinearity

Differential nonlinearity (DNL) is the difference between an actual step width and the ideal value of 1 LSB. A DNL error specification of ± 1 LSB or less guarantees no missing codes and a monotonic transfer function.

Offset Error

The deviation of the first code transition (00 . . . 000) to (00 . . . 001) from the ideal, that is, AGND + 0.5 LSB.

Gain Error

The deviation of the last code transition $(111 \dots 110)$ to $(111 \dots 111)$ from the ideal after adjusting for the offset error, that is, V_{REF} - 1.5 LSB.

Aperture Jitter

Aperture jitter (t_{AJ}) is the sample-to-sample variation in the time between the samples.

Aperture Delay

Aperture delay (tAD) is the time between the falling edge of sampling clock and the instant when an actual sample is taken.

Signal-to-Noise Ratio (SNR)

SNR is a dynamic figure of merit that indicates the converter's noise performance. For a waveform perfectly reconstructed from digital samples, the theoretical maximum SNR is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum analog-to-digital noise is caused by quantization error only and results directly from the ADC's resolution (N bits):

 $SNR (dB) (MAX) = (6.02 \times N + 1.76) (dB)$

In reality, there are other noise sources such as thermal noise, reference noise, and clock jitter that also degrade SNR. SNR is computed by taking the ratio of the RMS signal to the RMS noise. RMS noise includes all spectral components to the Nyquist frequency excluding the fundamental, the first five harmonics, and the DC offset.

Signal-to-Noise Ratio and Distortion (SINAD)

SINAD is a dynamic figure of merit that indicates the converter's noise and distortion performance. SINAD is computed by taking the ratio of the RMS signal to the RMS noise plus distortion. RMS noise plus distortion includes all spectral components to the Nyquist frequency excluding the fundamental and the DC offset:

$$SINAD(dB) = 20 \times \log \left[\frac{SIGNAL_{RMS}}{(NOISE + DISTORTION)_{RMS}} \right]$$

Total Harmonic Distortion

Total harmonic distortion (THD) is the ratio of the RMS sum of the first five harmonics of the input signal to the fundamental itself. This is expressed as:

$$THD = 20 \times log \left(\frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2}}{V_1} \right)$$

where V_1 is the fundamental amplitude and V_2-V_5 are the amplitudes of the 2nd- through 5th-order harmonics.

Spurious-Free Dynamic Range (SFDR)

SFDR is a dynamic figure of merit that indicates the lowest usable input signal amplitude. SFDR is the ratio of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next largest spurious component, excluding DC offset. SFDR is specified in decibels with respect to the carrier (dBc).

Full-Power Bandwidth

Full-power bandwidth is the frequency at which the input signal amplitude attenuates by 3dB for a full-scale input.

Full-Linear Bandwidth

Full-linear bandwidth is the frequency at which the signal-to-noise ratio and distortion (SINAD) is equal to a specified value.

Intermodulation Distortion

Any device with nonlinearities creates distortion products when two sine waves at two different frequencies (f_1 and f_2) are applied into the device. Intermodulation distortion (IMD) is the total power of the IM2 to IM5 intermodulation products to the Nyquist frequency relative to the total input power of the two input tones, f_1 and f_2 . The individual input tone levels are at -6dBFS.

Ordering Information (continued)

PART	PIN-PACKAGE	BITS	SPEED (Msps)	NO. OF CHANNELS
MAX11103ATB+**	10 TDFN-EP*	12	3	2
MAX11105AUT+	6 SOT23	12	2	1
MAX11106ATB+**	10 TDFN-EP*	10	3	2
MAX11110AUT+	6 SOT23	10	2	1
MAX11111ATB+**	10 TDFN-EP*	8	3	2
MAX11115AUT+	6 SOT23	8	2	1
MAX11116AUT+	6 SOT23	8	3	1
MAX11117AUT+	6 SOT23	10	3	1

Note: All devices are specified over the -40°C to +125°C operating temperature range. +Denotes a lead(Pb)-free/RoHS-compliant package.

*EP = Exposed pad.

**Future product—contact factory for availability.

Chip Information

PROCESS: CMOS

Package Information

For the latest package outline information and land patterns, go to <u>www.maxim-ic.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
10 TDFN-EP	T1033+2	<u>21-0137</u>
10 µMAX	U10+2	<u>21-0061</u>
6 SOT23	U6+1	<u>21-0058</u>

Revision History

REVISION REVISIO			A
NUMBER DATE)N	DESCRIPTION	PAGES CHANGED
0 4/10	Initial release		-

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 ___

25

MAX11102/03/05/06/10/11/15/16/17