

## M93C86, M93C76, M93C66 M93C56, M93C46


16 Kbit, 8 Kbit, 4 Kbit, 2 Kbit and 1 Kbit (8-bit or 16-bit wide)
MICROWIRE® serial access EEPROM

#### **Features**

- Industry standard MICROWIRE bus
- Single supply voltage:
  - 4.5 V to 5.5 V for M93Cx6
  - 2.5 V to 5.5 V for M93Cx6-W
  - 1.8 V to 5.5 V for M93Cx6-R
- Dual organization: by word (x16) or byte (x8)
- Programming instructions that work on: byte, word or entire memory
- Self-timed programming cycle with autoerase: 5 ms
- READY/BUSY signal during programming
- 2 MHz clock rate
- Sequential read operation
- Enhanced ESD/latch-up behavior
- More than 1 million write cycles
- More than 40 year data retention
- Packages
  - ECOPACK® (RoHS compliant)

Table 1. Product list

Reference	Part number	Reference	Part number		
	M93C86		M93C56		
M93C86	M93C86-W	M93C56	M93C56-W		
	M93C86-R		M93C56-R		
	M93C66		M93C46		
M93C66	M93C66-W	M93C46	M93C46-W		
	M93C66-R		M93C46-R		
M02C76	M93C76				
M93C76	M93C76-W				



2 x 3 mm (MLP)

## **Contents**

1	Description	6
2	Connecting to the serial bus	9
3	Operating features	0
	3.1 Supply voltage (V <sub>CC</sub> )	10
	3.1.1 Operating supply voltage V <sub>CC</sub>	10
	3.1.2 Power-up conditions	
	3.1.3 Power-up and device reset	10
	3.1.4 Power-down	10
4	Memory organization 1	<b>1</b>
5	Instructions 1	2
	5.1 Read Data from Memory	14
	5.2 Write Enable and Write Disable	14
	5.3 Erase Byte or Word	15
	5.4 Write	16
	5.5 Erase All	
	5.6 Write All	
6	READY/BUSY status	8
7	Initial delivery state	8
8	Common I/O operation 1	8
9	Clock pulse counter 1	9
10	Maximum rating	20
11	DC and AC parameters	21
12	Package mechanical	<u>2</u> 9

M93C8	36, M93C76, M93C66, M93C56, M93C46	Contents
13	Part numbering	
14	Revision history	36

## List of tables

Table 1.	Product list	1
Table 2.	Signal names	
Table 3.	Memory size versus organization	7
Table 4.	Instruction set for the M93Cx6	7
Table 5.	Instruction set for the M93C46	. 12
Table 6.	Instruction set for the M93C56 and M93C66	. 13
Table 7.	Instruction set for the M93C76 and M93C86	. 13
Table 8.	Absolute maximum ratings	
Table 9.	Operating conditions (M93Cx6)	. 21
Table 10.	Operating conditions (M93Cx6-W)	
Table 11.	Operating conditions (M93Cx6-R)	. 21
Table 12.	AC measurement conditions (M93Cx6)	. 21
Table 13.	AC measurement conditions (M93Cx6-W and M93Cx6-R)	. 22
Table 14.	Capacitance	. 22
Table 15.	DC characteristics (M93Cx6, device grade 6)	. 22
Table 16.	DC characteristics (M93Cx6, device grade 3)	. 23
Table 17.	DC characteristics (M93Cx6-W, device grade 6)	. 23
Table 18.	DC characteristics (M93Cx6-W, device grade 3)	. 24
Table 19.	DC characteristics (M93Cx6-R)	
Table 20.	AC characteristics (M93Cx6, device grade 6 or 3)	. 25
Table 21.	AC characteristics (M93Cx6-W, device grade 6)	
Table 22.	AC characteristics (M93Cx6-W, device grade 3)	. 26
Table 23.	AC characteristics (M93Cx6-R)	. 27
Table 24.	PDIP8 – 8 lead plastic dual in-line package, 300 mils body width, package	
	mechanical data	
Table 25.	SO8 narrow – 8 lead plastic small outline, 150 mils body width, package data	. 30
Table 26.	UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual flat package no lead 2 x 3 mm, data .	
Table 27.	TSSOP8 – 8 lead thin shrink small outline, package mechanical data	. 32
Table 28.	Ordering information scheme	
Table 29.	Available M93C46-x products (package, voltage range, temperature grade)	. 34
Table 30.	Available M93C56-x products (package, voltage range, temperature grade)	. 34
Table 31.	Available M93C66-x products (package, voltage range, temperature grade)	
Table 32.	Available M93C76-x products (package, voltage range, temperature grade)	
Table 33.	Available M93C86-x products (package, voltage range, temperature grade)	
Table 34.	Document revision history	. 36

# List of figures

Figure 1.	Logic diagram	6
Figure 2.	DIP, SO, TSSOP and MLP connections (top view)	
Figure 3.	Bus master and memory devices on the serial bus	
Figure 4.	READ, WRITE, WEN, WDS sequences	. 15
Figure 5.	ERASE, ERAL sequences	. 16
Figure 6.	WRAL sequence	. 17
Figure 7.	Write sequence with one clock glitch	. 19
Figure 8.	AC testing input output waveforms	. 22
Figure 9.	Synchronous timing (start and op-code input)	. 27
Figure 10.	Synchronous timing (Read or Write)	. 28
Figure 11.	Synchronous timing (Read or Write)	. 28
Figure 12.	PDIP8 – 8 lead plastic dual in-line package, 300 mils body width, package	
_	outline	. 29
Figure 13.	SO8 narrow – 8 lead plastic small outline, 150 mils body width, package outline	. 30
Figure 14.	UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual flat package no lead 2 x 3 mm, outlin	e 31
Figure 15.	TSSOP8 – 8 lead thin shrink small outline, package outline	. 32

## 1 Description

The M93C86, M93C76, M93C66, M93C56 and M93C56 are electrically erasable programmable memory (EEPROM) devices. They are accessed through a Serial Data input (D) and Serial Data output (Q) using the MICROWIRE bus protocol.

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. ECOPACK® packages are lead-free and RoHS compliant. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

Figure 1. Logic diagram




Table 2. Signal names

Signal name	Function	Direction
S	Chip Select	Input
D	Serial Data input	Input
Q	Serial Data output	Output
С	Serial Clock	Input
ORG	Organisation Select	Input
V <sub>CC</sub>	Supply voltage	
V <sub>SS</sub>	Ground	

The memory array organization may be divided into either bytes (x8) or words (x16) which may be selected by a signal applied on Organization Select (ORG). The bit, byte and word sizes of the memories are as shown in *Table 3*.

Table 3. Memory size versus organization

Device	Number of bits	Number of 8-bit bytes	Number of 16-bit words
M93C86	16384	2048	1024
M93C76	8192	1024	512
M93C66	4096	512	256
M93C56	2048	256	128
M93C46	1024	128	64

The M93Cx6 is accessed by a set of instructions, as summarized in *Table 4.*, and in more detail in *Table 5.* to *Table 7.*).

Table 4. Instruction set for the M93Cx6


Instruction	Description	Data
READ	Read Data from Memory	Byte or Word
WRITE	Write Data to Memory	Byte or Word
WEN	Write Enable	
WDS	Write Disable	
ERASE	Erase Byte or Word	Byte or Word
ERAL	Erase All Memory	
WRAL	Write All Memory with same Data	

A Read Data from Memory (READ) instruction loads the address of the first byte or word to be read in an internal address register. The data at this address is then clocked out serially. The address register is automatically incremented after the data is output and, if Chip Select Input (S) is held High, the M93Cx6 can output a sequential stream of data bytes or words. In this way, the memory can be read as a data stream from eight to 16384 bits long (in the case of the M93C86), or continuously (the address counter automatically rolls over to 00h when the highest address is reached).

Programming is internally self-timed (the external clock signal on Serial Clock (C) may be stopped or left running after the start of a Write cycle) and does not require an Erase cycle prior to the Write instruction. The Write instruction writes 8 or 16 bits at a time into one of the byte or word locations of the M93Cx6. After the start of the programming cycle, a Busy/Ready signal is available on Serial Data Output (Q) when Chip Select Input (S) is driven High.

An internal Power-on Data Protection mechanism in the M93Cx6 inhibits the device when the supply is too low.

Figure 2. DIP, SO, TSSOP and MLP connections (top view)



- 1. See *Package mechanical* section for package dimensions, and how to identify pin-1.
- 2. DU = Don't Use.

The DU (do not use) pin does not contribute to the normal operation of the device. It is reserved for use by STMicroelectronics during test sequences. The pin may be left unconnected or may be connected to  $V_{CC}$  or  $V_{SS}$ .

## 2 Connecting to the serial bus




Figure 3. Bus master and memory devices on the serial bus

Figure 3 shows an example of three memory devices connected to an MCU, on a serial bus. Only one device is selected at a time, so only one device drives the Serial Data Output (Q) line at a time, the other devices are high impedance.

The pull-down resistor R (represented in *Figure 3*) ensures that no device is selected if the Bus Master leaves the S line in the high impedance state.

### 3 Operating features

### 3.1 Supply voltage (V<sub>CC</sub>)

#### 3.1.1 Operating supply voltage V<sub>CC</sub>

Prior to selecting the memory and issuing instructions to it, a valid and stable  $V_{CC}$  voltage within the specified [ $V_{CC}$ (min),  $V_{CC}$ (max)] range must be applied. In order to secure a stable DC supply voltage, it is recommended to decouple the  $V_{CC}$  line with a suitable capacitor (usually of the order of 10 nF to 100 nF) close to the  $V_{CC}/V_{SS}$  package pins.

This voltage must remain stable and valid until the end of the transmission of the instruction and, for a Write instruction, until the completion of the internal write cycle (t<sub>W</sub>).

#### 3.1.2 Power-up conditions

When the power supply is turned on,  $V_{CC}$  rises from  $V_{SS}$  to  $V_{CC}$ . During this time, the Chip Select (S) line is not allowed to float and should be driven to  $V_{SS}$ , it is therefore recommended to connect the S line to  $V_{CC}$  via a suitable pull-down resistor.

The V<sub>CC</sub> rise time must not vary faster than 1 V/µs.

#### 3.1.3 Power-up and device reset

In order to prevent inadvertent Write operations during power-up, a power on reset (POR) circuit is included. At power-up (continuous rise of  $V_{CC}$ ), the device does not respond to any instruction until  $V_{CC}$  has reached the power on reset threshold voltage (this threshold is lower than the minimum  $V_{CC}$  operating voltage defined in *Table 9*, *Table 10* and *Table 11*).

When  $V_{CC}$  passes the POR threshold, the device is reset and is in the following state:

- Standby Power mode
- deselected (assuming that there is a pull-down resistor on the S line)

#### 3.1.4 Power-down

At power-down (continuous decrease in  $V_{CC}$ ), as soon as  $V_{CC}$  drops from the normal operating voltage to below the power on reset threshold voltage, the device stops responding to any instruction sent to it.

During power-down, the device must be deselected and in the Standby Power mode (that is, there should be no internal Write cycle in progress).

## 4 Memory organization

The M93Cx6 memory is organized either as bytes (x8) or as words (x16). If Organization Select (ORG) is left unconnected (or connected to  $V_{CC}$ ) the x16 organization is selected; when Organization Select (ORG) is connected to Ground (V\_SS) the x8 organization is selected. When the M93Cx6 is in Standby mode, Organization Select (ORG) should be set either to  $V_{SS}$  or  $V_{CC}$  for minimum power consumption. Any voltage between  $V_{SS}$  and  $V_{CC}$  applied to Organization Select (ORG) may increase the Standby current.

### 5 Instructions

The instruction set of the M93Cx6 devices contains seven instructions, as summarized in *Table 5.* to *Table 7.*. Each instruction consists of the following parts, as shown in *Figure 4.*:

- Each instruction is preceded by a rising edge on Chip Select Input (S) with Serial Clock
   (C) being held low.
- A start bit, which is the first '1' read on Serial Data Input (D) during the rising edge of Serial Clock (C).
- Two op-code bits, read on Serial Data Input (D) during the rising edge of Serial Clock
   (C). (Some instructions also use the first two bits of the address to define the op-code).
- The address bits of the byte or word that is to be accessed. For the M93C46, the address is made up of 6 bits for the x16 organization or 7 bits for the x8 organization (see *Table 5.*). For the M93C56 and M93C66, the address is made up of 8 bits for the x16 organization or 9 bits for the x8 organization (see *Table 6.*). For the M93C76 and M93C86, the address is made up of 10 bits for the x16 organization or 11 bits for the x8 organization (see *Table 7.*).

The M93Cx6 devices are fabricated in CMOS technology and are therefore able to run as slow as 0 Hz (static input signals) or as fast as the maximum ratings specified in *Table 20.* to *Table 23.*.

Table 5. Instruction set for the M93C46

	Description		Op- code	x8 origination (ORG = 0)			x16 origination (ORG = 1)		
Instruction		Start bit		Address (1)	Data	Required clock cycles	Address	Data	Required clock cycles
READ	Read Data from Memory	1	10	A6-A0	Q7-Q0		A5-A0	Q15-Q0	
WRITE	Write Data to Memory	1	01	A6-A0	D7-D0	18	A5-A0	D15-D0	25
WEN	Write Enable	1	00	11X XXXX		10	11 XXXX		9
WDS	Write Disable	1	00	00X XXXX		10	00 XXXX		9
ERASE	Erase Byte or Word	1	11	A6-A0		10	A5-A0		9
ERAL	Erase All Memory	1	00	10X XXXX		10	10 XXXX		9
WRAL	Write All Memory with same Data	1	00	01X XXXX	D7-D0	18	01 XXXX	D15-D0	25

<sup>1.</sup> X = Don't Care bit.

Table 6. Instruction set for the M93C56 and M93C66

		Ctout	Op- code	x8 origination (ORG = 0)			x16 origination (ORG = 1)		
Instruction	Description	Start bit		Address (1) (2)	Data	Required clock cycles	Address (1) (3)	Data	Required clock cycles
READ	Read Data from Memory	1	10	A8-A0	Q7-Q0		A7-A0	Q15-Q0	
WRITE	Write Data to Memory	1	01	A8-A0	D7-D0	20	A7-A0	D15-D0	27
WEN	Write Enable	1	00	1 1XXX XXXX		12	11XX XXXX		11
WDS	Write Disable	1	00	0 0XXX XXXX		12	00XX XXXX		11
ERASE	Erase Byte or Word	1	11	A8-A0		12	A7-A0		11
ERAL	Erase All Memory	1	00	1 0XXX XXXX		12	10XX XXXX		11
WRAL	Write All Memory with same Data	1	00	0 1XXX XXXX	D7-D0	20	01XX XXXX	D15-D0	27

- 1. X = Don't Care bit.
- 2. Address bit A8 is not decoded by the M93C56.
- 3. Address bit A7 is not decoded by the M93C56.

Table 7. Instruction set for the M93C76 and M93C86

	Description		Op- code	x8 Origination (ORG = 0)			x16 Origination (ORG = 1)		
Instruction		Start bit		Address <sup>(1),</sup>	Data	Required clock cycles	Address (1) (3)	Data	Required clock cycles
READ	Read Data from Memory	1	10	A10-A0	Q7-Q0		A9-A0	Q15-Q0	
WRITE	Write Data to Memory	1	01	A10-A0	D7-D0	22	A9-A0	D15-D0	29
WEN	Write Enable	1	00	11X XXXX XXXX		14	11 XXXX XXXX		13
WDS	Write Disable	1	00	00X XXXX XXXX		14	00 XXXX XXXX		13
ERASE	Erase Byte or Word	1	11	A10-A0		14	A9-A0		13
ERAL	Erase All Memory	1	00	10X XXXX XXXX		14	10 XXXX XXXX		13
WRAL	Write All Memory with same Data	1	00	01X XXXX XXXX	D7-D0	22	01 XXXX XXXX	D15-D0	29

- 1. X = Don't Care bit.
- 2. Address bit A10 is not decoded by the M93C76.
- 3. Address bit A9 is not decoded by the M93C76.



### 5.1 Read Data from Memory

The Read Data from Memory (READ) instruction outputs data on Serial Data Output (Q). When the instruction is received, the op-code and address are decoded, and the data from the memory is transferred to an output shift register. A dummy 0 bit is output first, followed by the 8-bit byte or 16-bit word, with the most significant bit first. Output data changes are triggered by the rising edge of Serial Clock (C). The M93Cx6 automatically increments the internal address register and clocks out the next byte (or word) as long as the Chip Select Input (S) is held High. In this case, the dummy 0 bit is *not* output between bytes (or words) and a continuous stream of data can be read.

#### 5.2 Write Enable and Write Disable

The Write Enable (WEN) instruction enables the future execution of erase or write instructions, and the Write Disable (WDS) instruction disables it. When power is first applied, the M93Cx6 initializes itself so that erase and write instructions are disabled. After an Write Enable (WEN) instruction has been executed, erasing and writing remains enabled until an Write Disable (WDS) instruction is executed, or until  $V_{CC}$  falls below the power-on reset threshold voltage. To protect the memory contents from accidental corruption, it is advisable to issue the Write Disable (WDS) instruction after every write cycle. The Read Data from Memory (READ) instruction is not affected by the Write Enable (WEN) or Write Disable (WDS) instructions.




Figure 4. READ, WRITE, WEN, WDS sequences

1. For the meanings of An, Xn, Qn and Dn, see Table 5., Table 6. and Table 7..

## 5.3 Erase Byte or Word

The Erase Byte or Word (ERASE) instruction sets the bits of the addressed memory byte (or word) to 1. Once the address has been correctly decoded, the falling edge of the Chip Select Input (S) starts the self-timed Erase cycle. The completion of the cycle can be detected by monitoring the READY/BUSY line, as described in the *READY/BUSY status* section.

#### 5.4 Write

For the Write Data to Memory (WRITE) instruction, 8 or 16 data bits follow the op-code and address bits. These form the byte or word that is to be written. As with the other bits, Serial Data Input (D) is sampled on the rising edge of Serial Clock (C).

After the last data bit has been sampled, the Chip Select Input (S) must be taken low before the next rising edge of Serial Clock (C). If Chip Select Input (S) is brought low before or after this specific time frame, the self-timed programming cycle will not be started, and the addressed location will not be programmed. The completion of the cycle can be detected by monitoring the READY/BUSY line, as described later in this document.

Once the Write cycle has been started, it is internally self-timed (the external clock signal on Serial Clock (C) may be stopped or left running after the start of a Write cycle). The cycle is automatically preceded by an Erase cycle, so it is unnecessary to execute an explicit erase instruction before a Write Data to Memory (WRITE) instruction.




Figure 5. ERASE, ERAL sequences

1. For the meanings of An and Xn, please see Table 5., Table 6. and Table 7..


#### 5.5 Erase All

The Erase All Memory (ERAL) instruction erases the whole memory (all memory bits are set to 1). The format of the instruction requires that a dummy address be provided. The Erase cycle is conducted in the same way as the Erase instruction (ERASE). The completion of the cycle can be detected by monitoring the READY/BUSY line, as described in the READY/BUSY status section.

#### 5.6 Write All

As with the Erase All Memory (ERAL) instruction, the format of the Write All Memory with same Data (WRAL) instruction requires that a dummy address be provided. As with the Write Data to Memory (WRITE) instruction, the format of the Write All Memory with same Data (WRAL) instruction requires that an 8-bit data byte, or 16-bit data word, be provided. This value is written to all the addresses of the memory device. The completion of the cycle can be detected by monitoring the READY/BUSY line, as described next.

Figure 6. WRAL sequence



1. For the meanings of Xn and Dn, please see Table 5., Table 6. and Table 7..

### 6 READY/BUSY status

While the Write or Erase cycle is underway, for a WRITE, ERASE, WRAL or ERAL instruction, the Busy signal (Q=0) is returned whenever Chip Select input (S) is driven high. (Please note, though, that there is an initial delay, of  $t_{SLSH}$ , before this status information becomes available). In this state, the M93Cx6 ignores any data on the bus. When the Write cycle is completed, and Chip Select Input (S) is driven high, the Ready signal (Q=1) indicates that the M93Cx6 is ready to receive the next instruction. Serial Data Output (Q) remains set to 1 until the Chip Select Input (S) is brought low or until a new start bit is decoded.

### 7 Initial delivery state

The device is delivered with all bits in the memory array set to 1 (each byte contains FFh).

### 8 Common I/O operation

Serial Data Output (Q) and Serial Data Input (D) can be connected together, through a current limiting resistor, to form a common, single-wire data bus. Some precautions must be taken when operating the memory in this way, mostly to prevent a short circuit current from flowing when the last address bit (A0) clashes with the first data bit on Serial Data Output (Q). Please see the application note *AN394* for details.

### 9 Clock pulse counter


In a noisy environment, the number of pulses received on Serial Clock (C) may be greater than the number delivered by the master (the microcontroller). This can lead to a misalignment of the instruction of one or more bits (as shown in *Figure 7*.) and may lead to the writing of erroneous data at an erroneous address.

To combat this problem, the M93Cx6 has an on-chip counter that counts the clock pulses from the start bit until the falling edge of the Chip Select Input (S). If the number of clock pulses received is not the number expected, the WRITE, ERASE, ERAL or WRAL instruction is aborted, and the contents of the memory are not modified.

The number of clock cycles expected for each instruction, and for each member of the M93Cx6 family, are summarized in *Table 5*. to *Table 7*.. For example, a Write Data to Memory (WRITE) instruction on the M93C56 (or M93C66) expects 20 clock cycles (for the x8 organization) from the start bit to the falling edge of Chip Select Input (S). That is:

- 1 Start bit
- + 2 Op-code bits
- + 9 Address bits
- + 8 Data bits

Figure 7. Write sequence with one clock glitch



## 10 Maximum rating

Stressing the device above the rating listed in the absolute maximum ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 8. Absolute maximum ratings

Symbol	Parameter	Min.	Max.	Unit
T <sub>A</sub>	Ambient operating temperature	-40	130	°C
T <sub>STG</sub>	Storage temperature	-65	150	°C
T <sub>LEAD</sub>	PDIP-specific lead temperature during soldering		260 <sup>(1)</sup>	°C
V <sub>OUT</sub>	Output range (Q = V <sub>OH</sub> or Hi-Z)	-0.50	V <sub>CC</sub> +0.5	V
V <sub>IN</sub>	Input range	-0.50	V <sub>CC</sub> +1	V
V <sub>CC</sub>	Supply voltage	-0.50	6.5	V
V <sub>ESD</sub>	Electrostatic discharge voltage (human body model) <sup>(2)</sup>	-4000	4000	V

<sup>1.</sup>  $T_{LEAD}$ max must *not* be applied for more than 10 s.

<sup>2.</sup> JEDEC Std JESD22-A114A (C1=100 pF, R1=1500  $\Omega$ , R2=500  $\Omega$ ).

21/38

### 11 DC and AC parameters

This section summarizes the operating and measurement conditions, and the dc and ac characteristics of the device. The parameters in the dc and ac characteristic tables that follow are derived from tests performed under the measurement conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

Table 9. Operating conditions (M93Cx6)

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply voltage	4.5	5.5	V
T <sub>A</sub>	Ambient operating temperature (device grade 6)	-40	85	°C
	Ambient operating temperature (device grade 3)	-40	125	°C

Table 10. Operating conditions (M93Cx6-W)

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply voltage	2.5	5.5	V
T <sub>A</sub>	Ambient operating temperature (device grade 6)	-40	85	°C
	Ambient operating temperature (device grade 3)	-40	125	°C

Table 11. Operating conditions (M93Cx6-R)

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply voltage	1.8	5.5	V
T <sub>A</sub>	Ambient operating temperature (device grade 6)	-40	85	°C

Table 12. AC measurement conditions (M93Cx6)<sup>(1)</sup>

Symbol	Parameter	Min. Max.		Unit
$C_L$	Load capacitance	100		pF
	Input rise and fall times	50		ns
	Input pulse voltages	0.4 V to 2.4 V		V
	Input timing reference voltages	1.0 V and 2.0 V		V
	Output timing reference voltages	0.8 V and 2.0 V		V

<sup>1.</sup> Output Hi-Z is defined as the point where data out is no longer driven.

Table 13.	<b>AC</b> measurement conditions	(M93Cx6-W and M93Cx6-R)(	1)
Table 13.	AC measurement conditions	(M93CX6-W and M93CX6-R	١,

Symbol	Parameter	Min.	Max.	Unit
C <sub>L</sub>	Load capacitance	100		pF
	Input rise and fall times		50	ns
	Input pulse voltages	0.2V <sub>CC</sub> to 0.8V <sub>CC</sub>		V
	Input timing reference voltages	0.3V <sub>CC</sub> to 0.7V <sub>CC</sub>		V
	Output timing reference voltages	0.3V <sub>CC</sub> to 0.7V <sub>CC</sub>		V

<sup>1.</sup> Output Hi-Z is defined as the point where data out is no longer driven.

Figure 8. AC testing input output waveforms




Table 14. Capacitance<sup>(1)</sup>

Symbol	Parameter	Test condition	Min	Max	Unit
C <sub>OUT</sub>	Output capacitance	V <sub>OUT</sub> = 0V		5	pF
C <sub>IN</sub>	Input capacitance	$V_{IN} = 0V$		5	pF

<sup>1.</sup> Sampled only, not 100% tested, at  $T_A$  = 25 °C and a frequency of 1 MHz.

Table 15. DC characteristics (M93Cx6, device grade 6)

Symbol	Parameter	Test condition	Min.	Max.	Unit
I <sub>LI</sub>	Input leakage current	0V ≤V <sub>IN</sub> ≤V <sub>CC</sub>		±2.5	μΑ
I <sub>LO</sub>	Output leakage current	0V ≤V <sub>OUT</sub> ≤V <sub>CC</sub> , Q in Hi-Z		±2.5	μA
I <sub>CC</sub>	Supply current	$V_{CC} = 5 \text{ V, } S = V_{IH}, f = 2 \text{ MHz},$ Q = open		2	mA
I <sub>CC1</sub>	Supply current (Standby)	$\begin{split} V_{CC} &= 5 \text{ V, } S = V_{SS}, C = V_{SS}, \\ ORG &= V_{SS} \text{ or } V_{CC}, \\ pin7 &= V_{CC}, V_{SS} \text{ or Hi-Z} \end{split}$		15	μA
V <sub>IL</sub> <sup>(1)</sup>	Input low voltage	V <sub>CC</sub> = 5 V ± 10%	-0.45	0.8	V
V <sub>IH</sub> <sup>(1)</sup>	Input high voltage	V <sub>CC</sub> = 5 V ± 10%	2	V <sub>CC</sub> + 1	V
V <sub>OL</sub> <sup>(1)</sup>	Output low voltage	$V_{CC} = 5 \text{ V}, I_{OL} = 2.1 \text{ mA}$		0.4	V
V <sub>OH</sub> <sup>(1)</sup>	Output high voltage	$V_{CC} = 5 \text{ V}, I_{OH} = -400 \mu\text{A}$	2.4		V

<sup>1.</sup> The input and output levels are compatible with TTL logic levels.

Table 16. DC characteristics (M93Cx6, device grade 3)

Symbol	Parameter	Test condition	Min.	Max.	Unit
I <sub>LI</sub>	Input leakage current	0V ≤V <sub>IN</sub> ≤V <sub>CC</sub>		±2.5	μA
I <sub>LO</sub>	Output leakage current	0V ≤V <sub>OUT</sub> ≤V <sub>CC</sub> , Q in Hi-Z		±2.5	μΑ
I <sub>CC</sub>	Supply current	$V_{CC} = 5 \text{ V, } S = V_{IH}, f = 2 \text{ MHz},$ $Q = \text{open}$		2	mA
I <sub>CC1</sub>	Supply current (Standby)	$V_{CC}$ = 5 V, S = $V_{SS}$ , C = $V_{SS}$ , ORG = $V_{SS}$ or $V_{CC}$ , pin7 = $V_{CC}$ , $V_{SS}$ or Hi-Z		15	μA
V <sub>IL</sub>	Input low voltage	$V_{CC} = 5 \text{ V} \pm 10\%$	-0.45	0.8	V
V <sub>IH</sub>	Input high voltage	$V_{CC} = 5 \text{ V} \pm 10\%$	2	V <sub>CC</sub> + 1	V
V <sub>OL</sub>	Output low voltage	$V_{CC} = 5 \text{ V}, I_{OL} = 2.1 \text{ mA}$		0.4	V
V <sub>OH</sub>	Output high voltage	$V_{CC} = 5 \text{ V}, I_{OH} = -400 \mu\text{A}$	2.4		V

Table 17. DC characteristics (M93Cx6-W, device grade 6)

Symbol	Parameter	Test condition	Min.	Max.	Unit
ILI	Input leakage current	0V ≤V <sub>IN</sub> ≤V <sub>CC</sub>		±2.5	μΑ
I <sub>LO</sub>	Output leakage current	0V ≤V <sub>OUT</sub> ≤V <sub>CC</sub> , Q in Hi-Z		±2.5	μΑ
I <sub>CC</sub> Supply current (CMOS inputs)	Supply current (CMOS	$V_{CC} = 5 \text{ V, } S = V_{IH}, f = 2 \text{ MHz},$ Q = open		2	mA
		$V_{CC}$ = 2.5 V, S = $V_{IH}$ , f = 2 MHz, Q = open		1	mA
I <sub>CC1</sub>	Supply current (Standby)	$\begin{split} V_{CC} = 2.5 \text{ V, S} &= V_{SS}, C = V_{SS}, \\ \text{ORG} &= V_{SS} \text{ or } V_{CC}, \\ \text{pin7} &= V_{CC}, V_{SS} \text{ or Hi-Z} \end{split}$		5	μΑ
$V_{IL}$	Input low voltage (D, C, S)		-0.45	0.2 V <sub>CC</sub>	V
$V_{IH}$	Input high voltage (D, C, S)		0.7 V <sub>CC</sub>	V <sub>CC</sub> + 1	V
\/	Output low voltage (O)	$V_{CC} = 5 \text{ V}, I_{OL} = 2.1 \text{ mA}$		0.4	V
$V_{OL}$	Output low voltage (Q)	$V_{CC} = 2.5 \text{ V}, I_{OL} = 100 \mu\text{A}$		0.2	V
\/	Output high voltage (Q) $V_{CC} = 5 \text{ V, } I_{OH} = -400 \mu\text{A}$ $V_{CC} = 2.5 \text{ V, } I_{OH} = -100 \mu\text{A}$	2.4		V	
V <sub>OH</sub>		$V_{CC} = 2.5 \text{ V}, I_{OH} = -100 \mu\text{A}$	V <sub>CC</sub> -0.2		V

Table 18. DC characteristics (M93Cx6-W, device grade 3)

Symbol	Parameter	Test condition	Min. <sup>(1)</sup>	Max. <sup>(1)</sup>	Unit
I <sub>LI</sub>	Input leakage current	0V ≤V <sub>IN</sub> ≤V <sub>CC</sub>		±2.5	μA
I <sub>LO</sub>	Output leakage current	0V ≤V <sub>OUT</sub> ≤V <sub>CC</sub> , Q in Hi-Z		±2.5	μΑ
	Supply current (CMOS	$V_{CC} = 5 \text{ V}, \text{ S} = V_{IH}, \text{ f} = 2 \text{ MHz},$ $Q = \text{open}$		2	mA
I <sub>CC</sub>	inputs)	$V_{CC} = 2.5 \text{ V, S} = V_{IH}, f = 2 \text{ MHz},$ Q = open		1	mA
I <sub>CC1</sub>	Supply current (Standby)	$V_{CC}$ = 2.5 V, S = $V_{SS}$ , C = $V_{SS}$ , ORG = $V_{SS}$ or $V_{CC}$ , pin7 = $V_{CC}$ , $V_{SS}$ or Hi-Z		5	μA
V <sub>IL</sub>	Input low voltage (D, C, S)		-0.45	0.2 V <sub>CC</sub>	V
V <sub>IH</sub>	Input high voltage (D, C, S)		0.7 V <sub>CC</sub>	V <sub>CC</sub> + 1	<b>V</b>
V.	Output low voltage (Q)	$V_{CC} = 5 \text{ V}, I_{OL} = 2.1 \text{ mA}$		0.4	٧
V <sub>OL</sub>	Output low voltage (Q)	$V_{CC} = 2.5 \text{ V}, I_{OL} = 100 \mu\text{A}$		0.2	V
Vari	Output high voltage (O)	$V_{CC} = 5 \text{ V}, I_{OH} = -400 \mu\text{A}$	2.4		V
V <sub>OH</sub>	Output high voltage (Q)	$V_{CC} = 2.5 \text{ V}, I_{OH} = -10 0\mu\text{A}$	V <sub>CC</sub> -0.2		V

<sup>1.</sup> New product: identified by Process Identification letter W or G or S.

Table 19. DC characteristics (M93Cx6-R)

Symbol	Parameter	Test condition	Min. <sup>(1)</sup>	Max. <sup>(1)</sup>	Unit
I <sub>LI</sub>	Input leakage current	0V ≤V <sub>IN</sub> ≤V <sub>CC</sub>		±2.5	μΑ
I <sub>LO</sub>	Output leakage current	0V ≤V <sub>OUT</sub> ≤V <sub>CC</sub> , Q in Hi-Z		±2.5	μΑ
	Supply current (CMOS inputs)	$V_{CC} = 5 \text{ V, } S = V_{IH}, f = 2 \text{ MHz},$ Q = open		2	mA
Icc		$V_{CC}$ = 1.8 V, S = $V_{IH}$ , f = 1 MHz, Q = open		1	mA
I <sub>CC1</sub>	Supply current (Standby)	$V_{CC}$ = 1.8 V, S = $V_{SS}$ , C = $V_{SS}$ , ORG = $V_{SS}$ or $V_{CC}$ , pin7 = $V_{CC}$ , $V_{SS}$ or Hi-Z		2	μA
V <sub>IL</sub>	Input low voltage (D, C, S)		-0.45	0.2 V <sub>CC</sub>	٧
V <sub>IH</sub>	Input high voltage (D, C, S)		0.8 V <sub>CC</sub>	V <sub>CC</sub> + 1	V
V <sub>OL</sub>	Output low voltage (Q)	$V_{CC} = 1.8 \text{ V}, I_{OL} = 100 \mu\text{A}$		0.2	V
V <sub>OH</sub>	Output high voltage (Q)	$V_{CC} = 1.8 \text{ V}, I_{OH} = -100 \mu\text{A}$	V <sub>CC</sub> -0.2		V

<sup>1.</sup> This product is under development. For more information, please contact your nearest ST sales office.

Table 20. AC characteristics (M93Cx6, device grade 6 or 3)

	Test conditions specified in Table 12. and Table 9.							
Symbol	Alt.	Min.	Max.	Unit				
f <sub>C</sub>	f <sub>SK</sub>	Clock frequency	D.C.	2	MHz			
t <sub>SLCH</sub>		Chip Select low to Clock high	50		ns			
		Chip Select setup time M93C46, M93C56, M93C66	50		ns			
<sup>t</sup> shch	t <sub>CSS</sub>	Chip Select setup time M93C76, M93C86	50		ns			
t <sub>SLSH</sub> <sup>(1)</sup>	t <sub>CS</sub>	Chip Select low to Chip Select high	200		ns			
t <sub>CHCL</sub> <sup>(2)</sup>	t <sub>SKH</sub>	Clock high time	200		ns			
t <sub>CLCH</sub> <sup>(2)</sup>	t <sub>SKL</sub>	Clock low time	200		ns			
t <sub>DVCH</sub>	t <sub>DIS</sub>	Data in setup time	50		ns			
t <sub>CHDX</sub>	t <sub>DIH</sub>	Data in hold time	50		ns			
t <sub>CLSH</sub>	t <sub>SKS</sub>	Clock setup time (relative to S)	50		ns			
t <sub>CLSL</sub>	t <sub>CSH</sub>	Chip Select hold time	0		ns			
t <sub>SHQV</sub>	t <sub>SV</sub>	Chip Select to READY/BUSY status		200	ns			
t <sub>SLQZ</sub>	t <sub>DF</sub>	Chip Select low to output Hi-Z		100	ns			
t <sub>CHQL</sub>	t <sub>PD0</sub>	Delay to output low		200	ns			
t <sub>CHQV</sub>	t <sub>PD1</sub>	Delay to output valid		200	ns			
t <sub>W</sub>	$t_{WP}$	Erase or Write cycle time		5	ms			

 $<sup>1. \</sup>quad \text{Chip Select Input (S) must be brought low for a minimum of } t_{\text{SLSH}} \text{ between consecutive instruction cycles}.$ 

Table 21. AC characteristics (M93Cx6-W, device grade 6)

	Test conditions specified in Table 13. and Table 10.							
Symbol	Alt.	Parameter	Min.	Max.	Unit			
f <sub>C</sub>	f <sub>SK</sub>	Clock frequency	D.C.	2	MHz			
t <sub>SLCH</sub>		Chip Select low to Clock high	50		ns			
t <sub>SHCH</sub>	t <sub>CSS</sub>	Chip Select setup time	50		ns			
t <sub>SLSH</sub> <sup>(1)</sup>	t <sub>CS</sub>	Chip Select low to Chip Select high	200		ns			
t <sub>CHCL</sub> (2)	t <sub>SKH</sub>	Clock high time	200		ns			
t <sub>CLCH</sub> <sup>(2)</sup>	t <sub>SKL</sub>	Clock low time	200		ns			
t <sub>DVCH</sub>	t <sub>DIS</sub>	Data in setup time	50		ns			
t <sub>CHDX</sub>	t <sub>DIH</sub>	Data in hold time	50		ns			
t <sub>CLSH</sub>	t <sub>SKS</sub>	Clock setup time (relative to S)	50		ns			
t <sub>CLSL</sub>	t <sub>CSH</sub>	Chip Select hold time	0		ns			
t <sub>SHQV</sub>	t <sub>SV</sub>	Chip Select to READY/BUSY status		200	ns			

<sup>2.</sup>  $t_{CHCL} + t_{CLCH} \ge 1 / f_{C}$ .

Table 21. AC characteristics (M93Cx6-W, device grade 6)

	Test conditions specified in <i>Table 13</i> . and <i>Table 10</i> .							
Symbol	Alt.	Parameter	Min.	Max.	Unit			
t <sub>SLQZ</sub>	t <sub>DF</sub>	Chip Select low to output Hi-Z		100	ns			
t <sub>CHQL</sub>	t <sub>PD0</sub>	Delay to output low		200	ns			
t <sub>CHQV</sub>	t <sub>PD1</sub>	Delay to output valid		200	ns			
t <sub>W</sub>	t <sub>WP</sub>	Erase or Write cycle time		5	ms			

 $<sup>1. \</sup>quad \text{Chip Select Input (S) must be brought low for a minimum of } t_{\text{SLSH}} \text{ between consecutive instruction cycles}.$ 

Table 22. AC characteristics (M93Cx6-W, device grade 3)

	Test conditions specified in Table 13. and Table 10.							
Symbol	Alt.	Min.	Max.	Unit				
f <sub>C</sub>	f <sub>SK</sub>	Clock frequency	D.C.	2	MHz			
t <sub>SLCH</sub>		Chip Select low to Clock high	50		ns			
t <sub>SHCH</sub>	t <sub>CSS</sub>	Chip Select set-up time	50		ns			
t <sub>SLSH</sub> <sup>(1)</sup>	t <sub>CS</sub>	Chip Select low to Chip Select high	200		ns			
t <sub>CHCL</sub> <sup>(2)</sup>	t <sub>SKH</sub>	Clock high time	200		ns			
t <sub>CLCH</sub> <sup>(2)</sup>	t <sub>SKL</sub>	Clock low time	200		ns			
t <sub>DVCH</sub>	t <sub>DIS</sub>	Data in set-up time	50		ns			
t <sub>CHDX</sub>	t <sub>DIH</sub>	Data in hold time	50		ns			
t <sub>CLSH</sub>	t <sub>SKS</sub>	Clock set-up time (relative to S)	50		ns			
t <sub>CLSL</sub>	t <sub>CSH</sub>	Chip Select hold time	0		ns			
t <sub>SHQV</sub>	t <sub>SV</sub>	Chip Select to READY/BUSY status		200	ns			
t <sub>SLQZ</sub>	$t_{DF}$	Chip Select low to output Hi-Z		100	ns			
t <sub>CHQL</sub>	t <sub>PD0</sub>	Delay to output low		200	ns			
t <sub>CHQV</sub>	t <sub>PD1</sub>	Delay to output valid		200	ns			
t <sub>W</sub>	$t_{WP}$	Erase or Write cycle time		5	ms			

 $<sup>1. \</sup>quad \text{Chip Select Input (S) must be brought low for a minimum of } t_{\text{SLSH}} \text{ between consecutive instruction cycles}.$ 

 $<sup>2. \</sup>quad t_{CHCL} + t_{CLCH} \geq 1 \: / \: f_C.$ 

<sup>2.</sup>  $t_{CHCL} + t_{CLCH} \ge 1 / f_C$ .

Table 23. AC characteristics (M93Cx6-R)

	Test conditions specified in Table 13. and Table 11.							
Symbol	Max. <sup>(1)</sup>	Unit						
f <sub>C</sub>	$f_{SK}$	Clock frequency	D.C.	1	MHz			
t <sub>SLCH</sub>		Chip Select low to Clock high	250		ns			
t <sub>SHCH</sub>	t <sub>CSS</sub>	Chip Select setup time	50		ns			
t <sub>SLSH</sub> <sup>(2)</sup>	t <sub>CS</sub>	Chip Select low to Chip Select high	250		ns			
t <sub>CHCL</sub> (3)	t <sub>SKH</sub>	Clock high time	250		ns			
t <sub>CLCH</sub> <sup>(3)</sup>	t <sub>SKL</sub>	Clock low time	250		ns			
t <sub>DVCH</sub>	t <sub>DIS</sub>	Data in setup time	100		ns			
t <sub>CHDX</sub>	t <sub>DIH</sub>	Data in hold time	100		ns			
t <sub>CLSH</sub>	t <sub>SKS</sub>	Clock setup time (relative to S)	100		ns			
t <sub>CLSL</sub>	t <sub>CSH</sub>	Chip Select hold time	0		ns			
t <sub>SHQV</sub>	t <sub>SV</sub>	Chip Select to READY/BUSY status		400	ns			
t <sub>SLQZ</sub>	t <sub>DF</sub>	Chip Select low to output Hi-Z		200	ns			
t <sub>CHQL</sub>	t <sub>PD0</sub>	Delay to output low		400	ns			
t <sub>CHQV</sub>	t <sub>PD1</sub>	Delay to output valid		400	ns			
t <sub>W</sub>	t <sub>WP</sub>	Erase or Write cycle time		10	ms			

- 1. This product is under development. For more information, please contact your nearest ST sales office.
- $2. \quad \text{Chip Select Input (S) must be brought low for a minimum of $t_{\text{SLSH}}$ between consecutive instruction cycles. } \\$
- 3.  $t_{CHCL} + t_{CLCH} \ge 1 / f_{C}$ .

Figure 9. Synchronous timing (start and op-code input)




Figure 10. Synchronous timing (Read or Write)






Figure 11. Synchronous timing (Read or Write)



## 12 Package mechanical

Figure 12. PDIP8 – 8 lead plastic dual in-line package, 300 mils body width, package outline



<sup>1.</sup> Drawing is not to scale.

Table 24. PDIP8 – 8 lead plastic dual in-line package, 300 mils body width, package mechanical data

Symbol		millimeters			inches	
Symbol	Тур.	Min.	Max.	Тур.	Min.	Max.
А			5.33			0.210
A1		0.38			0.015	
A2	3.30	2.92	4.95	0.130	0.115	0.195
b	0.46	0.36	0.56	0.018	0.014	0.022
b2	1.52	1.14	1.78	0.060	0.045	0.070
С	0.25	0.20	0.36	0.010	0.008	0.014
D	9.27	9.02	10.16	0.365	0.355	0.400
E	7.87	7.62	8.26	0.310	0.300	0.325
E1	6.35	6.10	7.11	0.250	0.240	0.280
е	2.54	_	-	0.100	-	_
eA	7.62	_	-	0.300	-	-
eB			10.92			0.430
L	3.30	2.92	3.81	0.130	0.115	0.150

A2 D CCC O.25 mm GAUGE PLANE

Figure 13. SO8 narrow – 8 lead plastic small outline, 150 mils body width, package outline

1. Drawing is not to scale.

Table 25. SO8 narrow – 8 lead plastic small outline, 150 mils body width, package data

Comple of		millimeters			inches		
Symbol	Тур	Min	Max	Тур	Min	Max	
А			1.75			0.069	
A1		0.10	0.25		0.004	0.010	
A2		1.25			0.049		
b		0.28	0.48		0.011	0.019	
С		0.17	0.23		0.007	0.009	
ccc			0.10			0.004	
D	4.90	4.80	5.00	0.193	0.189	0.197	
E	6.00	5.80	6.20	0.236	0.228	0.244	
E1	3.90	3.80	4.00	0.154	0.150	0.157	
е	1.27	_	_	0.050	_	_	
h		0.25	0.50		0.010	0.020	
k		0°	8°		0°	8°	
L		0.40	1.27		0.016	0.050	
L1	1.04			0.041			




Figure 14. UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual flat package no lead 2 x 3 mm, outline

- 1. Drawing is not to scale.
- The central pad (the area E2 by D2 in the above illustration) is pulled, internally, to V<sub>SS</sub>. It must not be allowed to be connected to any other voltage or signal line on the PCB, for example during the soldering process.

Table 26. UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual flat package no lead 2 x 3 mm, data

Symbol			neters inches		inches	
Symbol	Тур	Min	Max	Тур	Min	Max
А	0.55	0.50	0.60	0.022	0.020	0.024
A1	0.02	0.00	0.05	0.001	0.000	0.002
b	0.25	0.20	0.30	0.010	0.008	0.012
D	2.00	1.90	2.10	0.079	0.075	0.083
D2	1.60	1.50	1.70	0.063	0.059	0.067
ddd			0.08			0.003
E	3.00	2.90	3.10	0.118	0.114	0.122
E2	0.20	0.10	0.30	0.008	0.004	0.012
е	0.50	-	_	0.020	-	_
L	0.45	0.40	0.50	0.018	0.016	0.020
L1	_		0.15	_		0.006
L3		0.30			0.012	





Figure 15. TSSOP8 – 8 lead thin shrink small outline, package outline

1. Drawing is not to scale.

Table 27. TSSOP8 – 8 lead thin shrink small outline, package mechanical data

Cumbal		millimeters			inches	
Symbol	Тур.	Min.	Max.	Тур.	Min.	Max.
А			1.200			0.0472
A1		0.050	0.150		0.0020	0.0059
A2	1.000	0.800	1.050	0.0394	0.0315	0.0413
b		0.190	0.300		0.0075	0.0118
С		0.090	0.200		0.0035	0.0079
СР			0.100			0.0039
D	3.000	2.900	3.100	0.1181	0.1142	0.1220
е	0.650	-	-	0.0256	-	-
E	6.400	6.200	6.600	0.2520	0.2441	0.2598
E1	4.400	4.300	4.500	0.1732	0.1693	0.1772
L	0.600	0.450	0.750	0.0236	0.0177	0.0295
L1	1.000			0.0394		
α		0°	8°		0°	8°
N (pin number)		8			8	

### 13 Part numbering



/W or /S = F6SP36%

- ST strongly recommends the use of the Automotive Grade devices for use in an automotive environment. The High Reliability Certified Flow (HRCF) is described in the quality note QNEE9801. Please ask your nearest ST sales office for a copy.
- 2. Used only for Device Grade 3.

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

The category of second-level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.

Table 29. Available M93C46-x products (package, voltage range, temperature grade)

<u> </u>			
Package	M93C46 4.5 V to 5.5 V	M93C46-W 2.5 V to 5.5 V	M93C46-R 1.8 V to 5.5 V
DIP8 (BN)	Range3	Range 6 Range3	-
SO8 (MN)	Range 6 Range3	Range 6 Range3	-
TSSOP (DW)	-	Range 6 Range3	-

Table 30. Available M93C56-x products (package, voltage range, temperature grade)

Package	M93C56 4.5 V to 5.5 V	M93C56-W 2.5 V to 5.5 V	M93C56-R 1.8 V to 5.5 V
SO8 (MN)	Range 6 Range3	Range 6 Range3	Range 6
TSSOP (DW)		Range 6	

Table 31. Available M93C66-x products (package, voltage range, temperature grade)

Package	M93C66 4.5 V to 5.5 V	M93C66-W 2.5 V to 5.5 V	M93C66-R 1.8 V to 5.5 V
SO8 (MN)	Range 6 Range3	Range 6 Range3	
TSSOP (DW)		Range 6 Range3	
UFDFPN 2 x 3 mm (MB)			Range 6

Table 32. Available M93C76-x products (package, voltage range, temperature grade)

Package	M93C76 4.5 V to 5.5 V	M93C76-W 2.5 V to 5.5 V
SO8 (MN)	Range3	Range 6 Range3
TSSOP (DW)		Range 6

Table 33. Available M93C86-x products (package, voltage range, temperature grade)

Package	M93C86 4.5 V to 5.5 V	M93C86-W 2.5 V to 5.5 V	M93C86-R 1.8 V to 5.5 V
DIP8 (BN)		Range 6	
SO8 (MN)	Range 6 Range3	Range 6 Range3	
TSSOP (DW)		Range 6	

# 14 Revision history

Table 34. Document revision history

Date	Revision	Changes
04-Feb-2003	2.0	Document reformatted, and reworded, using the new template.  Temperature range 1 removed. TSSOP8 (3x3mm) package added. New products, identified by the process letter W, added, with fc(max) increased to 1MHz for -R voltage range, and to 2MHz for all other ranges (and corresponding parameters adjusted)
26-Mar-2003	2.1	Value of standby current (max) corrected in DC characteristics tables for -W and -R ranges $V_{OUT} \ \ \text{and} \ \ V_{IN} \ \ \text{separated from} \ \ V_{IO} \ \ \text{in the Absolute Maximum Ratings} $ table
04-Apr-2003	2.2	Values corrected in AC characteristics tables for -W range ( $t_{SLSH}$ , $t_{DVCH}$ , $t_{CLSL}$ ) for devices with Process Identification Letter W
23-May-2003	2.3	Standby current corrected for -R range
27-May-2003	2.4	Turned-die option re-instated in Ordering Information Scheme
25-Nov-2003	3.0	Table of contents, and Pb-free options added. Temperature range 7 added. V <sub>IL</sub> (min) improved to -0.45V.
30-Mar-2004	4.0	MLP package added. Absolute Maximum Ratings for $V_{IO}(min)$ and $V_{CC}(min)$ changed. Soldering temperature information clarified for RoHS compliant devices. Device grade information clarified. Process identification letter "G" information added
16-Aug-2004	5.0	M93C06 removed. Device grade information further clarified. Process identification letter "S" information added. Turned-die package option removed. Product list summary added.
27-Oct-2005	6.0	current product/new product distinction removed. I <sub>CC</sub> and I <sub>CC1</sub> values for current product removed from tables 15, 16 and 17 and AC characteristics for current product removed from Tables 20 and 21. Clock rate added to Features.  "Q = open" added to I <sub>CC</sub> Test conditions in DC Characteristics Tables 15, 16, 17, 18 and 19.  Process added to Table 28.: Ordering information scheme. POWER ON DATA PROTECTION section removed, replaced by Operating features and Active Power and Standby Power modes. Initial delivery state added.  SO8N and TSSOP8 packages updated. PDIP-specific T <sub>LEAD</sub> added to Table 8.: Absolute maximum ratings.

Table 34. Document revision history (continued)

Date	Revision	Changes	
<b>Date</b> 31-Jul-2007	Revision 7	Changes  Document reformatted. TSSOP8 3 × 3 mm (DS) package removed.  Erase/Write Enable (EWEN) instruction replaced by Write Enable (WEN). Erase/Write Disable (EWDS) instruction replaced by Write Disable (WDS).  Section 7: Initial delivery state modified, ACTIVE POWER AND STANDBY POWER MODES section removed.  I <sub>CC1</sub> test conditions modified in Table 15, Table 16, Table 17, Table 18 and Table 19. Note 1 added to Table 15.  t <sub>W</sub> parameter description modified in Table 20, Table 21, Table 22 and Table 23.  SO8 narrow and UFDFPN8 package specifications updated (see Section 12: Package mechanical).  Table 29, Table 30, Table 31, Table 32 and Table 33 added.  Blank option removed under Plating technology in Table 27: TSSOP8 —	
		8 lead thin shrink small outline, package mechanical data.  Section 2: Connecting to the serial bus added. Device grade 7 removed.	

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

