

Low Voltage, 4A DC/DC µModule with Tracking

FEATURES

- Complete Standalone Power Supply
- ±1.75% Total DC Output Error (-40°C to 125°C)
- Wide Input Voltage Range: 2.375V to 5.5V
- 4A DC. 5A Peak Output Current
- 0.8V to 5V Output
- Output Voltage Tracking
- UltraFast™ Transient Response
- Power Good Indicator
- Current Mode Control
- Current Foldback Protection, Parallel/Current Sharing
- Up to 95% Efficiency
- Programmable Soft-Start
- Micropower Shutdown: $I_0 \le 7\mu A$
- Overtemperature Protection
- Small and Very Low Profile Package:
 15mm × 9mm × 2.3mm LGA (0.630mm Pads)

APPLICATIONS

- Telecom and Networking Equipment
- Servers
- Storage Cards
- ATCA Cards
- Industrial Equipment

Δ7, LT, LTC and LTM are registered trademarks of Linear Technology Corporation. μModule and UltraFast are trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

DESCRIPTION


The LTM®4604A is a complete 4A switch mode DC/DC power supply with ±1.75% total output voltage error. Included in the package are the switching controller, power FETs, inductor and all support components. Operating over an input voltage range of 2.375V to 5.5V, the LTM4604A supports an output voltage range of 0.8V to 5V, set by a single resistor. This high efficiency design delivers up to 4A continuous current (5A peak). Only bulk output capacitors are needed to complete the design.

The 0.630mm LGA pads with 1.27mm pitch simplify PCB layout by providing standard trace routing and via placement. (The LTM4604A has smaller pads than the LTM4604.) The low profile package (2.3mm) enables utilization of unused space on the bottom of PC boards for high density point of load regulation. High switching frequency and a current mode architecture enable a very fast transient response to line and load changes without sacrificing stability.


Fault protection features include foldback current protection, thermal shutdown and a programmable soft-start function. The LTM4604A is offered in a small thermally enhanced $15\text{mm} \times 9\text{mm} \times 2.3\text{mm}$ LGA package and is Pb free and RoHS compliant.

TYPICAL APPLICATION

3.3V to 2.5V/4A µModule™ Regulator




Efficiency vs Output Current



4604af

ABSOLUTE MAXIMUM RATINGS

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TRAY	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE (NOTE 2)
LTM4604AEV#PBF	LTM4604AEV#PBF	LTM4604AV	66-Lead (15mm × 9mm × 2.3mm) LGA	-40°C to 125°C
LTM4604AIV#PBF	LTM4604AIV#PBF	LTM4604AV	66-Lead (15mm × 9mm × 2.3mm) LGA	-40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/
This product is only offered in trays. For more information go to: http://www.linear.com/packaging/

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full internal operating temperature range, otherwise specifications are at $T_A = 25^{\circ}$ C. $V_{IN} = 5$ V unless otherwise noted. See Figure 15.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{IN(DC)}	Input DC Voltage		•	2.375		5.5	V
V _{OUT(DC)}	Output Voltage, Total Variation with Line and Load	R _{FB} = 5.69k V _{IN} = 2.375V to 5.5V, I _{OUT} = 0A to 4A (Note 3)	•	1.482 1.474	1.5 1.5	1.518 1.522	V
Input Specificati	ons						
V _{IN(UVLO)}	Undervoltage Lockout Threshold	I _{OUT} = 0A		1.75	2	2.3	V
INRUSH(VIN)	Peak Input Inrush Current at Start-Up	$I_{OUT} = 0A$, $C_{IN} = 10\mu F$, $C_{OUT} = 22\mu F \times 3$, RUN/SS = $0.01\mu F$, $V_{OUT} = 1.5V$ $V_{IN} = 3.3V$ $V_{IN} = 5V$			0.7 0.7		A
I _{Q(VIN NOLOAD)} Input Supply Bias Current		V_{IN} = 3.3V, No Switching V_{IN} = 3.3V, V_{OUT} = 1.5V, Switching Continuous V_{IN} = 5V, No Switching V_{IN} = 5V, V_{OUT} = 1.5V, Switching Continuous Shutdown, RUN = 0, V_{IN} = 5V			60 28 100 35 7		μΑ mA μΑ mA

4604af



ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full internal operating temperature range, otherwise specifications are at $T_A = 25^{\circ}$ C. $V_{IN} = 5V$ unless otherwise noted. See Figure 15.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
I _{S(VIN)}	Input Supply Current	$V_{IN} = 2.5V$, $V_{OUT} = 1.5V$, $I_{OUT} = 4A$ $V_{IN} = 3.3V$, $V_{OUT} = 1.5V$, $I_{OUT} = 4A$ $V_{IN} = 5V$, $V_{OUT} = 1.5V$, $I_{OUT} = 4A$			2.9 2.2 1.45		A A A
Output Specificat							
I _{OUT(DC)}	Output Continuous Current Range (Note 3)	$V_{IN} = 3.3V, V_{OUT} = 1.5V$				4	A
$\frac{\Delta V_{OUT(LINE)}}{V_{OUT}}$	Line Regulation Accuracy	$V_{OUT} = 1.5V$, V_{IN} from 2.375V to 5.5V, $I_{OUT} = 0A$	•		0.1	0.2	%
$\frac{\Delta V_{OUT(LOAD)}}{V_{OUT}}$	Load Regulation Accuracy	V_{OUT} = 1.5V, 0A to 4A (Note 3) V_{IN} = 3.3V V_{IN} = 5V	•		0.3 0.3	0.6 0.6	% %
V _{OUT(AC)}	Output Ripple Voltage	$I_{OUT} = 0A$ $V_{IN} = 3.3V, V_{OUT} = 1.5V$ $V_{IN} = 5V, V_{OUT} = 1.5V$			10 12		mV_{P-P} mV_{P-P}
f_S	Output Ripple Voltage Frequency	$I_{OUT} = 4A, V_{IN} = 5V, V_{OUT} = 1.5V$			1.25		MHz
ΔV _{OUT(START)}	Turn-On Overshoot	V_{OUT} = 1.5V, RUN/SS = 10nF, I_{OUT} = 0A V_{IN} = 3.3V V_{IN} = 5V			20 20		mV mV
t _{START}	Turn-on Time	V_{OUT} = 1.5V, I_{OUT} = 1A Resistive Load, TRACK = V_{IN} and RUN/SS = Float V_{IN} = 3.3V V_{IN} = 5V			1.5 1.0		ms ms
$\Delta V_{OUT(LS)}$	Peak Deviation for Dynamic Load Step	Load: 0% to 50% to 0% of Full Load, C _{OUT} = 22µF ×3 Ceramic V _{IN} = 5V, V _{OUT} = 1.5V			25		mV
t _{SETTLE}	Settling Time for Dynamic Load Step	Load: 0% to 50% to 0% of Full Load V _{IN} = 5V, V _{OUT} = 1.5V			10		μs
I _{OUT(PK)}	Output Current Limit	$V_{IN} = 3.3V, V_{OUT} = 1.5V$ $V_{IN} = 5V, V_{OUT} = 1.5V$			8 8		A
Control Section							
V_{FB}	Voltage at FB Pin	$I_{OUT} = 0A, V_{OUT} = 1.5V$	•	0.793 0.788	0.8 0.8	0.807 0.808	V
I _{FB}					0.2		μA
V _{RUN}	RUN Pin On/Off Threshold			0.5	0.65	0.8	V
I _{TRACK}	TRACK Pin Current				0.2		μA
V _{TRACK(OFFSET)}	Offset Voltage	TRACK = 0.4V			30		mV
V _{TRACK(RANGE)}	Tracking Input Range			0		0.8	V
R _{FBHI}	Resistor Between V _{OUT} and FB Pins			4.975	4.99	5.025	kΩ
PG00D							
ΔV_{PGOOD}	PGOOD Range				±7.5		%
R _{PGOOD}	PGOOD Resistance	Open-Drain Pull-Down			90	150	Ω

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.


Note 2: The LTM4604AE is guaranteed to meet performance specifications over the 0°C to 125°C internal operating temperature range. Specifications over the full –40°C to 125°C internal operating temperature range are assured


by design, characterization and correlation with statistical process controls. The LTM4604AI is guaranteed to meet specifications over the full internal operating temperature range. Note that the maximum ambient temperature is determined by specific operating conditions in conjunction with board layout, the rated package thermal resistance and other environmental factors.


Note 3: See output current derating curves for different V_{IN} , V_{OUT} and T_A .




TYPICAL PERFORMANCE CHARACTERISTICS














Load Transient Response




Load Transient Response




Load Transient Response



Load Transient Response





Load Transient Response





4604af


TYPICAL PERFORMANCE CHARACTERISTICS














PIN FUNCTIONS

 V_{IN} (B1, C1, C3-C7, D7, E6 and E7): Power Input Pins. Apply input voltage between these pins and GND pins. Recommend placing input decoupling capacitance directly between V_{IN} pins and GND pins.

V_{OUT} (**D8-D11**, **E8-E11**, **F6-F11**, **G6-G11**): Power Output Pins. Apply output load between these pins and GND pins. Recommend placing output decoupling capacitance directly between these pins and GND pins. Review Table 4.

GND (G3-G5, F3-F5, E4-E5, A1-A11, B6-B11, C8-C11): Power Ground Pins for Both Input and Output Returns.

TRACK (E1): Output Voltage Tracking Pin. When the module is configured as a master output, then a soft-start capacitor is placed on the RUN/SS pin to ground to control the master ramp rate. Slave operation is performed by putting a resistor divider from the master output to ground, and connecting the center point of the divider to this pin on the slave regulator. If tracking is not desired, then connect the TRACK pin to V_{IN} . Load current must be present for tracking. See Applications Information section.

FB (G2): The Negative Input of the Error Amplifier. Internally, this pin is connected to V_{OUT} with a 4.99k precision resistor. Different output voltages can be programmed

with an additional resistor between FB and GND pins. Two power modules can current share when this pin is connected in parallel with the adjacent module's FB pin. See Applications Information section.

COMP (G1): Current Control Threshold and Error Amplifier Compensation Point. The current comparator threshold increases with this control voltage. Two power modules can current share when this pin is connected in parallel with the adjacent module's COMP pin.

PGOOD (F1): Output Voltage Power Good Indicator. Opendrain logic output that is pulled to ground when the output voltage is not within ±7.5% of the regulation point.

RUN/SS (D1): Run Control and Soft-Start Pin. A voltage above 0.8V will turn on the module, and below 0.5V will turn off the module. This pin has a 1M resistor to V_{IN} and a 1000pF capacitor to GND. See Application Information section for soft-start information. The shut down pin should be pull low with a falling edge of \leq 1 μ s to ensure the device does not transition slowly through the internal under voltage lockout threshold.

SW (B3 and B4): Switching Node of the circuit is used for testing purposes. This can be connected to copper on the board to improve thermal performance. Make sure not to connect it to other output pins.

BLOCK DIAGRAM




Figure 1. Simplified LTM4604A Block Diagram

DECOUPLING REQUIREMENTS $T_A = 25^{\circ}C$. Use Figure 1 Configuration.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
C _{IN}	External Input Capacitor Requirement (V _{IN} = 2.375V to 5.5V, V _{OUT} = 1.5V)	I _{OUT} = 4A	10			μF
C _{OUT}	External Output Capacitor Requirement (V _{IN} = 2.375V to 5.5V, V _{OUT} = 1.5V)	I _{OUT} = 4A	22	100		μF

OPERATION

Power Module Description

The LTM4604A is a standalone non-isolated switch mode DC/DC power supply. It can deliver up to 4A of DC output current with few external input and output capacitors. This module provides a precise regulated output voltage programmable via one external resistor from 0.8V DC to 5.0V DC over a 2.375V to 5.5V input voltage. A typical application schematic is shown in Figure 15.

The LTM4604A has an integrated constant frequency current mode regulator with built-in power MOSFETs with fast switching speed. The typical switching frequency is 1.25MHz. With current mode control and internal feedback loop compensation, the LTM4604A module has sufficient stability margins and good transient performance under a wide range of operating conditions and with a wide range of output capacitors, even all ceramic output capacitors.

Current mode control provides cycle-by-cycle fast current limit. In addition, foldback current limiting is provided in an overcurrent condition while V_{OUT} drops. Internal overvoltage and undervoltage comparators pull the open-

drain PGOOD output low if the output feedback voltage exits a $\pm 7.5\%$ window around the regulation point. Furthermore, in an overvoltage condition, internal top FET M1 is turned off and bottom FET M2 is turned on and held on until the overvoltage condition clears.

Pulling the RUN pin below 0.5V forces the controller into its shutdown state, turning off both M1 and M2. At low load current, the module works in continuous current mode by default to achieve minimum output voltage ripple.

The TRACK pin is used for power supply tracking. See the Applications Information section.

The LTM4604A is internally compensated to be stable over a wide operating range. Table 4 provides a guideline for input and output capacitance for several operating conditions. An excel loop analysis tool is provided for transient and stability analysis.

The FB pin is used to program the output voltage with a single resistor connected to ground.

A typical LTM4604A application circuit is shown in Figure 15. External component selection is primarily determined by the maximum load current and output voltage. Refer to Table 4 for specific external capacitor requirements for a particular application.

V_{IN} to V_{OUT} Step-Down Ratios

There are restrictions in the maximum V_{IN} and V_{OUT} stepdown ratio that can be achieved for a given input voltage. The LTM4604A is 100% duty cycle, but the V_{IN} to V_{OUT} minimum dropout is a function of the load current. A typical 0.5V minimum is sufficient (see Typical Performance Characteristics).

Output Voltage Programming

The PWM controller has an internal 0.8V reference voltage. As shown in the Block Diagram, a 4.99k 0.5% internal feedback resistor connects the V_{OUT} and FB pins together. The output voltage will default to 0.8V with no feedback resistor. Adding a resistor R_{FB} from the FB pin to GND programs the output voltage:

$$V_{OUT} = 0.8V \bullet \frac{4.99k + R_{FB}}{R_{FB}}$$

Table 1. FB Resistor vs Output Voltage

V _{OUT}	0.8V	1.2V	1.5V	1.8V	2.5V	3.3V
R_{FB}	Open	10k	5.76k	4.02k	2.37k	1.62k

Input Capacitors

The LTM4604A module should be connected to a low acimpedance DC source. Two 10 μ F ceramic capacitors are included inside the module. Additional input capacitors are only needed if a large load step is required up to a full 4A level. An input 47 μ F bulk capacitor is only needed if the input source impedance is compromised by long inductive leads or traces.

For a buck converter, the switching duty cycle can be estimated as:

$$D = \frac{V_{OUT}}{V_{IN}}$$

Without considering the inductor current ripple, the RMS current of the input capacitor can be estimated as:

$$I_{CIN(RMS)} = \frac{I_{OUT(MAX)}}{m\%} \bullet \sqrt{D \bullet (1-D)}$$

In the above equation, $\eta\%$ is the estimated efficiency of the power module. The bulk capacitor can be a switcher-rated electrolytic aluminum capacitor, OS-CON capacitor for bulk input capacitance due to high inductance traces or leads. If a low inductance plane is used to power the device, then no input capacitance is required. The two internal $10\mu\text{F}$ ceramics are typically rated for 2A to 3A of RMS ripple current. The worst-case ripple current for the 4A maximum current is 2A or less.

Output Capacitors

The LTM4604A is designed for low output voltage ripple. The bulk output capacitors defined as C_{OUT} are chosen with low enough effective series resistance (ESR) to meet the output voltage ripple and transient requirements. C_{OLIT} can be a low ESR tantalum capacitor, a low ESR polymer capacitor or an X5R/X7R ceramic capacitor. The typical output capacitance range is 22µF to 100µF. Additional output filtering may be required by the system designer if further reduction of output ripple or dynamic transient spike is required. Table 4 shows a matrix of different output voltages and output capacitors to minimize the voltage droop and overshoot during a 2A/µs transient. The table optimizes the total equivalent ESR and total bulk capacitance to maximize transient performance. The Linear Technology µModule Power Design Tool can be provided for further optimization.

Fault Conditions: Current Limit and Overcurrent Foldback

The LTM4604A has current mode control, which inherently limits the cycle-by-cycle inductor current not only in steady-state operation, but also in transient.

To further limit current in the event of an overload condition, the LTM4604A provides foldback current limiting as the output voltage falls. The LTM4604A device has overtemperature shutdown protection that inhibits switching operation around 150°C.





Run Enable and Soft-Start

The RUN/SS pin provides dual functions of enable and soft-start control. The RUN/SS pin is used to control turn on of the LTM4604A. While this pin is below 0.5V, the LTM4604A will be in a 7 μ A low quiescent current state. A 0.8V threshold will enable the LTM4604A. This pin can be used to sequence LTM4604A devices. The soft-start control is provided by a 1M pull-up resistor (R_{SS}) and a 1000pF capacitor (C_{SS}) as drawn in the Block Diagram. An external capacitor can be applied to the RUN/SS pin to increase the soft-start time. A typical value is 0.01 μ F. The approximate equation for soft-start is:

$$t_{SOFTSTART} = In \left(\frac{V_{IN}}{V_{IN} - 1.8V} \right) \cdot R_{SS} \left(C_{SS} + C_{SSEXT} \right)$$

where R_{SS} and C_{SS} are shown in the Block Diagram of Figure 1, 1.8V is the soft-start upper range, and C_{SSEXT} is the additional capacitance for further soft-start contol. The soft-start function can also be used to control the output ramp-up time, so that another regulator can be easily tracked. An independent ramp control signal can be applied to the master ramp, otherwise, connect the TRACK pin to V_{IN} to disable tracking.

Output Voltage Tracking

Output voltage tracking can be programmed externally using the TRACK pin. The output can be tracked up and down with another regulator. The master regulator's output is divided down with an external resistor divider that is the same as the slave regulator's feedback divider to implement coincident tracking. The LTM4604A uses a very accurate 4.99k resistor for the top feedback resistor. Figure 2 shows an example of coincident tracking.

$$V_{TRACK} = \frac{R_{FB2}}{4.99k + R_{FB2}} \bullet V_{MASTER}$$

 V_{TRACK} is the track ramp applied to the slave's TRACK pin. V_{TRACK} applies the track reference for the slave output up to the point of the programmed value at which V_{TRACK} proceeds beyond the 0.8V reference value. The V_{TRACK}

pin must go beyond 0.8V to ensure the slave output has reached its final value. Load current must be present for proper tracking.




Figure 2. Dual Outputs (3.3V and 1.5V) with Tracking




Figure 3. Output Voltage Coincident Tracking

LINEAD TECHNOLOGY

Ratio metric modes of tracking can be achieved by selecting different resistor values to change the output tracking ratio. The master output must be greater than the slave output for the tracking to work. Linear Technology Tracker Cad26 can be used to implement different tracking scenarios. The Master and Slave data inputs can be used to implement the correct resistor values for coincident or ratio tracking. The master and slave regulators require load current for tracking down.

Power Good

The PGOOD pin is an open-drain pin that can be used to monitor valid output voltage regulation. This pin monitors a $\pm 7.5\%$ window around the regulation point.

COMP Pin

The pin is the external compensation pin. The module has already been internally compensated for all output voltages. Table 4 is provided for most application requirements. The Linear Technology $\mu Module$ Power Design Tool can be provided for other control loop optimizations.




Figure 4. 1.2V Power Loss

Parallel Operation

The LTM4604A device is an inherently current mode controlled device. Parallel modules will have very good current sharing. This will balance the thermals on the design. Figure 16 shows a schematic of the parallel design. The voltage feedback changes with the variable N as more modules are paralleled. The equation:

$$V_{OUT} = 0.8V \bullet \frac{\frac{4.99k}{N} + R_{FB}}{R_{FB}}$$

N is the number of paralleled modules.

Thermal Considerations and Output Current Derating

The power loss curves in Figures 4 and 5 can be used in coordination with the load derating curves in Figures 6 through 13 for calculating an approximate θ_{JA} for the module with and without heat sinking methods with various airflow conditions. Thermal models are derived from several temperature measurements at the bench, and are correlated with thermal analysis software. Tables 2 and 3 provide a summary of the equivalent θ_{JA} for the noted conditions. These equivalent θ_{JA} parameters are correlated to the measured values and improve with air flow. The maximum junction temperature is monitored while the derating curves are derived.




Figure 5. 2.5V Power Loss




Figure 6. $5\mbox{V}_{\mbox{\scriptsize IN}}$ to 1.2 $\mbox{V}_{\mbox{\scriptsize OUT}}$ No Heat Sink




Figure 8. $3.3\mbox{V}_{\mbox{\scriptsize IN}}$ to $1.2\mbox{V}_{\mbox{\scriptsize OUT}}$ No Heat Sink




Figure 7. $5\mbox{V}_{\mbox{\scriptsize IN}}$ to 1.2 $\mbox{V}_{\mbox{\scriptsize OUT}}$ with Heat Sink




Figure 9. $3.3\mbox{\ensuremath{V_{IN}}}$ to $1.2\mbox{\ensuremath{V_{OUT}}}$ with Heat Sink




Figure 10. $5\mbox{V}_{\mbox{\scriptsize IN}}$ to $2.5\mbox{V}_{\mbox{\scriptsize OUT}}$ No Heat Sink




Figure 12. $3.3V_{IN}$ to $2.5V_{OUT}$ No Heat Sink




Figure 11. $5V_{IN}$ to $2.5V_{OUT}$ with Heat Sink




Figure 13. $3.3V_{IN}$ to $2.5V_{OUT}$ with Heat Sink

Table 2. 1.2V Output

DERATING CURVE	V _{IN} (V)	POWER LOSS CURVE	AIR FLOW (LFM)	HEAT SINK	θ _{JA} (°C/W)
Figures 6, 8	3.3, 5	Figure 4	0	None	25
Figures 6, 8	3.3, 5	Figure 4	200	None	22.5
Figures 6, 8	3.3, 5	Figure 4	400	None	21
Figures 7, 9	3.3, 5	Figure 4	0	BGA Heat Sink	21
Figures 7, 9	3.3, 5	Figure 4	200	BGA Heat Sink	20
Figures 7, 9	3.3, 5	Figure 4	400	BGA Heat Sink	18

Table 3. 2.5V Output

DERATING CURVE	V _{IN} (V)	POWER LOSS CURVE	AIR FLOW (LFM)	HEAT SINK	θ _{JA} (°C/W)
Figures 10, 12	3.3, 5	Figure 5	0	None	25
Figures 10, 12	3.3, 5	Figure 5	200	None	21
Figures 10, 12	3.3, 5	Figure 5	400	None	21
Figures 11, 13	3.3, 5	Figure 5	0	BGA Heat Sink	21
Figures 11, 13	3.3, 5	Figure 5 200 BGA Heat S		BGA Heat Sink	18
Figures 11, 13	3.3, 5	Figure 5	400	BGA Heat Sink	16

Table 4. Output Voltage Response Versus Component Matrix (Refer to Figure 17), 0A to 2A Load Step Typical Measured Values

V _{OUT} (V)	C _{IN} (CERAMIC)	C _{IN} (BULK)	C _{OUT} (CERAMIC)	C _{COMP}	V _{IN} (V)	DROOP (mV)	PEAK-TO- PEAK(mV)	RECOVERY (μs)	LOAD STEP (A/µs)	R_{FB} ($k\Omega$)
1.2	10µF	56µF Aluminum	100μF 6.3V	None	2.5	21	43	10	2	10
1.2	10μF	56µF Aluminum	22μF ×4	None	3.3	23	45	10	2	10
1.2	10μF	56µF Aluminum	22μF ×4	None	5	24	46	10	2	10
1.5	10μF	56µF Aluminum	100μF 6.3V	None	2.5	19	41	10	2	5.76
1.5	10µF	56µF Aluminum	22μF ×4	None	3.3	21	43	10	2	5.76
1.5	10µF	56µF Aluminum	22μF ×4	None	5	21	43	10	2	5.76
1.8	10µF	56µF Aluminum	100μF 6.3V	None	2.5	25	50	10	2	4.02
1.8	10µF	56µF Aluminum	22μF ×3	None	3.3	30	60	10	2	4.02
1.8	10μF	56µF Aluminum	22μF ×3	None	5	30	60	10	2	4.02
2.5	10μF	56µF Aluminum	100μF 6.3V	None	2.5	22	45	12	2	2.37
2.5	10μF	56µF Aluminum	22μF ×3	None	3.3	25	55	12	2	2.37
2.5	10μF	56µF Aluminum	22μF ×3	None	5	25	55	12	2	2.37
3.3	10μF	56µF Aluminum	100μF 6.3V	None	2.5	22	50	15	2	1.62
3.3	10µF	56µF Aluminum	22μF ×3	None	3.3	25	56	15	2	1.62
3.3	10µF	56µF Aluminum	22μF ×3	None	5	25	56	15	2	1.62

Safety Considerations

The LTM4604A modules do not provide isolation from V_{IN} to V_{OUT} . There is no internal fuse. If required, a slow blow fuse with a rating twice the maximum input current needs to be provided to protect each unit from catastrophic failure.

Layout Checklist/Example

The high integration of LTM4604A makes the PCB board layout very simple and easy. However, to optimize its electrical and thermal performance, some layout considerations are still necessary.

ullet Use large PCB copper areas for high current path, including V_{IN} , GND and V_{OUT} . It helps to minimize the PCB conduction loss and thermal stress.

- Place high frequency ceramic input and output capacitors next to the V_{IN}, GND and V_{OUT} pins to minimize high frequency noise.
- Place a dedicated power ground layer underneath the unit.
- To minimize the via conduction loss and reduce module thermal stress, use multiple vias for interconnection between top layer and other power layers.
- Do not put vias directly on the pads unless they are capped.
- SW pads can be soldered to board to improve thermal performance.

Figure 14 gives a good example of the recommended layout.




Figure 14. Recommended PCB Layout




Figure 15. Typical 2.375V to 5.5V Input, 1.5V at 4A Design

TYPICAL APPLICATIONS




Figure 16. Two LTM4604As in Parallel, 1.5V at 8A Design

TYPICAL APPLICATIONS





Figure 17. 3.3V to 5V Input, 2.5V at 4A Design

PACKAGE DESCRIPTION

$\begin{array}{c} \textbf{LGA Package} \\ \textbf{66-Lead (15mm} \times 9mm \times 2.32mm) \end{array}$

(Reference LTC DWG # 05-08-1820 Rev Ø)




PACKAGE DESCRIPTION

Pin Assignment Table (Arranged by Pin Number)

										1			
PII	NAME	PI	NNAME	PII	NNAME	PII	NAME	PII	NAME	PI	NNAME	PII	NAME
A1	GND	B1	V _{IN}	C1	V _{IN}	D1	RUN/SS	E1	TRACK	F1	PGOOD	G1	COMP
A2	GND	B2	-	C2	-	D2	_	E2	-	F2	-	G2	FB
А3	GND	В3	SW	C3	V _{IN}	D3	_	E3	_	F3	GND	G3	GND
A4	GND	В4	SW	C4	V _{IN}	D4	_	E4	GND	F4	GND	G4	GND
A5	GND	B5	-	C5	V _{IN}	D5	-	E5	GND	F5	GND	G5	GND
A6	GND	В6	GND	C6	V _{IN}	D6	_	E6	V _{IN}	F6	V _{OUT}	G6	V _{OUT}
A7	GND	В7	GND	C7	V _{IN}	D7	V _{IN}	E7	V _{IN}	F7	V _{OUT}	G7	V _{OUT}
A8	GND	B8	GND	C8	GND	D8	V_{OUT}	E8	V_{OUT}	F8	V_{OUT}	G8	V_{OUT}
A9	GND	В9	GND	C9	GND	D9	V _{OUT}	E9	V _{OUT}	F9	V _{OUT}	G9	V _{OUT}
A10	GND	B10	GND	C10	GND	D10	V _{OUT}	E10	V _{OUT}	F10	V _{OUT}	G10	V _{OUT}
A11	GND	B11	GND	C11	GND	D11	V _{OUT}	E11	V _{OUT}	F11	V _{OUT}	G11	V _{OUT}



PACKAGE PHOTOGRAPH



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTC2900	Quad Supply Monitor with Adjustable Reset Timer	Monitors Four Supplies; Adjustable Reset Timer
LTC2923	Power Supply Tracking Controller	Tracks Both Up and Down; Power Supply Sequencing
LTM4600HV	10A DC/DC μModule	$4.5V \le V_{IN} \le 28V$; $0.6V \le V_{OUT} \le 5V$; $15mm \times 15mm \times 2.8mm$
LTM4601/LTM4601A	12A DC/DC µModule with PLL, Output Tracking/ Margining and Remote Sensing	Synchronizable, PolyPhase Operation, LTM4601-1/LTM4601A-1 Version has no Remote Sensing
LTM4601AHVMP	12A Military Grade µModule	$4.5V \le V_{IN} \le 28V$; $0.6V \le V_{OUT} \le 5V$; $15mm \times 15mm \times 2.8mm$, −55°C to 125°C
LTM4602	6A DC/DC μModule	Pin Compatible with the LTM4600
LTM4603	6A DC/DC μModule with PLL and Output Tracking/ Margining and Remote Sensing	Synchronizable, PolyPhase Operation, LTM4603-1 Version has no Remote Sensing, Pin Compatible with the LTM4601
LTM4605	5A Buck-Boost μModule	4.5V ≤ V _{IN} ≤ 20V; 0.8V ≤ V _{OUT} ≤ 16V; 15mm × 15mm × 2.8mm LGA
LTM4607	5A Buck-Boost μModule	$4.5 \text{V} \le \text{V}_{\text{IN}} \le 36 \text{V}; \ 0.8 \text{V} \le \text{V}_{\text{OUT}} \le 24 \text{V}; \ 15 \text{mm} \times 15 \text{mm} \times 2.8 \text{mm} \ \text{LGA}$
LTM4608A	8A Low Voltage μModule	$2.4V \leq V_{IN} \leq 5.5V,$ Parallel for Higher Output Current, 9mm \times 15mm \times 2.8mm LGA
LTM4616	Dual 8A DC/DC μModule	Dual 8A or Single 16A; $2.375V \le V_{IN} \le 5.5V$; $15mm \times 15mm \times 2.5mm$ LGA
LTM8020	0.2A DC/DC μModule	4V ≤ V _{IN} ≤ 36V; 1.25V ≤ V _{OUT} ≤ 5V; 6.25mm × 6.25mm × 2.3mm LGA
LTM8021	0.5A DC/DC μModule	$3.6V \le V_{IN} \le 36V$; $0.8V \le V_{OUT} \le 5V$; $6.25mm \times 11.25mm \times 2.8mm$ LGA
LTM8022	1A DC/DC μModule	$3.6V \le V_{IN} \le 36V$; $0.8V \le V_{OUT} \le 10V$; 11.25 mm $\times 9$ mm $\times 2.8$ mm LGA
LTM8023	2A DC/DC μModule	$3.6V \le V_{IN} \le 36V$; $0.8V \le V_{OUT} \le 10V$; 11.25 mm $\times 9$ mm $\times 2.8$ mm LGA