

150MHz Video Multiplexers

FEATURES

- -3dB Bandwidth: 150MHz
- 0.1dB Gain Flatness: 30MHz
- Channel-to-Channel Switching Time: 25ns
- Turn-On/Turn-Off Time: 25ns
- High Slew Rate: 300V/µs
- Disabled Output Impedance: 10MΩ
- 50mV Switching Transient
- Channel Separation at 10MHz: >90dB
- Differential Gain: 0.02%
- Differential Phase: 0.02°
- Wide Supply Range: ±5V to ±15V
- Output Short-Circuit Protected
- Push-Pull Output

APPLICATIONS

- Broadcast Quality Video Multiplexing
- Picture-in-Picture Switching
- HDTV
- Computer Graphics
- Title Generation
- Video Crosspoint Matrices
- Video Routers

DESCRIPTION

The LT1203 is a wideband 2-input video multiplexer designed for pixel switching and broadcast quality routing. The LT1205 is a dual version that is configured as a 4-input, 2-output multiplexer.

These multiplexers act as SPDT video switches with 10ns transition times at toggle rates up to 30MHz. The – 3dB bandwidth is 150MHz and 0.1dB gain flatness is 30MHz. Many parts can be tied together at their outputs by using the enable feature which reduces the power dissipation and raises the output impedance to $10M\Omega$. Output capacitance when disabled is only 3pF and the LT1203 peaks less than 3dB into a 50pF load. Channel crosstalk and disable isolation are greater than 90dB up to 10MHz. An on-chip buffer interfaces to fast TTL or CMOS logic. Switching transients are only 50mV with a 25ns duration. The LT1203 and LT1205 outputs are protected against shorts to ground.

The LT1203/LT1205 are manufactured using Linear Technology's proprietary complementary bipolar process. The LT1203 is available in both the 8-lead PDIP and SO package while the LT1205 is available in the 16-lead narrow body SO package.

TYPICAL APPLICATION









ABSOLUTE MAXIMUM RATINGS

| Supply Voltage | ±18V |
|--|-----------------------------|
| Signal Input Current (Note 1) | ±20mA |
| Logic Input Current (Note 2) | ±50mA |
| Output Short-Circuit Duration (Note 3) | |
| Specified Temperature Range (Note 4) | $0^\circ C$ to $70^\circ C$ |

| Operating Temperature Range40°C | to 85°C |
|--------------------------------------|----------|
| Storage Temperature Range65°C 1 | to 150°C |
| Junction Temperature (Note 5) | 150°C |
| Lead Temperature (Soldering, 10 sec) | 300°C |

PACKAGE/ORDER INFORMATION



*See Note 4

Consult factory for Industrial and Military grade parts.

ELECTRICAL CHARACTERISTICS

 $0^{\circ}C \le T_A \le 70^{\circ}C$, $\pm 5V \le V_S \le \pm 15V$, $R_L = 1k$, pulse tested, EN pin open or high, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | | MIN | ТҮР | MAX | UNITS |
|--------------------------|------------------------------|---|-------------|----------|--------------|--------------|-------------|
| V _{OS} | Output Offset Voltage | Any Input Selected | • | | 10 | 30 | mV |
| | Output Offset Matching | Between Outputs | • | | 0.3 | 5 | mV |
| $\Delta V_{0S}/\Delta T$ | Output Offset Drift | | • | | 40 | | μV/°C |
| I _{IN} | Input Current | | • | | 0.6 | 5 | μA |
| R _{IN} | Input Resistance | $V_{S} = \pm 5V, V_{IN} = \pm 2V$ $V_{S} = \pm 15V, V_{IN} = \pm 2V$ | • | 1 2 | 5 5 | | ΜΩ ΜΩ |
| C _{IN} | Input Capacitance | Input Selected Input Deselected | | | 2.6 2.6 | | pF pF |
| C _{OUT} | Disabled Output Capacitance | EN Pin Voltage ≤ 0.8V | | | 2.8 | | pF |
| V _{IN} | Input Voltage (Note 1) | $V_S = \pm 5V$ $V_S = \pm 15V$ | • | ±2 ±2 | ±2.8 ±3.0 | | V V |
| PSRR | Power Supply Rejection Ratio | V _S = ±4.5 to ±15V | • | 60 | 70 | | dB |
| | Gain Error | $ \begin{array}{l} V_S = \pm 15V, V_{IN} = \pm 2V, R_L = 1k \\ V_S = \pm 15V, V_{IN} = \pm 2V, R_L = 400\Omega \\ V_S = \pm 5V, V_{IN} = \pm 2V, R_L = 1k \end{array} $ | • • • | | 2 6 3 | 4 10 6 | % % % |



ELECTRICAL CHARACTERISTICS

 $0^{\circ}C \le T_A \le 70^{\circ}C, \pm 5V \le V_S \le \pm 15V, R_L$ = 1k, pulse tested, EN pin open or high, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | | MIN | ТҮР | MAX | UNITS |
|------------------|---|--|---|--------------|----------------|--------------|----------|
| V _{OUT} | Output Voltage | $ \begin{array}{l} V_{S}=\pm 15V, V_{IN}=\pm 2V, R_{L}=400\Omega \\ V_{S}=\pm 5V, V_{IN}=\pm 2V, R_{L}=1k \end{array} $ | • | | ±1.90 ±1.94 | | V V |
| | Overload Swing (Note 1) | $\begin{array}{l} V_S=\pm 15V, V_{IN}=\pm 5V\\ V_S=\pm 5V, V_{IN}=\pm 5V \end{array}$ | • | | ±0.9 ±0.9 | ±1.5 ±1.5 | V V |
| I _{OUT} | Output Current | $\label{eq:VS} \begin{array}{l} V_S=\pm 15V, V_{IN}=\pm 2V, R_L=400\Omega\\ V_S=\pm 5V, V_{IN}=\pm 2V, R_L=1k \end{array}$ | • | ±4.5 ±1.8 | ±4.75 ±2.00 | | mA mA |
| R _{OUT} | Enabled Output Resistance Disabled Output Resistance | EN Pin Voltage = 2V, $V_{OUT} = \pm 2V$, $V_S = \pm 15V$ EN Pin Voltage = 0.5V, $V_{OUT} = \pm 2V$, $V_S = \pm 15V$ | • | 1 | 20 10 | 42 | Ω ΜΩ |
| I _S | Supply Current (LT1203) | EN Pin Voltage = 2V EN Pin Voltage = 0.5V | • | | 10.0 5.8 | 14 8 | mA mA |
| | Supply Current (LT1205) | EN Pin Voltage = 2V EN Pin Voltage = 0.5V | • | | 20.0 11.6 | 28 16 | mA mA |
| V _{IL} | Logic Low | Logic Pin | • | | | 0.8 | V |
| V _{IH} | Logic High | Logic Pin | • | 2 | | | V |
| | Enable Low | EN Pin | • | | | 0.5 | V |
| | Enable High | EN Pin | • | 2 | | | V |
| IIL | Digital Input Current Low | LT1203 Pin 5, LT1205 Pins 9, 13 = 0V | • | | 1.5 | 6.5 | μA |
| I _{IH} | Digital Input Current High | LT1203 Pin 5, LT1205 Pins 9, 13 = 5V | • | | 10 | 200 | nA |
| I _{EN} | Enable Pin Current | LT1203 Pin 6, LT1205 Pins 10, 14 | • | | 20 | 80 | μA |

AC CHARACTERISTICS $T_A = 25^{\circ}C$, $V_S = \pm 15V$, $R_L = 1k$, EN pin open or high, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | M | N TYP | MAX | UNITS |
|---------------------------------|---|--|----|---------|-----|-------------------|
| SR | Slew Rate (Note 6) | | 18 | 0 300 | | V/µs |
| FPBW | Full Power Bandwidth (Note 7) | $V_{OUT} = 2V_{P-P}$ | 28 | .6 47.7 | | MHz |
| t _{SEL} | Channel-to-Channel Select Time (Note 8) | R _L = 10k | | 25 | 35 | ns |
| | Enable Time (Note 9) | R _L = 1k | | 25 | 35 | ns |
| | Disable Time (Note 9) | R _L = 1k | | 20 | 35 | ns |
| t _r , t _f | Small-Signal Rise and Fall Time | V _{OUT} = 250mV _{P-P} , 10% to 90% | | 2.6 | | ns |
| | Propagation Delay | $V_{OUT} = 250 m V_{P-P}$ | | 2.9 | | ns |
| | Overshoot | $V_{OUT} = 250 m V_{P-P}$ | | 5 | | % |
| | Crosstalk (Note 10) | $R_{S} = 10\Omega$ | | 90 | | dB |
| | Chip Disabled Crosstalk (Note 10) | $R_L = 10\Omega$, EN Pin Voltage $\leq 0.8V$ | | 110 | | dB |
| | Channel Select Output Transient | All V _{IN} = 0V | | 50 | | mV _{P-P} |
| t _s | Settling Time | 1%, V _{OUT} = 1V | | 30 | | ns |
| | Differential Gain (Note 11) | $V_{S} = \pm 15V, R_{L} = 10k$ | | 0.02 | | % |
| | Differential Phase (Note 11) | $V_{S} = \pm 15V, R_{L} = 10k$ | | 0.02 | | DEG |
| | Insertion Loss | R _L = 100k, C _L = 30pF, V _{OUT} = 500mV _{P-P} , f = 1MHz | | 0.02 | | dB |

The ${\ensuremath{\bullet}}$ denotes specifications which apply over the specified temperature range.

Note 1: The analog inputs (pins 1, 3 for the LT1203, pins 1, 3, 5, 7 for the LT1205) are protected against ESD and overvoltage with internal SCRs.

For inputs $\leq \pm 2.8V$ the SCR will not fire. Voltages above 2.8V will fire the SCR and the DC current should be limited to 20mA. To turn off the SCR the pin voltage must be reduced to less than 1V or the current reduced to less than 600 μ A.



LT1203/LT1205

Note 2: The digital inputs (pins 5, 6 for the LT1203, pins 9, 10, 13, 14 for the LT1205) are protected against ESD and overvoltage with internal SCRs. For inputs $\leq \pm 6V$ the SCR will not fire. Voltages above 6V will fire the SCR and the DC current should be limited to 50mA. To turn off the SCR the pin voltage must be reduced to less than 2V or the current reduced to less than 10mA.

Note 3: A heat sink may be required depending on the power supply voltage.

Note 4: Commercial grade parts are designed to operate over the temperature range of -40° C to 85°C but are neither tested nor guaranteed beyond 0°C to 70°C. Industrial grade parts specified and tested over -40° C to 85°C are available on special request, consult factory.

Note 5: T_J is calculated from the ambient temperature T_A and the power dissipation P_D according to the following formulas:

LT1203CN8: $T_J = T_A + (P_D \times 100^{\circ}C/W)$ LT1203CS8: $T_J = T_A + (P_D \times 150^{\circ}C/W)$

LT1205CS: $T_J = T_A + (P_D \times 100^{\circ}C/W)$

Note 6: Slew rate is measured at $\pm 2.0V$ on a $\pm 2.5V$ output signal while operating on $\pm 15V$ supplies, R_L = 1k.

Note 7: Full power bandwidth is calculated from the slew rate measurement:

FPBW = $SR/2\pi V_{PEAK}$

Note 8: For the LT1203, apply 1VDC to pin 1 and measure the time for the appearance of 0.5V at pin 7 when pin 5 goes from 5V to 0V. Apply 1VDC

TRUTH TABLE

| LOGIC | EN | V _{OUT} | | | | |
|-------|----|-----------------------|--|--|--|--|
| 0 | 1 | V _{INO} | | | | |
| 1 | 1 | V _{IN1} | | | | |
| 0 | 0* | HIGH Z _{OUT} | | | | |
| 1 | 0 | HIGH Z _{OUT} | | | | |
| | | | | | | |

*Must be $\leq 0.5V$

TYPICAL PERFORMANCE CHARACTERISTICS



to pin 1 and measure the time for disappearance of 0.5V at pin 7 when pin 5 goes from 0V to 5V. Apply 1VDC to pin 3 and measure the time for the appearance of 0.5V at pin 7 when pin 5 goes from 0V to 5V. Apply 1VDC to pin 3 and measure the time for disappearance of 0.5V at pin 7 when pin 5 goes from 5V to 0V. For the LT1205 the same test is performed on both MUXs.

Note 9: For the LT1203, apply 1VDC to pin 1 and measure the time for the appearance of 0.5V at pin 7 when pin 6 goes from 0V to 5V. Pin 5 voltage = 0V. Apply 1VDC to pin 1 and measure the time for disappearance of 0.2V at pin 7 when pin 6 goes from 5V to 0V. Pin 5 voltage = 0V. Apply 1VDC to pin 3 and measure the time for the appearance of 0.5V at pin 7 when pin 6 goes from 0V to 5V. Pin 5 voltage = 5V. Apply 1VDC to pin 3 and measure the time for disappearance of 0.2V at pin 7 when pin 6 goes from 0V to 5V. Pin 5 voltage = 5V. Apply 1VDC to pin 3 and measure the time for disappearance of 0.2V at pin 7 when pin 5 goes from 5V to 0V. Pin 5 voltage = 5V. For the LT1205 the same test is performed on both MUXs.

Note 10: $V_{IN} = 0dBm (0.223V_{RMS})$ at 10MHz on one input with the other input selected and $R_S = 10\Omega$. For disable crosstalk all inputs are driven simultaneously. In disable the output impedance is very high and signal couples across the package; the load impedance determines the crosstalk.

Note 11: Differential gain and phase are measured using a Tektronix TSG120 YC/NTSC signal generator and a Tektronix 1780R video measurement set. The resolution of this equipment is 0.1% and 0.1°. Ten identical MUXs were cascaded giving an effective resolution of 0.01% and 0.01°.





TYPICAL PERFORMANCE CHARACTERISTICS



Crosstalk Rejection vs Frequency



Output Impedance (Enabled) vs Frequency





Crosstalk Rejection vs Frequency $V_{S} = \pm 15V$ -40 $V_{S} = \pm 25^{\circ}C$ $R_{L} = \infty$



Power Supply Rejection Ratio vs Frequency



Supply Current vs Supply Voltage (Disabled)





vs Frequency

Supply Current

LT1203

R_L = ∞

9.6

9.2

8.8

8.4

8.0

7.6

0

2

4 6 8 10 12

SUPPLY VOLTAGE (±V)

SUPPLY CURRENT (mA)



vs Supply Voltage (Enabled)

125

25°

-55'

14

16 18

I T1203/05 • TPC10

TYPICAL PERFORMANCE CHARACTERISTICS



Settling Time to 1mV and 10mV vs Output Step







Small-Signal Rise Time









TYPICAL PERFORMANCE CHARACTERISTICS



APPLICATIONS INFORMATION

Input Protection

The logic inputs have ESD protection (\geq 2kV) and shorting them to 12V or 15V will cause excessive current to flow. Limit the current to less than 50mA when driving the logic above 6V. The analog inputs are protected against ESD and overvoltage with internal SCRs. For inputs $\geq \pm 2.8V$ the SCRs will fire and the DC current should be limited to 20mA.

Power Supplies

The LT1203/LT1205 will operate from \pm 5V (10V total) to \pm 15V (30V total) and is specified over this range. Characteristics change very little over this voltage range. It is not necessary to use equal value supplies however, the output offset voltage will change. The offset will change about 300µV per volt of supply mismatch. The LT1203/LT1205 have a very wide bandwidth yet are tolerant of power supply bypassing. The power supplies should be bypassed with a 0.1µF or 0.01µF ceramic capacitor within 0.5 inch of the part.

Circuit Layout

Use a ground plane to ensure a low impedance ground is available throughout the PCB layout. Separate the inputs

with ground plane to ensure high channel separation. For minimum peaking, maximum bandwidth and maximum gain flatness sockets are not recommended because they can add considerable stray inductance and capacitance. If a socket must be used, use a low profile, low capacitance socket such as the SamTec ISO-308.

Switching Transients

The LT1203/LT1205 use input buffers to ensure switching transients do not couple to other video equipment sharing the input line. Output switching transients are about $50mV_{P-P}$ with a 20ns duration and input transients are



LT1203 Channel-to-Channel Switching Transient



CMOS MUX Channel-to-Channel Switching Transient



CHANNEL 1 = 0V CHANNEL 2 = 2MHz SINEWAVE only 10mV_{P-P}. A photo of the switching transients from a CMOS MUX shows glitches to be 50 times larger than on the LT1203. Also shown is the output of the LT1203 switching on and off a 2MHz sinewave cleanly and without abnormalities.

Pixel Switching

The multiplexers are fabricated on LTC's Complementary Bipolar Process to attain fast switching speed, high bandwidth, and a wide supply voltage range compatible with traditional video systems. Channel-to-channel switching time and Enable time are both 25ns, therefore delay is the same when switching between channels or between ICs. To demonstrate the switching speed of the LT1203/LT1205 the RGB MUX of Figure 1 is used to switch RGB Workstation inputs with a 22ns pixel width. Figure 2a is a photo showing the Workstation output and RGB MUX output. The slight rise time degradation at the RGB MUX output is due to the bandwidth of the LT1260 current feedback amplifier used to drive the 75 Ω cable. In Figure 2b, the LT1203 switches to an input at zero at the end of the first pixel and removes the following pixels.







Figure 2a. Workstation and RGB MUX Output



Figure 2b. RGB MUX Output Switched to Ground After One Pixel

Demonstration Board

A Demonstration Board (#041) of the RGB MUX in Figure 1 has been fabricated and its layout is shown in Figure 3. The small-signal bandwidth of the RGB MUX is set by the bandwidth of the LT1260. The stray capacitance of the surface mount feedback resistors R_F and R_G restricts the –3dB bandwidth to about 95MHz. The bandwidth can be improved by about 20% using the through-hole LT1260 and components. A frequency response plot in Figure 4 shows that the R, G, and B amplifiers have slightly different frequency responses. The difference in the G amplifier is due to different output trace routing to feedback resistor R13.



Figure 4. RGB MUX Frequency Response of Demonstration Board #041

Input Expansion

The output impedance of the LT1203/LT1205 is typically 20Ω when enabled and $10M\Omega$ when disabled or not selected. This high disabled output impedance allows the output of many LT1205s to be shorted together to form large crosspoint arrays. With their outputs shorted together, shoot-through current is low because the "on" channel is disabled before the "off" channel is activated.



Four LT1205s are used in Figure 5 to form a 16-to-1 multiplexer which is very space efficient and uses only six SO packages. In this application 15 switches are turned off and only one is active. An attenuator is formed by the 15 deselected switches and the active device which has an



LT1203/LT1205









Figure 5. 16-to-1 Multiplexer and Truth Table



output impedance of only 25Ω at 10MHz. This attenuator is responsible for the outstanding All Hostile Crosstalk Rejection of 90dB at 10MHz with 15 input signals.

Several suggestions to attain this high rejection include:

- 1. Mount the feedback resistors for the surface mount LT1252 on the back side of the PC board.
- 2. Keep the feedback trace (pin 3) of the LT1252 as short as possible.
- 3. Route V⁺ and V⁻ for the LT1205s on the component (top) side and under the devices (between inputs and outputs).
- 4. Use the backside of the PC board as a solid ground plane. Connect the LT1205 device grounds and bypass capacitors grounds as vias to the backside ground plane.









Each "off" switch has 2.8pF of output capacitance and 15 "off" switches tied together represent a 48pF load to the one active switch. In this case the active device will peak about 3dB at 50MHz. An attribute of current feedback amplifiers is that the bandwidth can easily be adjusted by changing the feedback resistors, and in this application the LT1252's bandwidth is reduced to about 60MHz using 1.6k feedback resistors. This has the effect of reducing the peaking in the MUX to 0.25dB and flattening the response to 0.05dB at 30MHz.

4×4 Crosspoint

The compact high performance 4×4 crosspoint shown in Figure 6 uses four LT1205s to route any input to any or all outputs. The complete crosspoint uses only six SO packages and less than six square inches of PC board space. The LT1254 guad current feedback amplifier serves as a cable driver with a gain of 2. A \pm 5V supply is used to ensure that the maximum 150°C junction temperature of the LT1254 is not exceeded in the SO package. With this supply voltage the crosspoint can operate at a 70°C ambient temperature and drive 2V (peak or DC) into a double-terminated 75 Ω video cable. The feedback resistors of these output amplifiers have been optimized for this supply voltage. The -3dB bandwidth of the crosspoint is over 100MHz with only 0.8dB of peaking. All Hostile Crosstalk Rejection is 85dB at 10MHz when a shorted input is routed to all outputs. To obtain this level of performance it is necessary to follow techniques similar to



16-to-1 MUX, Switching LT1205 Enable Lines



Figure 6. 4 \times 4 Crosspoint and Truth Table



those used in the 16-to-1 crosspoint with one additional suggestion: Surround the LT1205 output traces by ground plane and route them away from the (-) inputs of the other three LT1254s.

Each pair of logic inputs labeled Select Logic Output is used to select a particular output. The truth table is used to select the desired input and is applied to each pair of logic inputs. For example, to route Channel 1 Input to Output 3, the 4th pair of logic inputs labeled Select Logic Output 3 is coded A = Low and B = High. To route Channel 3 Input to all outputs, set all eight logic inputs High. Channel 3 is the default input with all logic inputs open. To shut off all channels a pair of LT1259s can be substituted for the LT1254. The LT1259 is a dual current feedback amplifier with a shutdown pin that reduces the supply current to 0μ A.











CHANNEL 0 = 1V CHANNEL 2 = 0V LT1203/05 • AI10



SIMPLIFIED SCHEMATIC



PACKAGE DESCRIPTION

Dimensions in inches (millimeters) unless otherwise noted.

N8 Package 8-Lead Plastic DIP





Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.

S8 Package 8-Lead Plastic SOIC



*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006 INCH (0.15mm).

> S Package 16-Lead Plastic SOIC



MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006 INCH (0.15mm).



LT/GP 0494 10K • PRINTED IN USA ogi TF © LINEAR TECHNOLOGY CORPORATION 1994

SO8 0294