



Order





LMZM33606

SNVSB11-JUNE 2018

# LMZM33606 3.5-V to 36-V Input, 1-V to 20-V Output, 6-A Power Module

### Features

Texas

INSTRUMENTS

- Small Complete Solution Size: < 250 mm<sup>2</sup>
  - Requires as few as 4 External Components
  - 16 mm × 10 mm × 4 mm QFN Package
- Supports 5-V, 12-V, 24-V, 28-V Input Rails
  - 3.5-V to 36-V Input Voltage Range
  - 1-V to 20-V Output Voltage Range
- Meets EN55011 Radiated Emissions
- Configurable as Negative Output Voltage
- Adjustable Features for Design Flexibility
  - Switching Frequency (350 kHz to 2.2 MHz)
  - Synchronization to an External Clock
  - Selectable Auto Mode or FPWM Mode
    - Auto: Boost Efficiency at Light Loads
    - FPWM: Fixed Frequency Over Entire Load
  - Adjustable Soft Start and Tracking Input
  - Precision Enable to Program System UVLO
- **Protection Features** 
  - Hiccup Mode Current Limit
  - **Overtemperature Protection**
  - Power-Good Output
- Operate in Rugged Environments
  - Up to 50-W Output Power at 85°C, No Airflow
  - Operating Junction Range: -40°C to +125°C
  - Operating Ambient Range: -40°C to +105°C
  - Shock and Vibration Tested to Mil-STD-883D

#### Applications 2

- Industrial Distributed Power
- Medical and Test Equipment
- General Purpose Wide VIN Regulation

### Simplified Schematic



# 3 Description

The LMZM33606 power module is an easy-to-use integrated power solution that combines a 6-A DC/DC converter with power MOSFETs, a shielded inductor, and passives into a low-profile package. This power solution requires as few as four external components and eliminates the loop compensation and magnetics part selection from the design process.

The 16 mm × 10 mm × 4 mm, 41-pin, QFN package is easy to solder onto a printed circuit board and allows a compact, low-profile point-of-load design. The full feature set including power good, adjustable soft start, tracking, synchronization, programmable UVLO, prebias start-up, selectable auto or FPWM modes, as well as overcurrent and overtemperature protection makes the LMZM33606 ideal for powering a wide range of applications.

### **Device Information**

DEVICE NUMBER	PACKAGE	BODY SIZE (NOM)
LMZM33606	QFN (41)	16.00 mm × 10.00 mm

### **Minimum Solution Size**



### **Typical Efficiency (Auto Mode)**





An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. ADVANCE INFORMATION for pre-production products; subject to change without notice.

# **Table of Contents**

1	Feat	tures 1						
2	Арр	lications1						
3	Description 1							
4	Rev	ision History 2						
5	Pin	Configuration and Functions 3						
6	Spe	cifications						
	6.1	Absolute Maximum Ratings 5						
	6.2	ESD Ratings 5						
	6.3	Recommended Operating Conditions 6						
	6.4	Thermal Information 6						
	6.5	Electrical Characteristics7						
	6.6	Switching Characteristics 8						
	6.7	Typical Characteristics (V <sub>IN</sub> = 24 V) 9						
	6.8	Typical Characteristics (V <sub>IN</sub> = 12 V) 11						
7	Deta	ailed Description 13						
	7.1	Overview 13						
	7.2	Functional Block Diagram 13						

	7.3	Feature Description	14
	7.4	Device Functional Modes	21
8	Арр	lication and Implementation	22
	8.1	Application Information	22
	8.2	Typical Application	22
9	Pow	er Supply Recommendations 2	25
10	Lay	out	25
	10.1		
	10.2	Layout Example	26
11	Dev	ice and Documentation Support 2	27
	11.1	Device Support	27
	11.2	Receiving Notification of Documentation Updates	27
	11.3	Community Resources	27
	11.4	Trademarks	27
	11.5	Electrostatic Discharge Caution	27
	11.6	Glossary	27
12		hanical, Packaging, and Orderable	
	Info	rmation 2	27

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES	
June 2018	*	Initial release	



## 5 Pin Configuration and Functions



Texas Instruments

Р	IN		
NAME	NO.	TYPE	DESCRIPTION
AGND	16, 21	G	Analog ground. Zero voltage reference for internal references and logic. These pins are not connected to one another internal to the device and must be connected to one another externally. Do not connect these pins to PGND; the AGND to PGND connection is made internal to the device. See the <i>Layout</i> section of the datasheet for a recommended layout.
BIAS_SEL	10		Optional BIAS LDO supply input. An internal 470 nF capacitor is placed between this pin and PGND. Do not float; tie to PGND if not used.
DNC	7	_	Do not connect. This pin is connect to internal circuitry. Do not connect this pin to AGND, PGND, or any other voltage. <b>This pin must be soldered to an isolated pad.</b>
EN	20	I	Precision enable input to regulator. Do not float. High = ON, Low = OFF. Can be tied to VIN. Precision enable input allows adjustable system UVLO using external resistor divider.
FB	15	I	Feedback input. Connect the center point of the feedback resistor divider to this pin. Connect the upper resistor ( $R_{FBT}$ ) of the feedback divider to $V_{OUT}$ at the desired point of regulation. Connect the lower resistor ( $R_{FBB}$ ) of the feedback divider to AGND.
NC	14	_	Not internally connected.
PGND	8, 11, 23, 30, 34, 35, 38, 40, 41	G	Power ground. This is the return current path for the power stage of the device. Connect these pins to the low side of the input source, load, and bypass capacitors associated with VIN and VOUT using power ground planes on the PCB. Not all pins are connected to PGND internal to the device; connections must be made externally. Connect pad 40 and 41 to the ground planes using multiple vias for good thermal performance.
PGOOD	17	0	Open drain output for power-good flag. Internal to the device, a $100$ -k $\Omega$ pullup resistor is placed between this pin and the PGOOD_PU pin.
PGOOD_PU	18	I	Power-good pullup supply. Connect to logic rail or other DC voltage no higher than 20 V.
RT	12	I	An external timing resistor connected between this pin and AGND adjusts the switching frequency of the device. If floating, the default switching frequency is 500 kHz. Do not short to ground.
SS/TRK	13	I	Soft start / tracking control pin. Leave this pin floating to use the 5-ms internal soft-start ramp. An external capacitor can be connected from this pin to ground to extend the internal soft start ramp. A 2- $\mu$ A current sourced from this pin can charge the capacitor to provide the ramp. Connect to external ramp for tracking. Do not connect to ground.
SW	1, 2, 3, 4, 5, 6, 31, 32, 33	0	Switch node. Connect these pins to a small copper island under the device for thermal relief. Do not place any external component on these pins or tie them to a pin of another function.
SYNC/MODE	19	I	Synchronization input and Mode setting pin. Do not float; tie to AGND or logic high if not used. Connect to an external clock to synchronize (see <i>Synchronization (SYNC/MODE)</i> ). Connect to AGND to select Auto mode or connect to logic high to select FPWM mode. (see <i>Mode Select (Auto</i> <i>or FPWM)</i> ).
VCC	9	0	Output of internal bias supply. Used to supply internal control circuits and drivers. Do not place any external component on this pin or tie it to a pin of another function.
VIN	22, 39	I	Input supply voltage. Connect external input capacitors between these pins and PGND.
VOUT	24, 25, 26, 27, 28, 29, 36, 37	0	Output voltage. These pins are connected to the output of the internal inductor. Connect these pins to the output VOUT load and connect external bypass capacitors between these pins and PGND.

### 6 Specifications

### 6.1 Absolute Maximum Ratings

Over operating ambient temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
	VIN to PGND	-0.3	42	V
	EN to AGND	-0.3	V <sub>IN</sub> + 0.3	V
	FB, RT, SS/TRK to AGND	-0.3	5	V
Input voltage	PGOOD to AGND	-0.1	20	V
	SYNC/MODE to AGND	-0.3	5.5	V
	BIAS_SEL to AGND	-0.3	Lower of (V <sub>IN</sub> +0.3) and 20	V
	AGND to PGND	-0.3	0.3	V
	VOUT to PGND	-0.3	V <sub>IN</sub>	V
Outrout welter as	SW to PGND	-0.3	V <sub>IN</sub> + 0.3	V
Output voltage	SW to PGND (<10 ns transients)	-3.5	42	V
	VCC to PGND	-0.3	5	V
Terrerenettune	Maximum junction temperature, T <sub>J</sub> <sup>(2)</sup>	-40	125	°C
Temperature	Storage temperature, T <sub>stg</sub>	-55	150	°C
Mechanical shock	Mil-STD-883D, Method 2002.3, 1 msec, 1/2 sine, mounted		tbd	G
Mechanical vibration	Mil-STD-883D, Method 2007.2, 20 to 2000 Hz		tbd	G

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under the recommended operating conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The ambient temperature is the air temperature of the surrounding environment. The junction temperature is the temperature of the internal power IC when the device is powered. Operating below the maximum ambient temperature, as shown in the safe operating area (SOA) curves in the typical characteristics sections, ensures that the maximum junction temperature of any component inside the module is never exceeded.

### 6.2 ESD Ratings

				VALUE	UNIT
,	N/	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	TBD	V
	V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	TBD	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

Over operating ambient temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Input voltage, V <sub>IN</sub>	3.5 <sup>(1)</sup>	36	V
Output voltage, V <sub>OUT</sub>	1	20	V
EN voltage, V <sub>EN</sub>	0	VIN	V
PGOOD pullup voltage, V <sub>PGOOD</sub>	0	15	V
PGOOD sink current	0	5	mA
BIAS_SEL	3.3	Lower of VIN and 18	V
Output current, I <sub>OUT</sub>	0	6	A
Switching frequency, F <sub>SW</sub>	350	1200	kHz
Operating ambient temperature, T <sub>A</sub>	-40	105	°C
Input Capacitance, C <sub>IN</sub>	20 <sup>(2)</sup>		μF
Output Capacitance, C <sub>OUT</sub>	min <sup>(3)</sup>	700	μF

(1) For output voltages ≤ 5 V, the recommended minimum V<sub>IN</sub> is 3.5 V or (VOUT + 1 V), whichever is greater. For output voltages > 5 V, the recommended minimum V<sub>IN</sub> is (1.1 × VOUT). See *Voltage Dropout* for more information.

(2) A minimum of 20 μF ceramic input capacitance is required for proper operation. An additional 100 μF of bulk capacitance is recommended for applications with transient load requirements. (see *Input Capacitor Selection*).

(3) The minimum amount of required output capacitance varies depending on the output voltage (see Output Capacitor Selection).

### 6.4 Thermal Information

		LMZM33606	
	THERMAL METRIC <sup>(1)</sup>	RLX(B2QFN)	UNIT
		41 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)	13.9	°C/W
ΨJT	Junction-to-top characterization parameter <sup>(3)</sup>	1.2	°C/W
ΨЈВ	Junction-to-board characterization parameter <sup>(4)</sup>	6.2	°C/W
T <sub>SHDN</sub>	Thermal Shutdown Temperature	160	°C
	Thermal Shutdown Hysteresis	25	°C

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

The junction-to-ambient thermal resistance, R<sub>0JA</sub>, applies to devices soldered directly to a 75 mm x 75 mm double-sided PCB with 2 oz. copper and natural convection cooling. Additional airflow reduces R<sub>0JA</sub>.
 The junction-to-top board characterization parameter, ψ<sub>JT</sub>, estimates the junction temperature, T<sub>J</sub>, of a device in a real system, using a

(3) The junction-to-top board characterization parameter,  $\psi_{JT}$ , estimates the junction temperature, T<sub>J</sub>, of a device in a real system, using a procedure described in JESD51-2A (section 6 and 7). T<sub>J</sub> =  $\psi_{JT} \times Pdis + T_T$ ; where Pdis is the power dissipated in the device and T<sub>T</sub> is the temperature of the top of the device.

(4) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature,  $T_J$ , of a device in a real system, using a procedure described in JESD51-2A (sections 6 and 7).  $T_J = \psi_{JB} \times Pdis + T_B$ ; where Pdis is the power dissipated in the device and  $T_B$  is the temperature of the board 1mm from the device.

6

Submit Documentation Feedback

www.ti.com

### 6.5 Electrical Characteristics

Limits apply at  $T_A = 25^{\circ}$ C,  $V_{IN} = 24$  V,  $V_{OUT} = 5$  V,  $I_{OUT} = I_{OUT}$  maximum,  $f_{sw} = 500$  kHz, FPWM mode (unless otherwise noted);  $C_{IN1} = 3x \ 10 \ \mu$ F, 50-V, 1210 ceramic;  $C_{IN2} = 2x \ 4.7 \ \mu$ F, 50-V, electrolytic;  $C_{OUT} = 6x \ 22 \ \mu$ F, 25-V, 1210 ceramic. Minimum and maximum limits are specified through production test or by design. Typical values represent the most likely parametric norm and are provided for reference only.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT VO	LTAGE (V <sub>IN</sub> )	· [				
	Input voltage range	Over $I_{OUT}$ range, $V_{OUT}$ = 2.5 V, $f_{SW}$ = 350 kHz	3.5 <sup>(1)</sup>		36	V
V <sub>IN</sub>	V <sub>IN</sub> turn on	V <sub>IN</sub> increasing		3.12		V
	V <sub>IN</sub> turn off	V <sub>IN</sub> decreasing		2.62		V
I <sub>SHDN</sub>	Shutdown supply current	V <sub>IN</sub> = 12 V, V <sub>EN</sub> = 0 V, I <sub>OUT</sub> = 0 A		0.8	10	μA
INTERNAL	LDO (VCC, BIAS_SEL)					
		ССМ		3.27		V
V <sub>CC</sub>	Internal V <sub>CC</sub> voltage	DCM		3.1		V
I <sub>BIAS_SEL</sub>	BIAS_SEL quiescent current (non-switching)	V <sub>IN</sub> = 12 V, FB =1.5 V, EN = 2 V, BIAS_SEL = 3.3 V		21	50	μA
FEEDBAC	К					
V <sub>FB</sub>	Feedback voltage <sup>(2)</sup>	$-40^{\circ}C \le T_J = T_A \le 125^{\circ}C$ , $I_{OUT} = 0$ A, Over $V_{IN}$ range	0.987	1.006	1.017	V
	Load regulation	Over $I_{OUT}$ range, $T_A = 25^{\circ}C$		0.35%		
FB	Feedback leakage current	V <sub>FB</sub> = 1 V		0.2	65	nA
CURRENT						
	Output current	Natural convection, $T_A = 25^{\circ}C$	0		6	А
IOUT	Overcurrent threshold			9		А
PERFORM	ANCE	•				
η	Efficiency	I <sub>OUT</sub> = 3 A		91%		
SOFT STA	RT					
T <sub>SS</sub>	Internal soft start time	SS pin open		5		ms
I <sub>SS</sub>	Soft-start charge current		1.8	2	2.2	μA
ENABLE (	EN)	*				
V <sub>EN-H</sub>	EN rising threshold		1.14	1.2	1.25	V
V <sub>EN-HYS</sub>	EN hysteresis voltage			-100		mV
I <sub>EN</sub>	EN Input leakage current	V <sub>EN</sub> = 2 V		1.4	200	nA
POWER G	OOD (PGOOD)					
	DCOOD thread alda	Overvoltage	106%	110%	113%	
V <sub>PGOOD</sub>	PGOOD thresholds	Undervoltage	86%	90%	93%	
* PGUUD	Minimum V <sub>IN</sub> for valid PGOOD	50- $\mu$ A pullup, V <sub>EN</sub> = 0 V, T <sub>J</sub> = T <sub>A</sub> = 25°C		1.3	2	V
V <sub>PGOOD</sub>	PGOOD low voltage	0.5-mA pullup, $V_{EN} = 0 V$			0.3	V

(1) For output voltages ≤ 5 V, the recommended minimum V<sub>IN</sub> is 3.5 V or (V<sub>OUT</sub> + 1 V), whichever is greater. For output voltages > 5 V, the recommended minimum V<sub>IN</sub> is (1.1 × V<sub>OUT</sub>). See *Voltage Dropout* for more information.

(2) The overall output voltage tolerance will be affected by the tolerance of the external R<sub>FBT</sub> and R<sub>FBB</sub> resistors.



SNVSB11-JUNE 2018

6.6 Switching Characteristics

Limits apply at  $T_A = 25^{\circ}C$ ,  $V_{IN} = 24$  V,  $V_{OUT} = 5$  V, FPWM mode (unless otherwise noted);

Minimum and maximum limits are specified through production test or by design. Typical values represent the most likely parametric norm, and are provided for reference only.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
FREQUENC	REQUENCY (RT) and SYNCHRONIZATION (EN/SYNC)					
¢	Default switching frequency	RT pin = open, I <sub>OUT</sub> = 0 A	440	500	560	kHz
t <sub>SW</sub>	Switching frequency range	$I_{OUT} = 0 A$	350		2200	kHz
M	High Threshold				2	V
V <sub>SYNC</sub>	Low Threshold		0.4			V
T <sub>S-MIN</sub>	Minimum SYNC ON/OFF time			80		ns



### 6.7 Typical Characteristics (V<sub>IN</sub> = 24 V)



# Typical Characteristics ( $V_{IN} = 24 V$ ) (continued)





**ADVANCE INFORMATION** 

### 6.8 Typical Characteristics (V<sub>IN</sub> = 12 V)



# Typical Characteristics ( $V_{IN} = 12 V$ ) (continued)





### 7.1 Overview

The LMZM33606 is a full-featured 36-V input, 6-A synchronous step-down converter with controller, MOSFETs, shielded inductor, and control circuitry integrated into a low-profile, overmolded package. The device integration enables small designs, while providing the ability to adjust key parameters to meet specific design requirements. The LMZM33606 provides an output voltage range of 1 V to 20 V. An external resistor divider is used to adjust the output voltage to the desired value. The switching frequency can also be adjusted, by either an external resistor or a sync signal, which allows the LMZM33606 to accommodate a variety of input and output voltage conditions as well as to optimize efficiency. The device provides accurate voltage regulation over a wide load range by using a precision internal voltage reference. The EN pin can be pulled low to disable the device as well as the system undervoltage lockout can be adjusted using a resistor divider on the EN pin. A power-good signal is provided to indicate when the output is within its nominal voltage range. Thermal shutdown and current limit features protect the device during an overload condition. A 41-pin, QFN package that includes exposed bottom pads provides a thermally enhanced solution for space-constrained applications.

### 7.2 Functional Block Diagram



Copyright © 2018, Texas Instruments Incorporated

LMZM33606 SNVSB11 – JUNE 2018

(1)

#### 7.3 Feature Description

#### 7.3.1 Adjusting the Output Voltage

A resistor divider connected to the FB pin (pin 15) programs the output voltage of the LMZM33606. The output voltage adjustment range is from 1 V to 20 V. Figure 21 shows the feedback resistor connection for setting the output voltage. The recommended value of  $R_{FBB}$  is 10 k $\Omega$ . The value for  $R_{FBT}$  can be calculated using Equation 1.

Table 1 lists the standard external  $R_{FBT}$  values for several standard output voltages along with the recommended switching frequency ( $F_{SW}$ ) and the frequency setting resistor ( $R_{RT}$ ) for each of the output voltages listed. (See *Voltage Dropout* for the allowable output voltage as a function of input voltage.)

$$R_{FBT} = 10 x \left( V_{OUT} - V_{FB} \right) (k\Omega)$$

where

V<sub>FB</sub> (typical) = 1.006 V



Figure 21. Setting the Output Voltage

Table '	1.	Standard	Component	Values
---------	----	----------	-----------	--------

V <sub>OUT</sub> (V)	R <sub>FBT</sub> (kΩ) <sup>(1)</sup>	f <sub>SW</sub> (kHz)	R <sub>RT</sub> (kΩ)
1.2	1.96	400	100
1.8	7.87	500	78.7 or open
2.5	15.0	500	78.7 or open
3.3	22.6	500	78.7 or open
5	40.2	500	78.7 or open
7.5	64.9	500	78.7 or open
12	110	800	47.5
15	140	800	47.5
20	191	1000	38.3

(1)  $R_{FBB} = 10 \text{ k}\Omega$ .

#### 7.3.2 Input Capacitor Selection

The LMZM33606 requires a minimum of 20  $\mu$ F of ceramic type input capacitance. Use only high-quality ceramic type X5R or X7R capacitors with sufficient voltage rating. TI recommends an additional 100  $\mu$ F of non-ceramic capacitance for applications with transient load requirements. The voltage rating of input capacitors must be greater than the maximum input voltage. To compensate for the derating of ceramic capacitors, TI recommends a voltage rating of twice the maximum input voltage or placing multiple capacitors in parallel. At worst case, when operating at 50% duty cycle and maximum load, the combined ripple current rating of the input capacitors must be at least 3 A<sub>RMS</sub>. Table 2 includes a preferred list of capacitors by vendor.

			CAPACITOR CHARACTERISTICS					
VENDOR	SERIES	PART NUMBER	WORKING VOLTAGE (V)	CAPACITANCE <sup>(2)</sup> (µF)	ESR <sup>(3)</sup> (mΩ)			
TDK	X5R	C3225X5R1H106K	50	10	3			
Murata	X7R	GRM32ER71H106K	50	10	2			
Murata	X7R	GRM32ER71J106K	63	10	2			
Panasonic	ZA	EEHZA1H101P	50	100	28			
Panasonic	ZA	EEHZA1J560P	63	56	30			

Table 2. Recommended Input	Capacitors
----------------------------	------------

(1) Consult capacitor suppliers regarding availability, material composition, RoHS and lead-free status, and manufacturing process requirements for any capacitors identified in this table.

(2) Specified capacitance values.

(3) Maximum ESR at 100 kHz, 25°C.

#### 7.3.3 Output Capacitor Selection

The minimum amount of required output capacitance for the LMZM33606 varies depending on the output voltage. Table 3 lists the minimum output capacitance for several output voltage ranges. The required output capacitance must be comprised of all ceramic capacitors or a combination of ceramic and polymer-type capacitors. The effects of temperature and capacitor voltage rating must be considered when selecting capacitors to meet the minimum required capacitance.

When adding additional output capacitance, ceramic capacitors or a combination of ceramic and polymer-type capacitors can be used. The required capacitance above the minimum is determined by actual transient deviation requirements. See Table 4 for a preferred list of output capacitors by vendor.

V <sub>OUT</sub> RA	V <sub>OUT</sub> RANGE (V) MINIMU		Cout
MIN	MAX	CAPACITANCE VALUE	VOLTAGE RATING
1	5	282 μF (6 × 47 μF) <sup>(1)</sup>	≥ 6.3 V
> 5.0	12	188 μF (4 × 47 μF) <sup>(1)</sup>	≥ 16 V
> 12	20	88 μF (4 × 22 μF) <sup>(1)</sup>	≥ 25 V

#### **Table 3. Minimum Required Output Capacitance**

(1) The minimum required output capacitance must be made up of ceramic type capacitors. Additional capacitance above the minimum can be either ceramic or low-ESR polymer type.

LMZM33606 SNVSB11 – JUNE 2018

FXAS

www.ti.com

VENDOR	050/50		CA	CAPACITOR CHARACTERISTICS					
VENDOR	SERIES	PART NUMBER	VOLTAGE (V)	CAPACITANCE (µF) <sup>(2)</sup>	ESR (mΩ) <sup>(3)</sup>				
TDK	X5R	C3225X5R1C106K	16	10	2				
Murata	X5R	GRM32ER61C106K	16	10	2				
TDK	X5R	C3225X5R1C226M	16	22	2				
Murata	X5R	GRM32ER61C226K	16	22	2				
Murata	X6S	GRM31CC81E226K	25	22	2				
Murata	X7R	GRM32ER71E226M	25	22	2				
TDK	X5R	C3225X5R1A476M	10	47	2				
Murata	X5R	GRM32ER61C476K	16	47	2				
Murata	X5R	GRM31CR61E476M	25	47	2				
TDK	X5R	C3225X5R0J107M	6.3	100	2				
Murata	X5R	GRM32ER60J107M	6.3	100	2				
Murata	X5R	GRM32ER61A107M	10	100	2				
Kemet	X5R	C1210C107M4PAC7800	16	100	2				
Panasonic	POSCAP	6TPF220M9L	6.3	220	9				
Panasonic	POSCAP	6TPE220ML	6.3	220	12				

### Table 4. Recommended Output Capacitors<sup>(1)</sup>

(1) Consult capacitor suppliers regarding availability, material composition, RoHS and lead-free status, and manufacturing process requirements for any capacitors identified in this table.

(2) Specified capacitance values.

(3) Maximum ESR at 100 kHz, 25°C.

#### 7.3.4 Feed-Forward Capacitor

The LMZM33606 is internally compensated to be stable over the operating range of the device. However, depending on the output voltage, an additional feed-forward capacitor,  $C_{FF}$ , may be added for optimum performance. Adding additional output capacitance above the minimum reduces the output voltage ripple of the device. However, adding additional output capacitance also reduces the cross-over frequency of the device, slowing the response to load transients. Adding a feed-forward capacitor when adding more output capacitance helps to restore the cross-over frequency of the device, improving the transient response. The feed-forward capacitor must be placed in parallel with the top resistor divider,  $R_{FBT}$  as shown in Figure 22. See Table 5 for recommended  $C_{FF}$  capacitor values.



Figure 22. Feed-Forward Capacitor

V <sub>OUT</sub> RANGE	C <sub>FF</sub> (pF)
1 V to < 2 V	470
2 V to < 4 V	220
4 V to < 6 V	100
≥ 6 V	open



#### 7.3.5 Switching Frequency (RT)

The switching frequency range of the LMZM33606 is 350 kHz to 2.2 MHz. The switching frequency can easily be set by connecting a resistor ( $R_{RT}$ ) between the RT pin and AGND. Additionally, the RT pin can be left floating, and the LMZM33606 operates at 500 kHz default switching frequency. Use Equation 2 to calculate the  $R_{RT}$  value for a desired frequency or simply select from Table 6.

The switching frequency must be selected based on the output voltage setting of the device. See Table 6 for  $R_{RT}$  resistor values and the allowable output voltage range for a given switching frequency for several common input voltages. For the most efficient solution, always select the lowest allowable frequency.

$$R_{RT} = \frac{1}{f_{sw}(kHz) \times (2.675 \times 10^{-5}) - 0.0007}$$
 (kΩ)

(2)

LMZM33606 SNVSB11 – JUNE 2018

rasio of officinity requery to output tenage									
SWITCHING FREQUENCY (kHz)		V <sub>IN</sub> = 5 V (±0.25 V) V <sub>OUT</sub> RANGE (V)		V <sub>IN</sub> = 12	V (±0.5 V)	V <sub>IN</sub> = 24 V (±0.5 V) V <sub>OUT</sub> RANGE (V)			
	$R_{RT}$ RESISTOR (k $\Omega$ )			V <sub>OUT</sub> RA	NGE (V)				
		MIN	MAX	MIN	MAX	MIN	MAX		
350	115	1	4	1	8.2	1	8.4		
400	100	1	4	1	8.8	1	9.9		
500	78.7 or open	1	4	1	9.9	1.1	13.9		
600	64.9	1	4	1	9.9	1.3	15.6		
700	54.9	1	3.5	1	9.7	1.5	16.9		
800	47.5	1	3.4	1	9.6	1.7	18		
1000	38.3	1	3.4	1.1	9.3	2.1	20		
1200	31.6	1	3.3	1.3	9.1	2.5	19.1		

#### Table 6. Switching Frequency vs Output Voltage

#### 7.3.6 Synchronization (SYNC/MODE)

The LMZM33606 switching frequency can also be synchronized to an external clock from 350 kHz to 2.2 MHz. TI recommends connecting the external clock to the SYNC/MODE pin with an appropriate termination resistor.

Before the external clock is present, the device switches at the frequency programmed by the  $R_{RT}$  resistor. Select  $R_{RT}$  to set the frequency to be the same as the external synchronization frequency. Once the external clock is present, the device transitions to SYNC mode within 1 ms (typical) and overrides the RT mode. If the external clock is removed, the device continues to switch at the SYNC frequency for 10 µs (typ) before returning to the switching frequency set by the RT resistor, resulting in minimal disturbance to the output voltage during the transitions.

Recommendations for the external clock include a high level no lower than 2 V, low level no higher than 0.4 V, duty cycle between 10% and 90%, and both positive and negative pulse width no shorter than 80 ns.

When synchronizing to an external clock, the device operation mode is FPWM. If synchronization is not needed, connect this pin to AGND or logic high to select either Auto mode or FPWM mode. Do not leave this pin open.

The synchronization frequency must be selected based on the output voltages of the devices being synchronized. Table 6 and show the allowable frequencies for a given range of output voltages. For the most efficient solution, always select the lowest allowable frequency.

#### 7.3.7 Output Enable (EN)

The voltage on the EN pin provides electrical ON/OFF control of the device. Once the EN pin voltage exceeds the threshold voltage, the device starts operation. If the EN pin voltage is pulled below the threshold voltage, the regulator stops switching and enters low quiescent current state.

The EN pin cannot be open circuit or floating. The simplest way to enable the operation of the LMZM33606 is to connect the EN pin to VIN directly as shown in Figure 23. This allows self-start-up of the LMZM33606 when VIN reaches the turnon threshold.

If an application requires controlling the EN pin, an external logic signal can be used to drive EN/SYNC pin as shown in Figure 24. Applications using an open drain/collector device to interface with this pin require a pullup resistor to a voltage above the enable threshold.





Figure 23. Enabling the Device

Figure 24. Typical Enable Control

### 7.3.8 Programmable System UVLO (EN)

Many applications benefit from employing an enable divider to establish a customized system UVLO. This can be used either for sequencing, system timing requirement, or to reduce the occurrence of deep discharge of a battery power source. Figure 25 shows how to use a resistor divider to set a system UVLO level. An external logic output can also be used to drive the EN pin for system sequencing.



Figure 25. System UVLO

Table 7 lists recommended resistor values for  $R_{ENT}$  and  $R_{ENB}$  to adjust the system UVLO voltage. TI recommends to set the system UVLO turn-on threshold to approximately 80% to 85% of the minimum expected input voltage.

UVLO (V)	6.5	10	15	20	25
R <sub>ENT</sub> (kΩ)	100	100	100	100	100
R <sub>ENB</sub> (kΩ)	22.6	13.7	8.66	6.34	4.99

Table 7. Resistor Values for Setting System UVLO



#### 7.3.9 Power Good (PGOOD) and Power Good Pullup (PGOOD\_PU)

The LMZM33606 has a built-in power-good signal (PGOOD) that indicates whether the output voltage is within its regulation range. The PGOOD pin is an open-drain output that requires a pullup resistor to a nominal voltage source of 15 V or less. The maximum recommended PGOOD sink current is 5 mA. A typical pullup resistor value is between 10 k $\Omega$  and 100 k $\Omega$ .

Once the output voltage rises above 90% (typical) of the set voltage, the PGOOD pin rises to the pullup voltage level. The PGOOD pin is pulled low when the output voltage drops lower than 90% (typical) or rises higher than 110% (typ) of the nominal set voltage.

Internal to the device, a 100-k $\Omega$  pullup resistor is placed between the PGOOD pin and the PGOOD\_PU pin. Applying a pullup voltage directly to the PGOOD\_PU pin, eliminates the need to place an external pullup resistor.

#### 7.3.10 Mode Select (Auto or FPWM)

The LMZM33606 has configurable auto mode or FPWM mode options. Connect the SYNC/MODE pin (pin 19) to AGND to select Auto mode, or connect the SYNC/MODE pin to logic high to select FPWM mode.

In auto mode, the device operates in discontinuous conduction mode (DCM) at light load. In DCM, the inductor current stops flowing when it reaches 0 A. In auto mode, the switching frequency reduces to regulate the required load current improving efficiency by reducing switching losses. At heavier load, when the inductor current valley is above 0 A, the device operates in continuous conduction mode (CCM), where the switching frequency is fixed and set by the RT pin.

In forced PWM (FPWM) mode, the device operates in CCM regardless of load with the frequency set by the RT pin or the synchronization input. Inductor current can go negative at light loads. At light loads, the efficiency in FPWM mode is lower than Auto mode, due to higher conduction losses and switching losses. In FPWM, the device has fixed switching frequency over the entire load range, which is beneficial to noise sensitive applications.

#### 7.3.11 Soft Start and Voltage Tracking

The soft-start and tracking features control the output voltage ramp during start-up. The soft-start feature reduces inrush current during start-up and improves system performance and reliability. If the SS/TRK pin is floating, the LMZM33606 starts up following the fixed, 5-ms internal soft-start ramp. Use  $C_{SS}$  to extend soft-start time when there are a large amount of output capacitors, or the output voltage is high, or the output is heavily loaded during start-up.

If longer soft-start time is desired, an external capacitor can be added from SS/TRK pin to AGND. There is a 2- $\mu$ A (typical) internal current source, I<sub>SSC</sub>, to charge the external capacitor. For a desired soft-start time t<sub>SS</sub>, capacitance of C<sub>SS</sub> can be found by Equation 3.

$$C_{SS} = I_{SSC} \times t_{SS}$$

where

- C<sub>SS</sub> = soft-start capacitor value (F)
- I<sub>SSC</sub> = soft-start charging current (A)
- t<sub>SS</sub> = desired soft-start time(s)

LMZM33606 can track an external voltage ramp applied to the SS/TRK pin, if the ramp is slower than the internal soft-start ramp. The external ramp final voltage after start-up must be greater than 1.5 V to avoid noise interfering with the reference voltage. Figure 26 shows how to use resistor divider to set V<sub>OUT</sub> to follow an external ramp.





#### 7.3.12 Voltage Dropout

Voltage dropout is the difference between the input voltage and output voltage that is required to maintain output voltage regulation while providing the rated output current.

To ensure the LMZM33606 maintains output voltage regulation at the recommended switching frequency, over the operating temperature range, the following requirements apply:

For output voltages  $\leq$  5 V, the minimum V<sub>IN</sub> is 3.5 V or (V<sub>OUT</sub> + 1 V), whichever is greater.

For output voltages > 5 V, the minimum  $V_{IN}$  is (1.1 ×  $V_{OUT}$ ).

However, if fixed switching frequency operation is not required, the LMZM33606 operates in a frequency foldback mode when the dropout voltage is less than the recommendations above. Frequency foldback reduces the switching frequency to allow the output voltage to maintain regulation as input voltage decreases. Figure 27 through Figure 30 show typical dropout voltage and frequency foldback curves for 5 V and 12 V outputs at  $T_A = 25^{\circ}$ C. (As ambient temperature increases, dropout voltage and frequency foldback occur at higher input voltage.)





#### 7.3.13 Overcurrent Protection (OCP)

The LMZM33606 is protected from overcurrent conditions. Hiccup mode is activated if a fault condition persists to prevent overheating. In hiccup mode, the regulator is shut down and kept off for 10 ms typically before the LMZM33606 tries to start again. If an overcurrent or short-circuit fault condition still exists, hiccup repeats until the fault condition is removed. Hiccup mode reduces power dissipation under severe overcurrent conditions, and prevents overheating and potential damage to the device. Once the fault is removed, the module automatically recovers and returns to normal operation.

#### 7.3.14 Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 160°C typically. The device reinitiates the power-up sequence when the junction temperature drops below 135°C typically.

#### 7.4 Device Functional Modes

#### 7.4.1 Active Mode

The LMZM33606 is in active mode when VIN is above the turnon threshold and the EN pin voltage is above the EN high threshold. The simplest way to enable the LMZM33606 is to connect the EN pin to VIN. This allows self start-up of the LMZM33606 when the input voltage is in the operation range of 3.5 V to 36 V.

#### 7.4.2 Auto Mode

In Auto mode, the LMZM33606 operates in discontinuous conduction mode (DCM) at light load. In auto mode, the switching frequency reduces to regulate the required load current, improving efficiency by reducing switching losses. At heavier load, when the inductor current valley is above 0 A, the device operates in continuous conduction mode (CCM), where the switching frequency is fixed and set by the RT pin.

#### 7.4.3 FPWM Mode

In forced PWM (FPWM) mode, the LMZM33606 operates in continuous conduction mode (CCM) regardless of load current at the switching frequency set by the RT pin or the synchronization input. In FPWM, the device has fixed switching frequency over the entire load range, which is beneficial to noise sensitive applications.

#### 7.4.4 Shutdown Mode

The EN pin provides electrical ON and OFF control for the LMZM33606. When the EN pin voltage is below the EN low threshold, the device is in shutdown mode. In shutdown mode the standby current is 0.8  $\mu$ A typical. Also, if V<sub>IN</sub> falls below the turn-off threshold, the output of the regulator is turned off.

### 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The LMZM33606 is a synchronous step-down DC/DC power module. It is used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 6 A. The following design procedure can be used to select components for the LMZM33606. Alternately, the WEBENCH® software may be used to generate complete designs. When generating a design, the WEBENCH® software utilizes an iterative design procedure and accesses comprehensive databases of components. See www.ti.com for more details.

### 8.2 Typical Application

The LMZM33606 only requires a few external components to convert from a wide input-voltage-supply range to a wide range of output voltages. Figure 31 shows a basic LMZM33606 schematic with only the minimum required components.



Figure 31. LMZM33606 Typical Schematic

### 8.2.1 Design Requirements

For this design example, use the parameters listed in Table 8 as the input parameters and follow the design procedures in *Detailed Design Procedure*.

DESIGN PARAMETER	VALUE
Input voltage V <sub>IN</sub>	24 V typical
Output voltage V <sub>OUT</sub>	5 V
Output current rating	6 A
Operating frequency	500 kHz

#### Table 8. Design Example Parameters



#### 8.2.2 Detailed Design Procedure

### 8.2.2.1 Output Voltage Setpoint

The output voltage of the LMZM33606 device is externally adjustable using a resistor divider. The recommended value of  $R_{FBB}$  is 10 k $\Omega$ . The value for  $R_{FBT}$  can be selected from Table 1 or calculated using the Equation 4:

$$R_{FBT} = 10 \times \left( V_{OUT} - V_{FB} \right) (k\Omega)$$

For the desired output voltage of 5 V, the formula yields a value of 40 k $\Omega$ . Choose the closest available value of 40.2 k $\Omega$  for R<sub>FBT</sub>.

### 8.2.2.2 Setting the Switching Frequency

The recommended switching frequency for a 5-V application is 500 kHz. To set the switching frequency to 500 kHz, the RT pin can be left open to operate at the default 500-kHz switching frequency.

#### 8.2.2.3 Input Capacitors

The LMZM33606 requires a minimum input capacitance of  $20-\mu$ F ceramic type. High-quality ceramic type X5R or X7R capacitors with sufficient voltage rating are recommended. An additional 100  $\mu$ F of non-ceramic capacitance is recommended for applications with transient load requirements. The voltage rating of input capacitors must be greater than the maximum input voltage.

For this design, 2x 10-µF, 50-V ceramic capacitors are selected.

#### 8.2.2.4 Output Capacitor Selection

The LMZM33606 requires a minimum amount of output capacitance for proper operation. The minimum amount of required output varies depending on the output voltage. See *Table 3* for the required output capacitance.

For this design example,  $3 \times 100 - \mu$ F, 6.3-V ceramic capacitors are used.

#### 8.2.2.5 Feed-Forward Capacitor (C<sub>FF</sub>)

For typical applications, an external feed-forward capacitor,  $C_{FF}$  is not required. Applications requiring optimum transient performance can benefit from placing a  $C_{FF}$  capacitor in parallel with the top resistor divider,  $R_{FBT}$ . The value for  $C_{FF}$  can be selected from Table 5. The recommended  $C_{FF}$  value for 5-V application is 100 pF.

(4)



### 8.2.2.6 Application Curves





### 9 Power Supply Recommendations

The LMZM33606 is designed to operate from an input voltage supply range between 3.5 V and 36 V. This input supply must be able to withstand maximum input current and maintain a stable voltage. The resistance of the input supply rail must be low enough that an input current transient does not cause a high enough drop at the LMZM33606 supply voltage that can cause a turn-off and system reset.

If the input supply is located more than a few inches from the LMZM33606 additional bulk capacitance may be required in addition to the ceramic bypass capacitors. The typical amount of bulk capacitance is a  $100-\mu$ F electrolytic capacitor.

### 10 Layout

The performance of any switching power supply depends as much upon the layout of the PCB as the component selection. Use the following guidelines to design a PCB with the best power conversion performance, optimal thermal performance, and minimized generation of unwanted EMI.

### **10.1 Layout Guidelines**

To achieve optimal electrical and thermal performance, an optimized PCB layout is required. Figure 34 thru Figure 37, shows a typical PCB layout. Some considerations for an optimized layout are:

- Use large copper areas for power planes (VIN, VOUT, and PGND) to minimize conduction loss and thermal stress.
- Connect all PGND pins together using copper plane or thick copper traces.
- · Connect the SW pins together using a small copper island under the device for thermal relief.
- Place ceramic input and output capacitors close to the device pins to minimize high frequency noise.
- Locate additional output capacitors between the ceramic capacitor and the load.
- Keep AGND and PGND separate from one another. AGND and PGND are connected internal to the device.
- Place R<sub>FBT</sub>, R<sub>FBB</sub>, R<sub>RT</sub>, and C<sub>FF</sub> as close as possible to their respective pins.
- Use multiple vias to connect the power planes to internal layers.

Texas Instruments

### 10.2 Layout Example





### 11 Device and Documentation Support

### **11.1 Device Support**

#### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### **11.3 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

### 11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





# **PACKAGE OUTLINE**

### B3QFN - 4.1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing

per ASME Y14.5M. 2. This drawing is subject to change without notice.

3. The package thermal pads must be soldered to the printed circuit board for optimal thermal and mechanical performance.



# **RLX0041A**

# **EXAMPLE BOARD LAYOUT**

#### B3QFN - 4.1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package designed to be soldered to a thermal pads on the board. For more information, see Texas Instruments literature

number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

Texas

INSTRUMENTS www.ti.com



**RLX0041A** 

www.ti.com



**RLX0041A** 

### TEXAS INSTRUMENTS

www.ti.com

# **EXAMPLE STENCIL DESIGN**

### B3QFN - 4.1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





22-Jun-2018

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMZM33606RLXR	PREVIEW	B2QFN	RLX	41	500	TBD	Call TI	Call TI	-40 to 105	LMZM33606	
PLMZM33606RLXR	ACTIVE	B2QFN	RLX	41	400	TBD	Call TI	Call TI	-40 to 105		Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated