

Sample &

Buy





SNAS711-OCTOBER 2016

# LMX2491 6.4-GHz Low Noise RF PLL With Ramp/Chirp Generation

Technical

Documents

## 1 Features

- -227-dBc/Hz Normalized PLL Noise
- 500-MHz to 6.4-GHz Wideband PLL
- 3.15-V to 5.25-V Charge Pump PLL Supply
- Versatile Ramp / Chirp Generation
- 200-MHz Maximum Phase Detector Frequency
- FSK / PSK Modulation Pin
- Digital Lock Detect
- Single 3.3-V Supply Capability

## 2 Applications

- FMCW Radars
- Military Radars
- Microwave Backhaul
- Test and Measurement
- Satellite Communications
- Wireless Infrastructure
- Sampling Clock for High-Speed ADC/DAC

## 3 Description

Tools &

Software

The LMX2491 device is a low-noise. 6.4-GHz wideband delta-sigma fractional N PLL with ramp and chirp generation. It consists of a phase frequency detector, programmable charge pump, and high frequency input for the external VCO. The LMX2491 supports a broad and flexible class of ramping capabilities, including FSK, PSK, and configurable piecewise linear FM modulation profiles of up to 8 segments. It supports fine PLL resolution and fast ramp with up to a 200-MHz phase detector rate. The LMX2491 allows any of its registers to be read back. The LMX2491 can operate with a single 3.3-V supply. Moreover, supporting up to 5.25-V charge pump can eliminate the need of external amplifier, leading to a simpler solution with improved phase noise performance.

Support &

Community

20

## **Device Information**

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LMX2491	WQFN (24)	4.00 mm × 4.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



**Simplified Schematic** 

Copyright © 2016, Texas Instruments Incorporated

Texas Instruments

www.ti.com

# **Table of Contents**

1	Feat	tures 1
2	Арр	lications 1
3		cription1
4	Rev	ision History2
5	Pin	Configuration and Functions
6	Spe	cifications
	6.1	Absolute Maximum Ratings 4
	6.2	Storage Conditions 4
	6.3	ESD Ratings 4
	6.4	Recommended Operating Conditions 4
	6.5	Thermal Information 4
	6.6	Electrical Characteristics 5
	6.7	Timing Requirements, Programming Interface (CLK, DATA, LE)
	6.8	Typical Characteristics 6
7	Deta	ailed Description7
	7.1	Overview
	7.2	Functional Block Diagram 7
	7.3	Feature Description7

	7.4	Device Functional Modes	11
	7.5	Programming	12
	7.6	Register Maps	12
8	Appl	ications and Implementation	25
	8.1	Application Information	25
		Typical Application	
9	Pow	er Supply Recommendations	26
10	Layo	out	26
		Layout Guidelines	
	10.2	Layout Example	26
11		ice and Documentation Support	
	11.1		
	11.2	Documentation Support	27
	11.3	Community Resources	
	11.4	Trademarks	27
	11.5	Electrostatic Discharge Caution	27
	11.6	Glossary	27
12		hanical, Packaging, and Orderable mation	27

## 4 Revision History

DATE	REVISION	NOTES
October 2016	*	Initial release.



## 5 Pin Configuration and Functions



#### **Pin Functions**

TER	TERMINAL		DECODIDION			
NO.	NAME	TYPE	DESCRIPTION			
0	DAP	GND	Die Attach Pad. Connect to PCB ground plane.			
1	GND	GND	Ground for charge pump.			
2, 3	GND	GND	Ground for Fin Buffer			
4, 5	Fin Fin*	Input	nplimentary high frequency input pins. Should be AC-coupled. If driving single-ended, edance as seen from Fin and Fin* pins looking outwards from the part should be roughly the ne.			
6	Vcc	Supply	Power Supply for Fin Buffer			
7	Vcc	Supply	Supply for On-chip LDOs			
8	Vcc	Supply	Supply for OSCin Buffer			
9	OSCin	Input	Reference Frequency Input			
10	GND/ OSCin*	GND/Input	Complimentary input for OSCin. If not used, it is recommended to match the termination as seen from the OSCin terminal looking outwards. However, this may also be grounded as well.			
11	GND	GND	Ground for OSCin Buffer			
12	MOD	Input/Output	Multiplexed Input/Output Pins for Ramp Triggers, FSK/PSK Modulation, FastLock, and Diagnostics			
13	CE	Input	Chip Enable			
14	CLK	GND	Serial Programming Clock.			
15	DATA	GND	Serial Programming Data			
16	LE	Input	Serial Programming Latch Enable			
17	MUXout	Input/Output	Multiplexed Input/Output Pins for Ramp Triggers, FSK/PSK Modulation, FastLock, and Diagnostics			
18	Vcc	Supply	Supply for delta sigma engine.			
19	Vcc	Supply	Supply for general circuitry.			
20	TRIG1	Input/Output	Multiplexed Input/Output Pins for Ramp Triggers, FSK/PSK Modulation, FastLock, and Diagnostics			
21	TRIG2	Input/Output	Multiplexed Input/Output Pins for Ramp Triggers, FSK/PSK Modulation, FastLock, and Diagnostics			
22	Vcp	Supply	Power Supply for the charge pump.			
23	Rset	NC	No connect.			
24	CPout	Output	Charge Pump Output			

## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CP</sub>	Supply voltage for charge pump	V <sub>CC</sub>	5.5	V
CPout	Charge pump output pin	-0.3	V <sub>CP</sub>	V
Vcc	All V <sub>CC</sub> pins	-0.3	3.6	V
	All other I/O pins	-0.3	V <sub>CC</sub> + 0.3	V
T <sub>Solder</sub>	Lead temperature (solder 4 seconds)		260	°C
T <sub>Junction</sub>	Junction temperature		150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 Storage Conditions

applicable before the DMD is installed in the final product

		MIN	MAX	UNIT
T <sub>stg</sub>	DMD storage temperature	-65	150	°C
T <sub>DP</sub>	Storage dew point		3	°C

## 6.3 ESD Ratings

			VALUE	UNIT
V		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2500	V
V(ESD)	) Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	NOM	MAX	UNIT
V <sub>CC</sub>	PLL supply voltage	3.15	3.3	3.45	V
V <sub>CP</sub>	Charge pump supply voltage	V <sub>CC</sub>		5.25	V
T <sub>A</sub>	Ambient temperature	-40		85	°C
TJ	Junction temperature	-40		125	°C

## 6.5 Thermal Information

		LMX2491	
	THERMAL METRIC <sup>(1)</sup>	RTW (VQFN)	UNIT
		24 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	39.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	7.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	20	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



## 6.6 Electrical Characteristics

 $3.15 \text{ V} \leq \text{V}_{\text{CC}} \leq 3.45 \text{ V}, \text{ V}_{\text{CC}} \leq \text{V}_{\text{CP}} \leq 5.25 \text{ V}, -40 \text{ °C} \leq \text{T}_{\text{A}} \leq 85 \text{ °C}, \text{ except as specified. Typical values are at } \text{V}_{\text{CC}} = \text{V}_{\text{CP}} = 3.3 \text{ V}, \text{ V}_{\text{CC}} \leq 1.45 \text{ V}, \text{ V}_{\text{CC}} \approx 1.45 \text{ V}, \text{ V}_{\text{CC}}$ 25 °C.

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
			Fpd = 10 MHz		45		
		All V <sub>CC</sub> pins	Fpd = 100 MHz		50		
1			Fpd = 200 MHz		55		
lcc	Current consumption		Kpd = 0.1 mA		2		mA
		V <sub>CP</sub> pin	Kpd = 1.6 mA		10		
			Kpd = 3.1 mA		19		
IccPD	Current	POWERDOWN			3		
		OSC_DIFFR=0,	doubler disabled	10		600	
,	Frequency for OSCin	OSC_DIFFR=0,	doubler enabled	10		300	
f <sub>OSCin</sub>	terminal	OSC_DIFFR=1,	doubler disabled	10		1200	MHz
		OSC_DIFFR=1,	doubler enabled	10		600	
V <sub>OSCin</sub>	Voltage for OSCin pin <sup>(1)</sup>			0.5		Vcc – 0.5	Vpp
f <sub>Fin</sub>	Frequency for Fin pin			500		6400	MHz
P <sub>Fin</sub>	Power for Fin pin	Single-ended ope	eration	-5		5	dBm
f <sub>PD</sub>	Phase detector frequency					200	MHz
PN1Hz	PLL figure of merit <sup>(2)</sup>				-227		dBc/Hz
PN10kHz	Normalized PLL 1/f noise <sup>(2)</sup>	Normalized to 10 GHz carrier.	Normalized to 10-kHz offset for a 1- GHz carrier.		-120		dBc/Hz
I <sub>CPout</sub> TRI	Charge pump leakage tri- state leakage					10	nA
I <sub>CPout</sub> MM	Charge pump mismatch <sup>(3)</sup>	$V_{CPout} = V_{CP} / 2$			5%		
			CPG=1X		0.1		
I <sub>CPout</sub>	Charge pump current	$V_{CPout} = V_{CP} / 2$					mA
			CPG=31X		3.1		
LOGIC OU	TPUT TERMINALS (MUXout,1	RIG1,TRIG2,MOD	)				
V <sub>OH</sub>	Output high voltage			0.8 × Vcc	Vcc		V
V <sub>OL</sub>	Output low voltage				0	0.2 × Vcc	V
LOGIC INP	UT TERMINALS (CE,CLK,DA	TA,LE,MUXout,TF	RIG1,TRIG2,MOD)			•	
VIH	Input high voltage			1.4		Vcc	V
V <sub>IL</sub>	Input low voltage			0		0.6	V
I <sub>IH</sub>	Input leakage			-5	1	5	μA
T <sub>CE</sub> LOW	Chip enable low time			5			μs
T <sub>CE</sub> HIGH	Chip enable high time			5			μs

(1) For optimal phase noise performance, higher input voltage and a slew rate of at least 3 V/ns is recommended

(2) PLL Noise Metrics are measured with a clean OSCin signal with a high slew rate using a wide loop bandwidth. The noise metrics model the PLL noise for an infinite loop bandwidth as: PLL\_Total =  $10 \times \log(10^{PLL_Flat/10} + 10^{PLL_Flicker(Offset)/10})$ PLL\_Flat = PN1Hz +  $20 \times \log(N) + 10 \times \log(Fpd/1Hz)$ 

PLL\_Flicker = PN10kHz - 10 × log(Offset/10kHz) + 20 × log(Fvco/1GHz)

(3) Charge pump mismatch varies as a function of charge pump voltage. Consult typical performance characteristics to see this variation.

**NSTRUMENTS** 

ÈXAS

## 6.7 Timing Requirements, Programming Interface (CLK, DATA, LE)

		MIN	TYP MAX	UNIT
t <sub>CE</sub>	Clock to LE low time	10		ns
t <sub>CS</sub>	Data to clock setup time	4		ns
t <sub>CH</sub>	Data to clock hold time	4		ns
t <sub>CWH</sub>	Clock pulse width high	10		ns
t <sub>CWL</sub>	Clock pulse width low	10		ns
t <sub>CES</sub>	Enable to clock setup time	10		ns
t <sub>EWH</sub>	Enable pulse width high	10		ns



There are several other considerations for programming:

- The DATA is clocked into a shift register on each rising edge of the CLK signal. On the rising edge of the LE signal, the data is sent from the shift register to an actual counter.
- If no LE signal is given after the last data bit and the clock is kept toggling, then these bits are read into the next lower register. This eliminates the need to send the address each time.
- A slew rate of at least 30 V/µs is recommended for the CLK, DATA, and LE signals
- Timing specs also apply to readback. Readback can be done through the MUXout, TRIG1, TRIG2, or MOD terminals.

## Figure 1. Serial Data Input Timing



## 6.8 Typical Characteristics



## 7 Detailed Description

## 7.1 Overview

The LMX2491 is a microwave PLL, consisting of a reference input and divider, high frequency input and divider, charge pump, ramp generator, and other digital logic. The Vcc power supply pins run at a nominal 3.3 volts, while the charge pump supply pin, Vcp, operates anywhere from Vcc to 5 volts. The device is designed to operate with an external loop filter and VCO. Modulation is achieved by manipulating the MASH engine.

## 7.2 Functional Block Diagram



## 7.3 Feature Description

## 7.3.1 OSCin Input

The reference can be applied in several ways. If using a differential input, this must be terminated differentially with a  $100-\Omega$  resistance and AC-coupled to the OSCin and GND/OSCin\* terminals. If driving this single-ended, then the GND/OSCin\* terminal may be grounded, although better performance is attained by connecting the GND/OSCin\* terminal through a series resistance and capacitance to ground to match the OSCin terminal impedance.

## 7.3.2 OSCin Doubler

The OSCin doubler allows the input signal to the OSCin to be doubled to have higher phase detector frequencies. This works by clocking on both the rising and falling edges of the input signal, so it therefore requires a 50% input duty cycle.

#### 7.3.3 R Divider

The R counter is 16 bits divides the OSCin signal from 1 to 65535. If DIFF\_R = 0, then any value can be chosen in this range. If DIFF\_R=1, then the divide is restricted to 2,4,8, and 16, but allows for higher OSCin frequencies.

## 7.3.4 PLL N Divider

The 16-bit N divider divides the signal at the Fin terminal down to the phase detector frequency. It contains a 4/5 prescaler that creates minimum divide restrictions, but allows the N value to increment in values of one.

Woullation								
MODULATOR ORDER	MINIMUM N DIVIDE							
Integer Mode, 1st-Order Modulator	16							
2nd-Order Modulator	17							
3rd-Order Modulator	19							
4th-Order Modulator	25							

Table 1. Allowable Minimum N Divide for Delta Sigma
Modulation Order



## 7.3.5 Fractional Circuitry

The fractional circuitry controls the N divider with delta sigma modulation that supports a programmable first, second, third, and fourth-order modulator. The fractional denominator is a fully programmable 24-bit denominator that can support any value from 1,2,...,  $2^{24}$ , with the exception when the device is running one of the ramps, and in this case it is a fixed size of  $2^{24}$ .

### 7.3.6 PLL Phase Detector and Charge Pump

The phase detector compares the outputs of the R and N dividers and generates a correction voltage corresponding to the phase error. This voltage is converted to a correction current by the charge pump. The phase detector frequency,  $f_{PD}$ , can be calculated as follows:  $f_{PD} = f_{OSCin} \times OSC_2X / R$ .

The charge pump supply voltage on this device, Vcp, can be either run at the Vcc voltage, or up to 5.25 volts to get higher tuning voltages to present to the VCO.

#### 7.3.7 External Loop Filter

The loop filter is external to the device and is application specific. Texas Instruments website has details on this at Vcc on www.ti.com.

#### 7.3.8 Fastlock and Cycle Slip Reduction

This PLL has a Fastlock and a cycle slipping reduction feature. The user can enable these two features by programming FL\_TOC to a non-zero value. Every time PLL\_N (the feedback divider, register R17 and R16) is written, the Fastlock feature engages for the prescribed time set in FL\_TOC. There are 3 actions that can be enabled while the counter is running:

- 1. Change the charge pump current to the desired higher value FL\_CPG. Typically this value would be set to the maximum at 31x. This increases the loop bandwidth and hence reduces lock time.
- 2. Change the phase detector frequency with FL\_CSR to reduce cycle slipping. The phase detector frequency can be reduced by a factor 2 or 4 to reduce cycle slipping.
- 3. The loop filter can be configured to have a switchable R2 resistor to increase loop bandwidth and hence reduce lock time. A resistor R2pLF is added in parallel to R2\_LF and connected to the a terminal on the PLL to use the internal switch. Any of the terminal MUXout, MOD, TRIG1,or TRIG2 can be configured for the function. The terminal configuration is set as *Output TOC Running*. Also set the terminal as *output inverted OD* (OD for open-drain) so the output will be high impedance in normal operation and act as ground in Fastlock. The suggested schematic for that feature is shown in Figure 4.



#### Figure 4. Suggested Schematic to Enable the Variable Loop Bandwidth Filter In Fastlock Mode

PARAMETER	NORMAL OPERATION	FASTLOCK OPERATION
Charge Pump Gain	CPG	FL_CPG
Device Pin (TRIG1, TRIG2, MOD, or MUXout)	High Impedance	Grounded

Table 2. Fastlock Settings: Charge Pump Gain and Fastlock Pin Statu	Table 2.	Fastlock	Settings:	Charge	Pump (	Gain and	<b>Fastlock Pin</b>	Status
---	----------	----------	-----------	--------	--------	----------	---------------------	--------



The resistor and the charge pump current are changed simultaneously so that the phase margin remains the same while the loop bandwidth is by a factor of K as shown in the following table:

	PARAMETER	CALCULATION
FL_CPG	Charge Pump Gain in Fastlock	Typically use the highest value.
К	Loop Bandwidth Multiplier	K=sqrt(FL_CPG/CPG)
R2pLF	External Resistor	R2 / (K-1)

## Table 3. Suggested Equations to Calculate R2pLF

Cycle slip reduction is another method that can also be used to speed up lock time by reducing cycle slipping. Cycle slipping typically occurs when the phase detector frequency exceeds about 100x the loop bandwidth of the PLL. Cycle slip reduction works in a different way than fastlock. To use this, the phase detector frequency is decreased while the charge pump current is simultaneously increased by the same factor. Although the loop bandwidth is unchanged, the ratio of the phase detector frequency to the loop bandwidth is, and this is helpful for cases when the phase detector frequency is high. Because cycle slip reduction changes the phase detector rate, it also impacts other things that are based on the phase detector rate, such as the fastlock timeout-counter and ramping controls.

## 7.3.9 Lock Detect and Charge Pump Voltage Monitor

The LMX2491 offers two methods to determine if the PLL is in lock: charge pump voltage monitoring and digital lock detect. These features can be used individually or in conjunction to give a reliable indication of when the PLL is in lock. The output of this detection can be routed to the TRIG1, TRIG2, MOD, or MUXout terminals.

## 7.3.9.1 Charge Pump Voltage Monitor

The charge pump voltage monitor allows the user to set low (CMP\_THR\_LOW) and high (CMP\_THR\_HIGH) thresholds for a comparator that monitors the charge pump output voltage.

V <sub>CP</sub>	THRESHOLD	SUGGESTED LEVEL
2.2.1/	CPM_THR_LOW = (Vthresh + 0.08) / 0.085	6 for 0.5-V limit
3.3 V	CPM_THR_HIGH = (Vthresh - 0.96) / 0.044	42 for 2.8-V limit
501/	CPM_THR_LOW = (Vthresh + 0.056) / 0.137	4 for 0.5-V limit
5.0 V	CPM_THR_HIGH = (Vthresh -1.23) / 0.071	46 for 4.5-V limit

Table 4. Desired Comparator Threshold Register Settings for Two Charge Pump Supplies

## 7.3.9.2 Digital Lock Detect

Digital lock detect works by comparing the phase error as presented to the phase detector. If the phase error plus the delay as specified by the PFD\_DLY bit is outside the tolerance as specified by DLD\_TOL, then this comparison would be considered to be an error, otherwise passing. The DLD\_ERR\_CNT specifies how may errors are necessary to cause the circuit to consider the PLL to be unlocked. The DLD\_PASS\_CNT specifies how many passing comparisons are necessary to cause the PLL to be considered to be locked and also resets the count for the errors. The DLD\_TOL value should be set to no more than half of a phase detector period plus the PFD\_DLY value. The DLD\_ERR\_CNT and DLD\_PASS\_CNT values can be decreased to make the circuit more sensitive. If the circuit is too sensitive, then chattering can occur and the DLD\_ERR\_CNT, DLD\_PASS\_CNT, or DLD\_TOL values should be increased.

## NOTE

If the OSCin signal goes away and there is no noise or self-oscillation at the OSCin pin, then it is possible for the digital lock detect to indicate a locked state when the PLL really is not in lock. If this is a concern, then digital lock detect can be combined with charge pump voltage monitor to detect this situation.



### 7.3.10 FSK/PSK Modulation

Two-level FSK or PSK modulation can be created whenever a trigger event, as defined by the FSK\_TRIG field is detected. This trigger can be defined as a transition on a terminal (TRIG1, TRIG2, MOD, or MUXout) or done purely in software. The RAMP\_PM\_EN bit defines the modulation to be either FSK or PSK and the FSK\_DEV register determines the amount of the deviation. Remember that the FSK\_DEV[32:0] field is programmed as the 2's complement of the actual desired FSK\_DEV value. This modulation can be added to the modulation created from the ramping functions as well.

### Table 5. How to Obtain Deviation for Two Types of Modulation

RAMP_PM_EN	MODULATION TYPE	DEVIATION
0	2 Level FSK	Fpd × FSK_DEV / 2 <sup>24</sup>
1	2 Level PSK	360° × FSK_DEV / 2 <sup>24</sup>

## 7.3.11 Ramping Functions

The LMX2491 supports a broad and flexible class of FMCW modulation formed by up to 8 linear ramps. When the ramping function is running, the denominator is fixed to a forced value of  $2^{24} = 16777216$ . The waveform always starts at RAMP0 when the LSB of the PLL\_N (R16) is written to. After it is set up, it starts at the initial frequency and have piecewise linear frequency modulation that deviates from this initial frequency as specified by the modulation. Each of the eight ramps can be individually programmed. Various settings are as follows:

RAMP CHARACTERISTIC	PROGRAMMING FIELD NAME	DESCRIPTION
Ramp Length	RAMPx_LEN RAMPx_DLY	The user programs the length of the ramp in phase detector cycles. If RAMPx_DLY=1, then each count of RAMPx_LEN is actually two phase detector cycles.
Ramp Slope	RAMPx_LEN RAMPx_DLY RAMPx_INC	The user does not directly program slope of the line, but rather this is done by defining how long the ramp is and how much the fractional numerator is increased per phase detector cycle. The value for RAMPx_INC is calculated by taking the total expected increase in the frequency, expressed in terms of how much the fractional numerator increases, and dividing it by RAMPx_LEN. The value programmed into RAMPx_INC is actually the two's complement of the desired mathematical value.
Trigger for Next Ramp	RAMPx_NEXT_TRIG	The event that triggers the next ramp can be defined to be the ramp finishing or can wait for a trigger as defined by TRIG A, TRIG B, or TRIG C.
Next Ramp	RAMPx_NEXT	This sets the ramp that follows. Waveforms are constructed by defining a chain ramp segments. To make the waveform repeat, make RAMPx_NEXT point to the first ramp in the pattern.
Ramp Fastlock	RAMPx_FL	This allows the ramp to use a different charge pump current or use Fastlock
Ramp Flags	RAMPx_FLAG	This allows the ramp to set a flag that can be routed to external terminals to trigger other devices.

#### Table 6. Register Descriptions of the Ramping Function

## 7.3.11.1 Ramp Count

If it is desired that the ramping waveform keep repeating, then all that is needed is to make the RAMPx\_NEXT of the final ramp equal to the first ramp. This runs until the RAMP\_EN bit is set to zero. If this is not desired, then one can use the RAMP\_COUNT to specify how may times the specified pattern is to repeat.

## 7.3.11.2 Ramp Comparators and Ramp Limits

The ramp comparators and ramp limits use programable thresholds to allow the device to detect whenever the modulated waveform frequency crosses a limit as set by the user. The difference between these is that comparators set a flag to alert the user while a ramp limits prevent the frequency from going beyond the prescribed threshold. In either case, these thresholds are expressed by programming the Extended\_Fractional\_Numerator.

Extended\_Fractional\_Numerator = Fractional\_Numerator + (N-N\*)  $\times 2^{24}$ 

(1)

Equation 1, N is the PLL feedback value without ramping and N\* is the instantaneous value during ramping. The actual value programmed is the 2's complement of Extended\_Fractional\_Numerator.

TYPE	PROGRAMMING BIT	THRESHOLD
Pomp Limito	RAMP_LIMIT_LOW	Lower Limit
Ramp Limits	RAMP_LIMIT_HIGH	Upper Limit
Ramp Comparators	RAMP_CMP0 RAMP_CMP1	For the ramp comparators, if the ramp is increasing and exceeds the value as specified by RAMP_CMPx, then the flag goes high, otherwise it is low. If the ramp is decreasing and goes below the value as specified by RAMP_CMPx, then the flag goes high, otherwise it is low.

#### Table 7. Register Descriptions of Ramp Comparators and Limits

## 7.3.12 Power-on-reset (POR)

The power-on-reset circuitry sets all the registers to a default state when the device is powered up. This same reset can be done by programming SWRST=1. In the programming section, the power on reset state is given for all the programmable fields.

## 7.4 Device Functional Modes

The two primary ways to use the LMX2491 are to run it to generate a set of frequencies

## 7.4.1 Continuous Frequency Generator

In this mode, the LMX2491 generates a single frequency that only changes when the N divider is programmed to a new value. In this mode, the RAMP\_EN bit is set to 0 and the ramping controls are not used. The fractional denominator can be programmed to any value from 1 to 16777216. In this kind of application, the PLL is tuned to different channels, but at each channel, the goal is to generate a stable fixed frequency.

## 7.4.1.1 Integer Mode Operation

In integer mode operation, the VCO frequency needs to be an integer multiple of the phase detector frequency. This can be the case when the output frequency or frequencies are nicely related to the input frequency. As a rule of thumb, if this an be done with a phase detector of as high as the lesser of 10 MHz or the OSCin frequency, then this makes sense. To operate the device in integer mode, disable the fractional circuitry by programming the fractional order (FRAC\_ORDER), dithering (FRAC\_DITH), and numerator (FRAC\_NUM) to zero.

## 7.4.1.2 Fractional Mode Operation

In fractional mode, the output frequency does not need to be an integer multiple of the phase detector frequency. This makes sense when the channel spacing is more narrow or the input and output frequencies are not nicely related. There are several programmable controls for this such as the modulator order, fractional dithering, fractional numerator, and fractional denominator. There are many trade-offs with choosing these, but here are some guidelines

PARAMETER	FIELD NAME	HOW TO CHOOSE
Fractional Numerator and Denominator	FRAC_NUM FRAC_DEN	The first step is to find the fractional denominator. To do this, find the frequency that divides the phase detector frequency by the channel spacing. For instance, if the output ranges from 5000 to 5050 in 5-MHz steps and the phase detector is 100 MHz, then the fractional denominator is 100 MHz/5 = 20. So for a an output of 5015 MHz, the N divider would be 50 + 3/20. In this case, the fractional numerator is 3 and the fractional denominator is 20. Sometimes when dithering is used, it makes sense to express this as a larger equivalent fraction. Note that if ramping is active, the fractional denominator is forced to $2^{24}$ .
Fractional Order	FRAC_ORDER	There are many trade-offs, but in general try either the 2nd or 3rd-order modulator as starting points. The 3rd-order modulator may give lower main spurs, but may generate others. Also if dithering is involved, it can generate phase noise.
Dithering	FRAC_DITH	Dithering can reduce some fractional spurs, but add noise. Consult application note <i>AN-1879 Fractional N Frequency Synthesis</i> for more details on this.

 Table 8. Fractional Mode Register Descriptions and Recommendations

#### 7.4.2 Modulated Waveform Generator

In this mode, the device can generate a broad class of frequency sweeping waveforms. The user can specify up to 8 linear segments to generate these waveforms. When the ramping function is running, the denominator is fixed to a forced value of  $2^{24} = 16777216$ 

In addition to the ramping functions, there is also the capability to use a terminal to add phase or frequency modulation that can be done by itself or added on top of the waveforms created by the ramp generation functions.

## 7.5 Programming

## 7.5.1 Loading Registers

The device is programmed using several 24 bit registers. The first 16 bits of the register are the address, followed by the next 8 bits of data. The user has the option to pull the LE terminal high after this data, or keep sending data and it applies this data to the next lower register. So instead of sending three registers of 24 bits each, one could send a single 40-bit register with the 16 bits of address and 24 bits of data. For that matter, the entire device could be programmed as a single register if desired.

## 7.6 Register Maps

Registers are programmed in REVERSE order from highest to lowest. Registers NOT shown in this table or marked as reserved can be written as all 0s unless otherwise stated. The POR value is the power on reset value that is assigned when the device is powered up or the SWRST bit is asserted.

REG	ISTER	D7	D6	D5 D4 D3 D2 D1 D0				POR		
0	0	0	0	0	1	1	0	0	0	0x18
1	0x1		Reserved							0x00
2	0x2	0	0	0	0	0	SWRST	POWERD	OWN[1:0]	0x00
3-15	0x3 - 0xF				Rese	erved				-
16	0x10				PLL_	N[7:0]				0x64
17	0x11		PLL_N[15:8]							0x00
18	0x12	0							0x00	
19	0x13		FRAC_NUM[7:0]						0x00	
20	0x14				FRAC_N	UM[15:8]				0x00
21	0x15		FRAC_NUM[23:16]							0x00
22	0x16		FRAC_DEN[7:0]						0x00	
23	0x17		FRAC_DEN[15:8]						0x00	
24	0x18		FRAC_DEN[23:16]							0x00
25	0x19				PLL_	R[7:0]				0x04
26	0x1A				PLL_F	R[15:8]				0x00
27	0x1B	0	FL_CS	SR[1:0]	PFD_D	LY[1:0]	PLL_R_ DIFF	0	OSC_2X	0x08
28	0x1C	0	0	CPPOL			CPG[4:0]			0x00
29	0x1D		FL_TOC[10:8	5]			FL_CPG[4:0]			0x00
30	0x1E	0	CPM_ FLAGL			CPM_THR	_LOW[5:0]			0x0a
31	0x1F	0	CPM_ FLAGH		CPM_THR_HIGH[5:0]					0x32
32	0x20		FL_TOC[7:0]						0x00	
33	0x21				DLD_PAS	S_CNT[7:0]				0x0f
34	0x22	[	DLD_TOL[2:0	)]		DLD	_ERR_CNTF	R[4:0]		0x00
35	0x23	MOD_ MUX[5]	1	MUXout _MUX[5]	TRIG2 _MUX[5]	TRIG1 _MUX[5]	0	0	1	0x41

Table 9. Register Map



## **Register Maps (continued)**

## Table 9. Register Map (continued)

REG	ISTER	D7	D6	D5	D4	D3	D2	D1	D0	POR
36	0x24		TRIG1_MUX[4:0] TRIG1_PIN[2:0]						0x08	
37	0x25		TRIG2_MUX[4:0] TRIG2_PIN[2:0]							0x10
38	0x26		MOD_MUX[4:0] MOD_PIN[2:0]						0x18	
39	0x27		MUXout_MUX[4:0] MUXout_PIN[2:0]						0x38	
40-57	0x28-0x39				Res	erved	1	1		-
58	0x3A		RAMP_TRIG_A[3:0]0RAMP_ PM_ENRAMP_ CLKRAMP_EN							0x00
59	0x3B		RAMP_TF	RIG_C[3:0]			RAMP_TF	RIG_B[3:0]		0x00
60	0x3C		RAMP_CMP0[7:0]						0x00	
61	0x3D				RAMP_C	MP0[15:8]				0x00
62	0x3E				RAMP_C	MP0[23:16]				0x00
63	0x3F				RAMP_C	MP0[31:24]				0x00
64	0x40				RAMP_CN	IP0_EN[7:0]				0x00
65	0x41				RAMP_0	CMP1[7:0]				0x00
66	0x42				RAMP_C	MP1[15:8]				0x00
67	0x43				RAMP_C	MP1[23:16]				0x00
68	0x44		RAMP_CMP1[31:24]						0x00	
69	0x45		RAMP_CMP1_EN[7:0]						0x00	
70	0x46	0 FSK_TRIG[1:0] RAMP_ RAMP_ FSK_ RAMP_ RAMP_ RAMP_ RAMP_ LIMH[32] LIML[32] DEV[32] CMP1[32] CMP0[32]					RAMP_ CMP0[32]	0x08		
71	0x47		FSK_DEV[7:0]							0x00
72	0x48		FSK_DEV[15:8]						0x00	
73	0x49		FSK_DEV[23:16]						0x00	
74	0x4A				FSK_DI	EV[31:24]				0x00
75	0x4B		RAMP_LIMIT_LOW[7:0]						0x00	
76	0x4C				RAMP_LIM	T_LOW[15:8]				0x00
77	0x4D				RAMP_LIMI	r_LOW[23:16	]			0x00
78	0x4E				RAMP_LIMI	r_LOW[31:24	]			0x00
79	0x4F				RAMP_LIM	IT_HIGH[7:0]				0xff
80	0x50				RAMP_LIMI	T_HIGH[15:8]	]			0xff
81	0x51				RAMP_LIMI	_HIGH[23:16	6]			0xff
82	0x52				RAMP_LIMI	_HIGH[31:24	ŀ]			0xff
83	0x53				RAMP_C	OUNT[7:0]				0x00
84	0x54	RAMP_TR	IG_INC[1:0]	RAMP_ AUTO		RAM	/IP_COUNT[	12:8]		0x00
85	0x55			I	Res	erved				0x00
86	0x56				RAMP0	_INC[7:0]				0x00
87	0x57		RAMP0_INC[15:8]						0x00	
88	0x58				RAMP0_	INC[23:16]				0x00
89	0x59	RAMP0_ RAMP0_ DLY FL RAMP0_INC[29:24]						0x00		
90	0x5A			1	RAMP0	_LEN[7:0]				0x00
91	0x5B					 LEN[15:8]				0x00
92	0x5C	RA	MP0_NEXT[2	2:0]	RAI	//P0_ /RIG[1:0]	RAMP0_ RST	RAMP0_	FLAG[1:0]	0x00
93	0x5D					_INC[7:0]	I	I		0x00
94	0x5E					 _INC[15:8]				0x00

Submit Documentation Feedback

13



## **Register Maps (continued)**

						``	•	54		
		D7	D6	D5	D4	D3	D2	D1	D0	POR
95	0x5F	DAMDA			RAMP1_	INC[23:16]				0x00
96	0x60	RAMP1_ DLY	RAMP1_ FL			RAMP1_	INC[29:24]			0x00
97	0x61				RAMP1	_LEN[7:0]				0x00
98	0x62				RAMP1_	LEN[15:8]				0x00
99	0x63	RA	RAMP1_NEXT[2:0]RAMP1_ NEXT_TRIG[1:0]RAMP1_ RSTRAMP1_FLAG[1:0]						0x00	
100	0x64				RAMP2	_INC[7:0]				0x00
101	0x65				RAMP2_	INC[15:8]				0x00
102	0x66			1	RAMP2_	INC[23:16]				0x00
103	0x67	RAMP2 DLY	RAMP2_ FL			RAMP2_	INC[29:24]			0x00
104	0x68				RAMP2	_LEN[7:0]				0x00
105	0x69				RAMP2_	LEN[15:8]				0x00
106	0x6A	RA	MP2_NEXT	[2:0]		/IP2_ [RIG[1:0]	RAMP2_ RST	RAMP2_I	FLAG[1:0]	0x00
107	0x6B				RAMP3	_INC[7:0]				0x00
108	0x6C				RAMP3_	INC[15:8]				0x00
109	0x6D		1		RAMP3_	INC[23:16]				0x00
110	0x6E	RAMP3_ DLY	_ RAMP3_ FL RAMP3_INC[29:24]					0x00		
111	0x6F					_LEN[7:0]				0x00
112	0x70				1	LEN[15:8]				0x00
113	0x71	RA	RAMP3_NEXT[2:0]RAMP3_ NEXT_TRIG[1:0]RAMP3_ RSTRAMP3_FLAG[1:0]					FLAG[1:0]	0x00	
114	0x72		RAMP4_INC[7:0]							0x00
115	0x73				RAMP4_	INC[15:8]				0x00
116	0x74		1		RAMP4_	INC[23:16]				0x00
117	0x75	RAMP4_ DLY	RAMP4_ FL			RAMP4_	INC[29:24]			0x00
118	0x76				RAMP4	_LEN[7:0]				0x00
119	0x77				RAMP4_	LEN[15:8]				0x00
120	0x78	RA	MP4_NEXT[	[2:0]		/IP4_ [RIG[1:0]	RAMP4_ RST	RAMP4_	FLAG[1:0]	0x00
121	0x79				RAMP5	_INC[7:0]				0x00
122	0x7A					INC[15:8]				0x00
123	0x7B		1		RAMP5_	INC[23:16]				0x00
124	0x7C	RAMP5_ DLY	RAMP5_ FL			RAMP5_	INC[29:24]			0x00
125	0x7D				RAMP5	_LEN[7:0]				0x00
126	0x7E				RAMP5_	LEN[15:8]	- 1			0x00
127	0x7F	RA	RAMP5_NEXT[2:0]RAMP5_ NEXT_TRIG[1:0]RAMP5_ RSTRAMP5_FLAG[1:0]					FLAG[1:0]	0x00	
128	0x80				RAMP6	_INC[7:0]				0x00
129	0x81					INC[15:8]				0x00
130	0x82				RAMP6_	INC[23:16]				0x00
131	0x83	RAMP6_ DLY	RAMP6_ FL				INC[29:24]			0x00
132	0x84				RAMP6	_LEN[7:0]				0x00

## Table 9. Register Map (continued)



## **Register Maps (continued)**

						•	•			
REGI	STER	D7	D6	D5	D4	D3	D2	D1	D0	POR
133	0x85		RAMP6_LEN[15:8]							
134	0x86	RA	MP6_NEXT[2	2:0]		1P6_ `RIG[1:0]	RAMP6_ RST	RAMP6_FLAG[1:0]		0x00
135	0x87		RAMP7_INC[7:0]							0x00
136	0x88		RAMP7_INC[15:8]							
137	0x89		RAMP7_INC[23:16]							0x00
138	0x8A	RAMP7_ DLY	RAMP7_ FL			RAMP7_I	NC[29:24]			0x00
139	0x8B				RAMP7_	LEN[7:0]				0x00
140	0x8C				RAMP7_I	LEN[15:8]				0x00
141	0x8D	RA	RAMP7_NEXT[2:0]			1P7_ `RIG[1:0]	RAMP7_ RST	RAMP7_I	FLAG[1:0]	0x00
142-32767	0x8E- 0x7fff		Reserved							0x00

## Table 9. Register Map (continued)

## 7.6.1 Register Field Descriptions

The following sections go through all the programmable fields and their states. Additional information is also available in the applications and feature descriptions sections as well. The POR column is the power on reset state that this field assumes if not programmed.

## 7.6.1.1 POWERDOWN and Reset Fields

FIELD	LOCATION	POR	DESCRIPTION AND STATES		
			POWERDOWN Control	Value	POWERDOWN State
POWERDOWN				0	POWERDOWN, ignore CE
	R2[1:0]	0		1	Power Up, ignore CE
[1:0]				2	Power State Defined by CE terminal state
				3	Reserved
				Value	Reset State
SWRST	R2[2]	0	Software Reset. Setting this bit sets all registers to their POR default values.	0	Normal Operation
				1	Register Reset

## Table 10. POWERDOWN and Reset Fields



## 7.6.1.2 Dividers and Fractional Controls

FIELD	LOCATION	POR	DESCRIPTION	N AND STATI	ES	
PLL_N [17:0]	R18[1] to R16[0]	16	Feedback N counter Divide value. Minimum the register R16 begins any ramp execution			
				Value	Dither	
			Dither used by the fractional modulator	0	Weak	
FRAC_ DITHER [1:0]	R18[3:2]	0		1	Medium	
[1.0]				2	Strong	
				3	Disabled	
				Value	Modulator Order	
				0	Integer Mode	
				1	1st Order Modulator	
FRAC_ ORDER [2:0]	R18[6:4]	0	Fractional Modulator order	2	2nd Order Modulator	
[2.0]				3	3rd Order Modulator	
				4	4th Order Modulator	
			5-7	Reserved		
FRAC_NUM [23:0]	R21[7] to R19[0]	0	Fractional Numerator. This value should denominator.	be less that	an or equal to the fractional	
FRAC_DEN [23:0]	R24[7] to R22[0]	0	Fractional Denominator. If the RAMP_EN=1, this field is ignored and the denominator fixed to $2^{24}$ .			
PLL_R [15:0]	R26[7] to R25[0]	1	Reference Divider value. Selecting 1 bypasses counter.			
	R27[0]	0	Enables the Doubler before the Reference divider	Value	Doubler	
OSC_2X				0	Disabled	
				1	Enabled	
	R27[2]	7[2] 0	Enables the Differential R counter.	Value	R Divider	
PLL_R _DIFF			This allows for higher OSCin frequencies, but restricts PLL_R to divides of 2,4,8 or	0	Single-Ended	
			16.	1	Differential	
				Value	Pulse Width	
			Sets the charge pump minimum pulse	0	Reserved	
PFD_DLY [1:0]	R27[4:3]	1	width. This could potentially be a trade-off between fractional spurs and phase noise.	1	860 ps	
[1.0]			Setting 1 is recommended for general use.	2	1200 ps	
				3	1500 ps	
				Value	Charge Pump State	
				0	Tri-State	
CPG	Deeldel	•		1	100 µA	
[4:0]	R28[4:0]	0	Charge pump gain	2	200 µA	
				31	3100 µA	
			Charge pump polarity is used to	Value	Charge Pump Polarity	
			accommodate VCO with either polarity so that feedback of the PLL is always correct.	0	Positive	
CPPOL	R28[5]	0	IF reference (R) output is faster than feedback (N) output, R28[5]==0 THEN charge pump will source current R28[5]==1 THEN charge pump will sink current	1	Negative	

#### **Table 11. Dividers and Fractional Controls**

STRUMENTS

**TEXAS** 

## 7.6.1.2.1 Speed Up Controls (Cycle Slip Reduction and Fastlock)

FIELD	LOCATION	POR	DESCRIPTION	AND STAT	ES
			Cycle Slip Reduction (CSR) reduces the	Value	CSR Value
			phase detector frequency by multiplying both the R and N counters by the CSR	0	Disabled
			value while either the FastLock Timer is	1	x 2
FL_CSR [1:0]	R27[6:5]	0	counting or the RAMPx_FL=1 and the part is ramping. Care must be taken that the R	2	x 4
			and N divides remain inside the range of the counters. Cycle slip reduction is generally not recommended during ramping.	3	Reserved
	R29[4:0]	0		Value	Fastlock Charge Pump Gain
			Charge pump gain only when Fast Lock Timer is counting down or a ramp is running with RAMPx_FL=1	0	Tri-State
FL_ CPG				1	100 µA
[4:0]				2	200 µA
				31	3100 µA
			Fast Lock Timer. This counter starts	Value	Fastlock Timer Value
			counting when the user writes the PLL_N(Register R16). During this time the	0	Disabled
FL_ TOC	R29[7:5]		FL_CPG gain is sent to the charge pump,	1	1 x 32 = 32
[10:0]	and R32[7:0]	0	and the FL_CSR shifts the R and N counters if enabled. When the counter		
			terminates, the normal CPG is presented and the CSR undo's the shifts to give a normal PFD frequency.	2047	2047 x 32 = 65504

## Table 12. FastLock and Cycle Slip Reduction



## 7.6.2 Lock Detect and Charge Pump Monitoring

FIELD	LOCATION	POR	DESCRIPTION	AND STATE	S
				Value	Threshold
CPM_THR _LOW	R30[5:0]		Charge pump voltage low threshold value.	0	Lowest
[5:0]		0x0A	When the charge pump voltage is below this threshold, the LD goes low.		
			,	63	Highest
				Value	Flag Indication
CPM_FLAGL	R30[6]	-	This is a read only bit. Low indicates the charge pump voltage is	0	Charge pump is below CPM_THR_LOW threshold
			below the minimum threshold.	1	Charge pump is above CPM_THR_LOW threshold
				Value	Threshold
CPM_THR _HIGH		0.00	Charge pump voltage high threshold value.	0	Lowest
[5:0]	R31[5:0]	0x32	When the charge pump voltage is above this threshold, the LD goes low.		
				63	Highest
	R31[6]		This is a read only bit. Charge pump voltage high comparator reading. High indicates the charge pump voltage is above the maximum threshold.	Value	Threshold
CPM_FLAGH		-		0	Charge pump is below CPM_THR_HIGH threshold
				1	Charge pump is above CPM_THR_HIGH threshold
DLD_ PASS_CNT [7:0]	R33[7:0]	Oxff	Digital Lock Detect Filter amount. There mu and less than DLD_ERR edges before the D smaller speeds the detection of lock, but also	LD is conside	ered in lock. Making this number
DLD_ ERR_CNT [4:0]	R34[4:0]	0	Digital Lock Detect error count. This is th DLD_TOL that are allowed before DLD is recommended value is 4.		
				Value	Window and Fpd Frequency
				0	1 ns (Fpd > 130 MHz)
			Digital Lock detect edge window. If both N and R edges are within this window, it is considered a "good" edge. Edges that are	1	1.7 ns (80 MHz , Fpd ≤ 130 MHz)
DLD _TOL	R34[7:5]	0	farther apart in time are considered "error"	2	3 ns (60 MHz , Fpd ≤ 80 MHz)
[2:0]	NJ4[1.3]	0	edges. Window choice depends on phase	3	6 ns (45 MHz , Fpd ≤ 60 MHz)
			detector frequency, charge pump minimum pulse width, fractional modulator order and the users desired margin.	4	10 ns (30 MHz < Fpd ≤ 45 MHz)
				5	18 ns ( Fpd ≤ 30 MHz)
				6 and 7	Reserved

Table 13. Lock Detect and Charge Pump Monitor

## 7.6.3 TRIG1,TRIG2,MOD, and MUXout Pins

FIELD	LOCATION	POR	DESCRIPTION AND STATES				
				Value	Pin Drive State		
TRIG1_PIN	D26[2:0]	0		0	TRISTATE (default)		
[2:0]	R36[2:0]	0		1	Open Drain Output		
			This is the terminal drive state for the	2	Pullup / Pulldown Output		
TRIG2 _PIN [2:0]	R37[2:0]	0		3	Reserved		
MOD_ PIN [2:0]	R38[2:0]	0	TRIG1, TRIG2, MOD, and MUXout Pins	4	GND		
				5	Inverted Open Drain Output		
MUXout_ PIN [2:0]	R39[2:0] 0	0		6	Inverted Pullup / Pulldown Output		
				7	Input		

## Table 14. TRIG1, TRIG2, MOD, and MUXout Terminal States



FIELD	LOCATION	POR	DESCRIPTION		S
				Value	MUX State
				0	GND
			-	1	Input TRIG1
			-	2	Input TRIG2
			-	3	Input MOD
			-	4	Output TRIG1 after synchronizer
			-	5	Output TRIG2 after synchronizer
				6	Output MOD after synchronizer
				7	Output Read back
				8	Output CMP0
				9	Output CMP1
				10	Output LD (DLD good AND CPM good)
				11	Output DLD
			<ul> <li>These fields control what signal is muxed to or from the TRIG1,TRIG2, MOD, and MUXout pins.</li> <li>Some of the abbreviations used are:</li> <li>COMP0, COMP1: Comparators 0 and 1</li> <li>LD, DLD: Lock Detect, Digital Lock Detect</li> <li>CPM: Charge Pump Monitor</li> <li>CPG: Charge Pump Gain</li> </ul>	12	Output CPMON good
				13	Output CPMON too High
				14	Output CPMON too low
TRIG1_MUX	R36[7:3],			15	Output RAMP LIMIT EXCEEDED
[5:0] TRIG2_MUX	R37.3 R36[7:3],	1		16	Output R Divide/2
[5:0]	R35.3	2		17	Output R Divide/4
MOD_MUX [5:0]	R37[7:3], R35.4	R35.4 7 R38[7:3],		18	Output N Divide/2
MUXout_MUX	R38[7:3],			19	Output N Divide/4
[5:0]	R35.7		CPUP: Charge Pump Up Pulse	20	Reserved
			CPDN: Charge Pump Down Pulse	21	Reserved
				22	Output CMP0RAMP
				23	Output CMP1RAMP
				24	Reserved
				25	Reserved
				26	Reserved
				27	Reserved
				28	Output Faslock
				29	Output CPG from RAMP
				30	Output Flag0 from RAMP
				31	Output Flag1 from RAMP
				32	Output TRIGA
				33	Output TRIGB
				34	Output TRIGC
				35	Output R Divide
				36	Output CPUP
				37	Output CPDN
				38	Output RAMP_CNT Finished
			-	39 to 63	Reserved

## Table 15. TRIG1, TRIG2, MOD, and MUXout Selections

NSTRUMENTS

ÈXAS

## 7.6.4 Ramping Functions

FIELD	LOCATION	POR	DESCRIPTION	AND STATE	S
			Enables the RAMP functions. When this bit	Value	Ramp
			is set, the Fractional Denominator is fixed	0	Disabled
RAMP_EN	R58[0]	0	0 to 2 <sup>24</sup> . RAMP execution begins at RAMP0 upon the PLL_N[7:0] write. The Ramp should be set up before RAMP_EN is set.		Enabled
			RAMP clock input source. The ramp can	Value	Source
RAMP_CLK	R58[1]	0	be clocked by either the phase detector	0	Phase Detector
0		°,	clock or the MOD terminal based on this selection.	1	MOD Terminal
				Value	Modulation Type
RAMP_PM_EN	R58[2]	0	Phase modulation enable.	0	Frequency Modulation
				1	Phase Modulation
				Value	Source
			-	0	Never Triggers (default)
			-	1	TRIG1 terminal rising edge
			-	2	
					TRIG2 terminal rising edge
				3	MOD terminal rising edge
	R58[7:4] R59[3:0] R59[7:4]		-	4	DLD Rising Edge
RAMP_TRIGA				5	CMP0 detected (level)
[3:0] RAMP_TRIGB				6	RAMPx_CPG Rising edge
[3:0]		0	Trigger A,B, and C Sources	7	RAMPx_FLAG0 Rising edge
RAMP_TRIGC				8	Always Triggered (level)
[3:0]				9	TRIG1 terminal falling edge
				10	TRIG2 terminal falling edge
				11	MOD terminal falling edge
				12	DLD Falling Edge
				13	CMP1 detected (level)
				14	RAMPx_CPG Falling edge
				15	RAMPx_FLAG0 Falling edge
RAMP_CMP0 [32:0]	R70[0], R63[7] to R60[0]	0	Twos compliment of Ramp Comparator 0 va R70.	lue. Be aware	
RAMP_CMP0_EN [7:0]	R64[7:0]	0	Comparator 0 is active during each RAMP or is active in and 0 for ramps it should be igno corresponds to R64[7]		
RAMP_CMP1 [32:0]	R70[1], R68[7] to R65[0]	0	Twos compliment of Ramp Comparator 1 va R70.	lue. Be aware	e of that the MSB is in Register
RAMP_CMP1_EN [7:0]	R69[7:0]	0	Comparator 1 is active during each RAMP co is active in and 0 for ramps it should be igno corresponds to R64[7].		
				Value	Trigger
	DECLA		Deviation trigger source. When this trigger	0	Always Triggered
FSK_TRIG [1:0]	R76[4] to R75[3]	0	source specified is active, the FSK_DEV	1	Trigger A
[1.0]	110[0]		value is applied.	2	Trigger B
				3	Trigger C
FSK_DEV [32:0]	R70[2], R74[7] to R71[0]	0	Twos compliment of the deviation value for this value should be written with 0 when no R70.		•

## Table 16. Ramping Functions



Table 16.	Ramping	Functions	(continued)	
	Ramping	i unctions	(continucu)	/

FIELD	LOCATION	POR	DESCRIPTION	I AND STATE	ES		
RAMP_LIMIT_LOW [32:0]	R70[3], R78[7] to 75[0]	0	Twos compliment of the ramp lower limit tha occurs before any deviation values are inclu used and the ramp limit must be set approp R70.	uded. Care m	nust be taken if the deviation is		
RAMP_LIMIT_HIGH [32:0]	R70[4], R82[7] to 79.0[0]	Oxfffffff f	Twos compliment of the ramp higher limit that occurs before any deviation values are inclused and the ramp limit must be set approp R70.	uded. Care n	nust be taken if the deviation is		
RAMP_COUNT [12:0]	R84[4] to R83[0]	0	Number of RAMPs that is executed before a trigger or ramp enable is brought down. Load zero if this feature is not used. Counter is automatically reset when RAMP_EN goes from 0 to 1.				
	R84[5]	0		Value	Ramp		
RAMP_AUTO			Automatically clear RAMP_EN when	0	RAMP_EN unaffected by ramp counter (default)		
		Ū	RAMP Count hits terminal count.	1	RAMP_EN automatically brought low when ramp counter terminal counts		
				Value	Source		
RAMP_TRIG_INC			Increment Trigger source for RAMP	0	Increments occur on each ramp transition		
[1:0]	R84[7:6]	0	Counter. To disable ramp counter, load a count value of 0.	1	Increment occurs on trigA		
				2	Increment occurs on trigB		
				3	Increment occurs on trigC		

LMX2491 SNAS711-OCTOBER 2016

www.ti.com

## 7.6.5 Individual Ramp Controls

These bits apply for all eight ramps. For the field names, x can be 0,1,2,3,4,5,6, or 7.

FIELD	LOCATI ON	POR	DESCRIPTION AND STATES					
RAMPx _INC[29:0]	Varies	0	Signed ramp increme	ent.				
				Value	CPG			
RAMPx _FL	Varies	0	This enables fastlock and cycle slip reduction for ramp x.	0	Disabled			
				1	Enabled			
				Value	Clocks			
RAMPx _DLY	Varies	0	During this ramp, each increment takes 2 PFD cycles per LEN clock instead of the normal 1 PFD cycle. Slows the	0	1 PFD clock per RAMP tick.(default)			
_021			ramp by a factor of 2.	1	2 PFD clocks per RAMP tick.			
RAMPx _LEN	Varies	0	Number of PFD clocks (if DLY is 0) to continue to increment 65536 cycles.	RAMP. 1=>1	cycle, 2=>2 etc. Maximum of			
				Value	Flag			
		Varies 0		0	Both FLAG1 and FLAG0 are zero. (default)			
RAMPx _FLAG[1:0]	Varies		General purpose FLAGS sent out of RAMP.	1	FLAG0 is set, FLAG1 is clear			
_1 [1,00[1:0]				2	FLAG0 is clear, FLAG1 is set			
				3	Both FLAG0 and FLAG1 are set.			
			Forces a clear of the ramp accumulator. This is used to	Value	Reset			
RAMP0 RST	Varies	0	erase any accumulator creep that can occur depending on how the ramps are defined. Should be done at the start of a	0	Disabled			
_101			ramp pattern.	1	Enabled			
				Value	Operation			
RAMPx_			Determines what event is necessary to cause the state	0	RAMPx_LEN			
NEXT TRIG	Varies	0	RAMPx_LEN counter reaches zero or one of the events for	1	TRIG_A			
[1:0]			Triggers A, B, or C.	2	TRIG_B			
				3	TRIG_C			
RAMP0 _NEXT[2:0]	Varies	0	The next RAMP to execute when the lea	ngth counter ti	mes out			

## Table 17. Individual Ramp Controls



## 8 Applications and Implementation

## NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The LMX2491 can be used in a broad class of applications such as generating a single frequency for a high frequency clock, generating a tunable range of frequencies, or generating swept waveforms that can be used in applications such as radar.

## 8.2 Typical Application

Figure 5 is an example of hat could be used in a typical application.



Figure 5. Typical Schematic



## 9 Power Supply Recommendations

For power supplies, TI recommends placing 100 nF close to each of the power supply pins. If fractional spurs are a large concern, using a ferrite bead to each of these power supply pins can reduce spurs to a small degree.

## 10 Layout

## 10.1 Layout Guidelines

For layout examples, the EVM instructions are the most comprehensive document. In general, the layout guidelines are similar to most other PLL devices. For the high frequency Fin pin, it is recommended to use 0402 components and match the trace width to these pad sizes. Also the same needs to be done on the Fin\* pin. If layout is easier to route the signal to Fin\* instead of Fin, then this is acceptable as well.

## **10.2 Layout Example**



Figure 6. Layout Recommendation



## 11 Device and Documentation Support

## **11.1 Device Support**

#### 11.1.1 Development Support

Texas Instruments has several software tools to aid in the development process including TICS Pro for programming, PLLatinum Simulator Tool for loop filter design and phase noise/spur simulation. All these tools are available at www.ti.com.

## **11.2 Documentation Support**

#### 11.2.1 Related Documentation

For related documentation, see the following:

- AN-1879 Fractional N Frequency Synthesis (SNAA062)
- PLL Performance, Simulation, and Design

## **11.3 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

## 11.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

## 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 11.6 Glossary

## SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



19-Oct-2016

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMX2491RTWR	ACTIVE	WQFN	RTW	24	1000	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	X2491	Samples
LMX2491RTWT	ACTIVE	WQFN	RTW	24	250	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	X2491	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# PACKAGE OPTION ADDENDUM

19-Oct-2016

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **MECHANICAL DATA**

# RTW0024A





#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications				
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive			
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications			
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers			
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps			
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy			
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial			
Interface	interface.ti.com	Medical	www.ti.com/medical			
Logic	logic.ti.com	Security	www.ti.com/security			
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense			
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video			
RFID	www.ti-rfid.com					
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com			
Wireless Connectivity	www.ti.com/wirelessconnectivity					

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated