

200pA



# LMV7271/LMV7275/LMV7272 Single & Dual, 1.8V Low Power Comparators with Rail-to-**Rail Input**

### **General Description**

The LMV727X are rail-to-rail input low power comparators, which are characterized at supply voltage 1.8V, 2.7V and 5.0V. They consume only 9uA supply current per channel while achieving a 800ns propagation delay.

The LMV7271/LMV7275 (single) are available in SC70 and SOT23 packages. The LMV7272 (dual) is available in micro SMD package. With these tiny packages, the PC board area can be significantly reduced. They are ideal for low voltage. low power and space critical designs.

The LMV7271/LMV7272 both feature a push-pull output stage which allows operation with minimum power consumption when driving a load. The LMV7275 features an open drain output stage that allows for wired-OR configurations. The open drain output also offers the advantage of allowing the output to be pulled to any voltage up to 5.5V, regardless of the supply voltage of the LMV7275.

The LMV727X are built with National Semiconductor's advance submicron silicon-gate BiCMOS process. They all have bipolar inputs for improved noise performance and CMOS outputs for rail-to-rail output swing.

## **Typical Circuit**



**FIGURE 1. Threshold Detector** 

### Features

 $(V_S = 1.8V, T_A = 25^{\circ}C, Typical values unless specified).$ 

- Single or Dual Supplies
- 9µA per channel -Ultra low supply current
  - 10nA Low input bias current
  - Low input offset current
- Low guaranteed Vos
- 4mV Propagation delay 880ns (20mV overdrive)
- Input common mode voltage range 0.1V beyond rails
- -LMV7272 is available in micro SMD package

### Applications

- Mobile communications
- Laptops and PDA's
- Battery powered electronics
- General purpose low voltage applications

Part Number	Single/ Dual	Package	Output
LMV7271	Single	SC70, SOT23	Push/Pull
LMV7272	Dual	micro SMD	Push/Pull
LMV7275	Single	SC70, SOT23	Open Drain

### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance	2KV (Note 2)
	200V (Note 6)
V <sub>IN</sub> Differential	±Supply Voltage
Supply Voltage (V+ - V-)	6V
Voltage at Input/Output pins	V+ +0.1V, V− –0.1V
Soldering Information	
Infrared or Convection (20 sec.)	235°C

Operating Datings	
Junction Temperature (Note 4)	+150°C
Storage Temperature Range	–65°C to +150°C
Wave Soldering (10 sec.)	260°C

### Operating Ratings (Note 1)

Supply Voltage Range	1.8V to 5.5V
Temperature Range (Note 3)	-40°C to +85°C
Package Thermal Resistance (Note 3)	
SOT23-5	325°C/W
SC-70	265°C/W
8-Bump Thin micro SMD	220°C/W

### **1.8V Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 1.8V$ ,  $V^- = 0V$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Condition	Min (Note 5)	Typ (Note 4)	Max (Note 5)	Units
V <sub>OS</sub>	Input Offset Voltage			0.3	4 6	mV
TC V <sub>OS</sub>	Input Offset Temperature Drift	V <sub>CM</sub> = 0.9V (Note 7)		20		uV/°C
В	Input Bias Current			10		nA
OS	Input Offset Current			200		pА
S	Supply Current	LMV7271/LMV7275		9	12 <b>14</b>	μA
		LMV7272		18	25 <b>28</b>	μA
SC	Output Short Circuit Current	Sourcing, V <sub>O</sub> = 0.9V (LMV7271/LMV7272 only)	3.5	6		mA
		Sinking, V <sub>O</sub> = 0.9V	4	6		
V <sub>OH</sub>	Output Voltage High	I <sub>O</sub> = 0.5mA	1.7	1.74		V
	(LMV7271/LMV7272 only)	I <sub>O</sub> = 1.5mA	1.47	1.63		v
/ <sub>ol</sub>	Output Voltage Low	I <sub>O</sub> = -0.5mA		52	100	
		I <sub>0</sub> = –1.5mA		166	220	mV
V <sub>CM</sub>	Input Common Mode Voltage Range	CMRR > 45 dB			1.9	V
			-0.1			V
CMRR	Common Mode Rejection Ratio	0 < V <sub>CM</sub> < 1.8V	46	78		dB
PSRR	Power Supply Rejection Ratio	V+ = 1.8V to 5V	55	80		dB
LEAKAGE	Output Leakage Current	V <sub>O</sub> = 1.8V (LMV7275 only)		2		pА

### **1.8V AC Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V_{+} = 1.8V$ ,  $V_{-} = 0V$ ,  $V_{CM} = 0.5V$ ,  $V_{O} = V_{+}/2$  and  $R_L > 1M\Omega$  to  $V_{-}$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Condition	Min	Тур	Max	Units
			(Note 6)	(Note 5)	(Note 6)	
t <sub>PHL</sub>	Propagation Delay	Input Overdrive = 20mV		880		ns
	(High to Low)	Load = $50pF//5k\Omega$				
		Input Overdrive = 50mV		570		ns
		Load = $50pF//5k\Omega$				
t <sub>PLH</sub>	Propagation Delay	Input Overdrive = 20mV		1100		ns
	(Low to High)	Load = $50pF//5k\Omega$				
		Input Overdrive = 50mV		800		ns
		Load = $50pF//5k\Omega$				

## 2.7V Electrical Characteristics

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 2.7V$ ,  $V^- = 0V$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
V <sub>os</sub>	Input Offset Voltage			0.3	4 6	mV
TC V <sub>os</sub>	Input Offset Temperature Drift	V <sub>CM</sub> = 1.35V (Note 7)		20		μV/°C
в	Input Bias Current			10		nA
os	Input offset Current			200		pА
S	Supply Current	LMV7271/LMV7275		9	13 <b>15</b>	μA
		LMV7272		18	25 <b>28</b>	μA
SC	Output Short Circuit Current	Sourcing, V <sub>O</sub> = 1.35V (LMV7271/LMV7272 only)	12	15		mA
		Sinking, V <sub>O</sub> = 1.35V	12	15		
V <sub>он</sub>	Output Voltage High	I <sub>O</sub> = 0.5mA	2.63	2.66		V
	(LMV7271/LMV7272 only)	I <sub>0</sub> = 2.0mA	2.48	2.55		v
V <sub>OL</sub>	Output Voltage Low	I <sub>0</sub> = -0.5mA		50	70	mV
		$I_0 = -2mA$		155	220	
V <sub>CM</sub>	Input Common Voltage Range	CMRR > 45dB			2.8	V
			-0.1			V
CMRR	Common Mode Rejection Ratio	0 < V <sub>CM</sub> < 2.7V	46	78		dB
PSRR	Power Supply Rejection Ratio	V+ = 1.8V to 5V	55	80		dB
LEAKAGE	Output Leakage Current	V <sub>O</sub> = 2.7V (LMV7275 only)		2		pА

## 2.7V AC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ , V<sup>+</sup> = 2.7V, V<sup>-</sup> = 0V, V<sub>CM</sub> = 0.5V, V<sub>O</sub> = V<sup>+</sup>/2 and R<sub>L</sub> > 1M $\Omega$  to V<sup>-</sup>. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Condition	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
t <sub>PHL</sub>	Propagation Delay (High to Low)	Input Overdrive = $20mV$ Load = $50pF//5k\Omega$		1200		ns
		Input Overdrive = $50mV$ Load = $50pF//5k\Omega$		810		ns
t <sub>PLH</sub>	Propagation Delay (Low to High)	Input Overdrive = $20mV$ Load = $50pF//5k\Omega$		1300		ns
		Input Overdrive = $50mV$ Load = $50pF//5k\Omega$		860		ns

### **5.0V Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 5V$ ,  $V^- = 0V$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
V <sub>OS</sub>	Input Offset Voltage		(1010-0)	0.3	4 6	mV
TC V <sub>OS</sub>	Input Offset Temperature Drift	V <sub>CM</sub> = 2.5V (Note 7)		20		µV/°C
I <sub>B</sub>	Input Bias Current			10		nA
I <sub>OS</sub>	Input Offset Current			200		pА

Symbol	Parameter	Conditions	Min (Note 6)	<b>Typ</b> (Note 5)	Max (Note 6)	Units
I <sub>S</sub>	Supply Current	LMV7271/LMV7275		10	14 <b>16</b>	μA
		LMV7272		20	27 <b>30</b>	μA
I <sub>SC</sub>	Output Short Circuit Current	Sourcing, V <sub>O</sub> = 2.5V (LMV7271/LMV7272 only)	28	34		mA
		Sinking, $V_0 = 2.5V$	28	34		
V <sub>OH</sub> C	Output Voltage High	I <sub>O</sub> = 0.5mA	4.93	4.96		V
	(LMV7271/LMV7272 only)	I <sub>O</sub> = 4.0mA	4.70	4.77		
V <sub>OL</sub>	Output Voltage Low	$I_0 = -0.5 mA$		27	70	
		$I_0 = -4.0 \text{mA}$		225	300	mV
V <sub>CM</sub>	Input Common Voltage Range	CMRR > 45dB			5.1	V
			-0.1			
CMRR	Common Mode Rejection Ratio	0 < V <sub>CM</sub> < 5.0V	46	78		dB
PRSS	Power Supply Rejection Ratio	V+ = 1.8V to 5V	55	80		dB
ILEAKAGE	Output Leakage Current	$V_{\Omega} = 5V (LMV7275 \text{ only})$		2		pА

### **5.0V AC Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 5.0V$ ,  $V^- = 0V$ ,  $V_{CM} = 0.5V$ ,  $V_O = V^+/2$  and  $R_L > 1M\Omega$  to  $V^-$ . Boldface limits apply at the temperature extremes.

Symbol	Parameter	Condition	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
t <sub>PHL</sub>	Propagation Delay (High to Low)	Input Overdrive = $20mV$ Load = $50pF//5k\Omega$		2100		ns
		Input Overdrive = $50mV$ Load = $50pF//5k\Omega$		1380		ns
t <sub>PLH</sub>	Propagation Delay (Low to High)	Input Overdrive = $20mV$ Load = $50pF//5k\Omega$		1800		ns
		Input Overdrive = $50mV$ Load = $50pF//5k\Omega$		1100		ns

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

Note 2: Human body model,  $1.5k\Omega$  in series with 100pF.

Note 3: The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$ , and  $T_{A}$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly into a PC board.

**Note 4:** Typical values represent the most likely parametric norm.

**Note 5:** All limits are guaranteed by testing or statistical analysis.

**Note 6:** Machine Model,  $0\Omega$  in series with 200pF.

Note 7: Offset Voltage average drift determined by dividing the change in V<sub>OS</sub> at temperature extremes into the total temperature change.

**Note 8:** Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self heating where  $T_J > T_A$ . Absolute Maximum Ratings indicate junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.

## **Connection Diagrams**

### 5-Pin SOT23/SC70 (LMV7271/LMV7275)





### **Ordering Information**

Package	Part Number	Package Marking	Transport Media	NSC Drawing
5-Pin SOT23	LMV7271MF	C25A	1k Units Tape and Reel	MF05A
Γ	LMV7271MFX		3k Units Tape and Reel	
Γ	LMV7275MF	C26A	1k Units Tape and Reel	
	LMV7275MFX		3k Units Tape and Reel	
5-Pin SC70	LMV7271MG	C34	1k Units Tape and Reel	MAA05A
Γ	LMV7271MGX		3k Units Tape and Reel	
	LMV7275MG	C35	1k Units Tape and Reel	
	LMV7275MGX		3k Units Tape and Reel	
8-Bump micro	LMV7272TL	I 01	250 Units Tape and Reel	TLA08AAA
SMD	LMV7272TLX		3k Units Tape and Reel	





20064031

5

1.35

5.0





Output Negative Swing vs.  $V_{SUPPLY}$ 







Output Positive Swing vs. V<sub>SUPPLY</sub>



Output Positive Swing vs. ISOURCE



Output Positive Swing vs. ISOURCE





Output Positive Swing vs. I<sub>SOURCE</sub>







Output Negative Swing vs. I<sub>SINK</sub>







20064014

#### Propagation Delay (t<sub>PLH</sub>)



20064015





20064049

Propagation Delay (t<sub>PLH</sub>)







### **Application Notes**

#### BASIC COMPARATOR

A comparator is often used to convert an analog signal to a digital signal. As shown in *Figure 2*, the comparator compares an input voltage  $(V_{IN})$  to a reference voltage  $(V_{REF})$ . If  $V_{IN}$  is



less than  $V_{REF}$ , the output ( $V_O$ ) is low. However, if  $V_{IN}$  is greater than  $V_{REF}$ , the output voltage ( $V_O$ ) is high.





#### **RAIL-TO-RAIL INPUT STAGE**

The LMV727X has an input common mode voltage range (V<sub>CM</sub>) of -0.1V below the V<sup>-</sup> to 0.1V above V<sup>+</sup>. This is achieved by using paralleled PNP and NPN differential input pairs. When the V<sub>CM</sub> is near V<sup>+</sup>, the NPN pair is on and the PNP pair is off. When the V<sub>CM</sub> is near V<sup>-</sup>, the NPN pair is off and the PNP pair is on. The crossover point between the NPN and PNP input stages is around 950mV from V<sup>+</sup>. Since each input stage has its own offset voltage (V<sub>OS</sub>), the V<sub>OS</sub> of the comparator becomes a function of the V<sub>CM</sub>. See curves for V<sub>OS</sub> vs. V<sub>CM</sub> in Typical Performance Characteristics section. In application design, it is recommended to keep the V<sub>CM</sub> away from the crossover point to avoid problems. The wide input voltage range makes LMV727X ideal in power supply monitoring circuits, where the comparators are used to sense signals close to ground and power supplies.

#### OUTPUT STAGE

The LMV7271 and LMV7272 have a push-pull output stage. This output stage keeps the total system power consumption to the absolute minimum. The only current consumed is the low supply current and the current going directly into the load. When the output switches, both PMOS and NMOS at the output stage are on at the same time for a very short time. This allows current to flow directly between V+ and V- through output transistors. The result is a short spike of current (shoot-through current) drawn from the supply and glitches in the supply voltages. The glitches can spread to other parts of the board as noise. To prevent the glitches in supply lines, power supply bypass capacitors must be installed. See section for supply bypassing in the Application Notes for details.

#### HYSTERESIS

It is a standard procedure to use hysteresis (positive feedback) around a comparator, to prevent oscillation, and to avoid excessive noise on the output because the comparator is a good amplifier of its own noise.

#### **Inverting Comparator with Hysteresis**

The inverting comparator with hysteresis requires a three resistor network that is referenced to the supply voltage V<sub>CC</sub> of the comparator (*Figure 3*). When V<sub>IN</sub> at the inverting input is less than V<sub>A</sub>, the voltage at the non-inverting node of the comparator (V<sub>IN</sub> < V<sub>A</sub>), the output voltage is high (for simplicity assume V<sub>O</sub> switches as high as V<sub>CC</sub>). The three network resistors can be represented as R<sub>1</sub>IIR<sub>3</sub> in series with R<sub>2</sub>. The lower input trip voltage V<sub>A1</sub> is defined as

$$V_{A1} = \frac{V_{CC} R_2}{(R_1 || R_3) + R_2}$$

When V<sub>IN</sub> is greater than V<sub>A</sub> (V<sub>IN</sub> > V<sub>A</sub>), the output voltage is low and very close to ground. In this case the three network resistors can be presented as  $R_2//R_3$  in series with  $R_1$ . The upper trip voltage V<sub>A2</sub> is defined as

$$V_{A2} = \frac{V_{CC} (R_2 || R_3)}{R_1 + (R_2 || R_3)}$$

The total hysteresis provided by the network is defined as

$$\Delta V_{A} = V_{A1} - V_{A2}$$

A good typical value of  $\Delta V_A$  would be in the range of 5 to 50mV. This is easily obtained by choosing  $R_3$  as 1000 to 100 times  $(R_1 || R_2)$  for 5V operation, or as 300 to 30 times  $(R_1 || R_2)$  for 1.8V operation.





#### Non-Inverting Comparator with Hysteresis

A non-inverting comparator with hysteresis requires a two resistor network, and a voltage reference (V<sub>REF</sub>) at the inverting input (*Figure 4*). When V<sub>IN</sub> is low, the output is also low. For the output to switch from low to high, V<sub>IN</sub> must rise up to V<sub>IN1</sub>, where V<sub>IN1</sub> is calculated by

$$V_{\text{in1}} = \frac{V_{\text{ref}} (R_1 + R_2)}{R_2}$$

When V<sub>IN</sub> is high, the output is also high. To make the comparator switch back to its low state, V<sub>IN</sub> must equal V<sub>REF</sub> before V<sub>A</sub> will again equal V<sub>REF</sub>. V<sub>IN</sub> can be calculated by:

$$V_{in2} = \frac{V_{ref}(R_1 + R_2) - V_{CC}R_1}{R_2}$$

The hysteresis of this circuit is the difference between  $V_{\rm IN1}$  and  $V_{\rm IN2}.$ 

$$\Delta V_{\rm IN} = V_{\rm CC} R_1 / R_2$$



#### FIGURE 4. Non-Inverting Comparator with Hysteresis

# CIRCUIT TECHNIQUES FOR AVOIDING OSCILLATIONS IN COMPARATOR APPLICATIONS

Feedback to almost any pin of a comparator can result in oscillation. In addition, when the input signal is a slow voltage ramp or sine wave, the comparator may also burst into oscillation near the crossing point. To avoid oscillation or instability, PCB layout should be engineered thoughtfully. Several precautions are recommended:

- 1. Power supply bypassing is critical, and will improve stability and transient response. Resistance and inductance from power supply wires and board traces increase power supply line impedance. When supply current changes, the power supply line will move due to its impedance. Large enough supply line shift will cause the comparator to misoperate. To avoid problems, a small bypass capacitor. such as 0.1uF ceramic, should be placed immediately adjacent to the supply pins. An additional 6.8µF or greater tantalum capacitor should be placed at the point where the power supply for the comparator is introduced onto the board. These capacitors act as an energy reservoir and keep the supply impedance low. In dual supply application, a 0.1µF capacitor is recommended to be placed across V+ and V- pins.
- 2. Keep all leads short to reduce stray capacitance and lead inductance. It will also minimize any unwanted coupling from any high-level signals (such as the output). The comparators can easily oscillate if the output lead is inadvertently allowed to capacitively couple to the inputs via stray capacitance. This shows up only during the output voltage transition intervals as the comparator changes states. Try to avoid a long loop which could act as an inductor (coil).
- 3. It is a good practice to use an unbroken ground plane on a printed circuit board to provide all components with a low inductive ground connection. Make sure ground paths are

low-impedance where heavier currents are flowing to avoid ground level shift. Preferably there should be a ground plane under the component.

**4.** The output trace should be routed away from inputs. The ground plane should extend between the output and inputs to act as a guard. This can be achieved by running a topside ground plane between the output and inputs. A typical PCB layout is shown in *Figure 5*.



FIGURE 5. Typical PCB Layout

- 5. When the signal source is applied through a resistive network to one input of the comparator, it is usually advantageous to connect the other input with a resistor with the same value, for both DC and AC consideration. Input traces should be laid out symmetrically if possible.
- 6. All pins of any unused comparators should be tied to the negative supply.

#### micro SMD LIGHT SENSITIVITY

Exposing the micro SMD device to direct sunlight will cause mis-operation of the device. Light sources such as Halogen lamps can also affect electrical performance if brought near to the device. The wavelengths, which have the most detrimental effect, are reds and infrareds.

#### micro SMD MOUNTING

The micro SMD package requires specific mounting techniques, which are detailed in National Semiconductor Application Note AN-1112.

#### LMV7272 micro SMD to DIP Conversion Board

To facilitate characterization and testing, a micro SMD to DIP conversion board, LMV7272TLCONV, is available. It is a 2-layer board, with the LMV7272 mounted on the bottom layer, and a capacitor (C1, between the positive and negative supplies) added to the top layer.



## **Typical Applications**

#### UNIVERSAL LOGIC LEVEL SHIFTER

The output of LMV7275 is an unconnected drain of an NMOS device, which can be pulled up, through a resistor, to any desired output level within the permitted power supply range. Hence, the following simple circuit works as a universal logic level shifter, pulling up the signal to the desired level.



#### FIGURE 6. Logic Level Shifter

#### POSITIVE PEAK DETECTOR

A positive peak detect circuit is basically a comparator operated in a unity gain follower configuration, with a capacitor as a load to maintain the highest voltage. A diode is added at the output to prevent the capacitor from discharging through the pull-up resistor, and a 1M $\Omega$  resistor added in parallel to the capacitor to provide a high impedance discharge path. When the input V<sub>IN</sub> increases, the inverting input of the comparator follows it, thus charging the capacitor. When it decreases, the cap discharges through the 1M $\Omega$  resistor. The decay time can be modified by changing the resistor. The output should be accessed through a follower circuit to prevent loading.



FIGURE 7. Positive Peak Detector

### **OR'ING THE OUTPUT**

Since the output is an unconnected NMOS drain, many drains can be tied together, pulled up to  $V_{DD}$  by a single resistor to provide an output OR'ing function. If any of the comparator outputs is pulled low the output  $V_{\Omega}$  goes down.



FIGURE 8. OR'ing the Outputs

#### **NEGATIVE PEAK DETECTOR**

For the negative detector, the output transistor of the comparator acts as a low impedance current sink. Since there is no pull-up resistor, the only discharge path will be the  $1M\Omega$ resistor and any load impedance used. Decay time is changed by varying the  $1M\Omega$  resistor.



FIGURE 9. Negative Peak Detector

#### SQUARE WAVE GENERATOR

A typical application for a comparator is as a square wave oscillator. The circuit below generates a square wave whose period is set by the RC time constant of the capacitor C<sub>1</sub>and resistor R<sub>4</sub>. The maximum frequency is limited by the large signal propagation delay of the comparator, and by the capacitive loading at the output, which limits the output slew rate.



FIGURE 10. Squarewave Oscillator

To analyze the circuit, consider it when the output is high. That implies that the inverted input (V<sub>C</sub>) is lower than the non-inverting input (V<sub>A</sub>). This causes the C<sub>1</sub> to get charged through R<sub>4</sub>, and the voltage V<sub>C</sub> increases till it is equal to the non-inverting input. The value of V<sub>A</sub> at this point is

$$V_{A1} = \frac{V_{CC} \cdot R_2}{R_2 + R_1 ||R_3}$$

If  $R_1 = R_2 = R_3$  then  $V_{A1} = 2V_{CC}/3$ 

At this point the comparator switches pulling down the output to the negative rail. The value of  $V_A$  at this point is

$$V_{A2} = \frac{V_{CC} (R_2 ||R_3)}{R_1 + (R_2 ||R_3)}$$

If  $R_1 = R_2 = R_3$  then  $V_{A2} = V_{CC}/3$ 

The capacitor C<sub>1</sub> now discharges through R<sub>4</sub>, and the voltage V<sub>C</sub> decreases till it is equal to V<sub>A2</sub>, at which point the comparator switches again, bringing it back to the initial stage. The time period is equal to twice the time it takes to discharge C<sub>1</sub> from 2V<sub>CC</sub>/3 to V<sub>CC</sub>/3, which is given by R<sub>4</sub>C<sub>1</sub>.ln2. Hence the formula for the frequency is:

$$F = 1/(2 \cdot R_4 \cdot C_1 \cdot ln2)$$



LMV7271/LMV7275/ LMV7272



NOTE: UNLESS OTHERWISE SPECIFIED

1. EPOXY COATING

2. 63Sn/37Pb EUTECTIC BUMP

3. RECOMMEND NON-SOLDER MASK DEFINED LANDING PAD.

4. PIN A1 IS ESTABLISHED BY LOWER LEFT CORNER WITH RESPECT TO TEXT ORIENTATION REMAINING PINS ARE NUMBERED COUNTERCLOCK-WISE.

5. XXX IN DRAWING NUMBER REPRESENTS PACKAGE SIZE VARIATION WHERE X1 IS PACKAGE WIDTH, X2 IS PACKAGE LENGTH AND X3 IS PACKAGE HEIGHT.

6. REFERENCE JEDEC REGISTRATION MO-211, VARIATION BC.

8-Bump micro SMD NS Package Number TLA08AAA X1 = 1.514mm X2 = 1.514mm X3 = 0.600mm

# Notes

# **Notes**

For more National Semiconductor product information and proven design tools, visit the following web sites at:			
Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench
Audio	www.national.com/audio	Analog University	www.national.com/AU
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns
Power Management	www.national.com/power	Feedback	www.national.com/feedback
Switching Regulators	www.national.com/switchers		
LDOs	www.national.com/ldo		
LED Lighting	www.national.com/led		
PowerWise	www.national.com/powerwise		
Serial Digital Interface (SDI)	www.national.com/sdi		
Temperature Sensors	www.national.com/tempsensors		
Wireless (PLL/VCO)	www.national.com/wireless		

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS, PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS. NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

#### Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe **Technical Support Center** Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288

National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan **Technical Support Center** Email: ipn.feedback@nsc.com