

# Stellaris<sup>®</sup> LM3S9B92 Microcontroller

DATA SHEET

DS-LM3S9B92-15852.2743 SPMS180O Copyright © 2007-2014 Texas Instruments Incorporated

### Copyright

Copyright © 2007-2014 Texas Instruments Incorporated All rights reserved. Stellaris and StellarisWare<sup>®</sup> are registered trademarks of Texas Instruments Incorporated. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

A Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Texas Instruments Incorporated 108 Wild Basin, Suite 350 Austin, TX 78746 http://www.ti.com/stellaris http://www-k.ext.ti.com/sc/technical-support/product-information-centers.htm





## **Table of Contents**

<b>Revision His</b>	tory	
About This D	Document	53
Audience		53
About This Ma	nual	53
Related Docun	nents	53
Documentation	Conventions	54
1	Architectural Overview	
1.1	Overview	
1.2	Target Applications	
1.3	Features	58
1.3.1	ARM Cortex-M3 Processor Core	58
1.3.2	On-Chip Memory	60
1.3.3	External Peripheral Interface	61
1.3.4	Serial Communications Peripherals	63
1.3.5	System Integration	69
1.3.6	Advanced Motion Control	73
1.3.7	Analog	
1.3.8	JTAG and ARM Serial Wire Debug	
1.3.9	Packaging and Temperature	
1.4	Hardware Details	
2	The Cortex-M3 Processor	79
2.1	Block Diagram	80
2.2	Overview	81
2.2.1	System-Level Interface	81
2.2.2	Integrated Configurable Debug	81
2.2.3	Trace Port Interface Unit (TPIU)	82
2.2.4	Cortex-M3 System Component Details	82
2.3	Programming Model	83
2.3.1	Processor Mode and Privilege Levels for Software Execution	83
2.3.2	Stacks	83
2.3.3	Register Map	
2.3.4	Register Descriptions	85
2.3.5	Exceptions and Interrupts	
2.3.6	Data Types	
2.4	Memory Model	
2.4.1	Memory Regions, Types and Attributes	
2.4.2	Memory System Ordering of Memory Accesses	
2.4.3	Behavior of Memory Accesses	
2.4.4	Software Ordering of Memory Accesses	
2.4.5	Bit-Banding	
2.4.6	Data Storage	
2.4.7	Synchronization Primitives	
2.5	Exception Model	
2.5.1	Exception States	
2.5.2	Exception Types	108

2.5.3	Exception Handlers	
2.5.4	Vector Table	
2.5.5	Exception Priorities	
2.5.6	Interrupt Priority Grouping	. 113
2.5.7	Exception Entry and Return	
2.6	Fault Handling	. 115
2.6.1	Fault Types	. 116
2.6.2	Fault Escalation and Hard Faults	. 116
2.6.3	Fault Status Registers and Fault Address Registers	. 117
2.6.4	Lockup	117
2.7	Power Management	. 117
2.7.1	Entering Sleep Modes	. 118
2.7.2	Wake Up from Sleep Mode	. 118
2.8	Instruction Set Summary	. 119
3	Cortex-M3 Peripherals	122
3.1	Functional Description	
3.1.1	System Timer (SysTick)	. 122
3.1.2	Nested Vectored Interrupt Controller (NVIC)	
3.1.3	System Control Block (SCB)	
3.1.4	Memory Protection Unit (MPU)	
3.2	Register Map	
3.3	System Timer (SysTick) Register Descriptions	
3.4	NVIC Register Descriptions	
3.5	System Control Block (SCB) Register Descriptions	
3.6	Memory Protection Unit (MPU) Register Descriptions	
4	JTAG Interface	188
4.1	Block Diagram	. 189
4.2	Signal Description	. 189
4.3	Functional Description	. 190
4.3.1	JTAG Interface Pins	. 190
4.3.2	JTAG TAP Controller	. 192
4.3.3	Shift Registers	. 192
4.3.4	Operational Considerations	. 193
4.4	Initialization and Configuration	. 195
4.5	Register Descriptions	. 196
4.5.1	Instruction Register (IR)	. 196
4.5.2	Data Registers	. 198
5	System Control	200
5.1	-	
5.2	Signal Description	. 200
	Signal Description	
5.2.1		. 200
5.2.1 5.2.2	Functional Description	200 201
	Functional Description	200 201 201
5.2.2	Functional Description Device Identification Reset Control	200 201 201 201 206
5.2.2 5.2.3	Functional Description Device Identification Reset Control Non-Maskable Interrupt	200 201 201 201 206 206
5.2.2 5.2.3 5.2.4	Functional Description Device Identification Reset Control Non-Maskable Interrupt Power Control	200 201 201 206 206 206 207
5.2.2 5.2.3 5.2.4 5.2.5	Functional Description Device Identification Reset Control Non-Maskable Interrupt Power Control Clock Control	200 201 201 206 206 206 207 213
5.2.2 5.2.3 5.2.4 5.2.5 5.2.6	Functional Description Device Identification Reset Control Non-Maskable Interrupt Power Control Clock Control System Control	200 201 201 206 206 207 213 215

5.5	Register Descriptions	217
6	Internal Memory	308
6.1	Block Diagram	
6.2	Functional Description	308
6.2.1	SRAM	309
6.2.2	ROM	309
6.2.3	Flash Memory	
6.3	Register Map	
6.4	Flash Memory Register Descriptions (Flash Control Offset)	
6.5	Memory Register Descriptions (System Control Offset)	. 329
7	Micro Direct Memory Access (µDMA)	345
7.1	Block Diagram	
7.2	Functional Description	
7.2.1	Channel Assignments	
7.2.2	Priority	
7.2.3	Arbitration Size	
7.2.4	Request Types	
7.2.5	Channel Configuration	
7.2.6	Transfer Modes	
7.2.7	Transfer Size and Increment	
7.2.8	Peripheral Interface	
7.2.9 7.2.10	Software Request	
7.2.10	Interrupts and Errors Initialization and Configuration	
7.3.1	Module Initialization	
7.3.2	Configuring a Memory-to-Memory Transfer	
7.3.3	Configuring a Peripheral for Simple Transmit	
7.3.4	Configuring a Peripheral for Ping-Pong Receive	
7.3.5	Configuring Channel Assignments	
7.4	Register Map	
7.5	µDMA Channel Control Structure	
7.6	μDMA Register Descriptions	
8	General-Purpose Input/Outputs (GPIOs)	
8.1	Signal Description	
8.2	Functional Description	
8.2.1	Data Control	
8.2.2	Interrupt Control	
8.2.3	Mode Control	412
8.2.4	Commit Control	412
8.2.5	Pad Control	413
8.2.6	Identification	413
8.3	Initialization and Configuration	
8.4	Register Map	
8.5	Register Descriptions	416
9	External Peripheral Interface (EPI)	459
9.1	EPI Block Diagram	
9.2	Signal Description	461

9.3	Functional Description	463
9.3.1	Non-Blocking Reads	
9.3.2	DMA Operation	
9.4	Initialization and Configuration	
9.4.1	SDRAM Mode	
9.4.2	Host Bus Mode	
9.4.3	General-Purpose Mode	
9.5	Register Map	
9.6	Register Descriptions	
10	General-Purpose Timers	
10.1	Block Diagram	
10.2	Signal Description	
10.3	Functional Description	
10.3.1	GPTM Reset Conditions	
10.3.2	Timer Modes	
10.3.3	DMA Operation	
10.3.4	Accessing Concatenated Register Values	
10.4	Initialization and Configuration	
10.4.1	One-Shot/Periodic Timer Mode	
10.4.2	Real-Time Clock (RTC) Mode	
10.4.3	Input Edge-Count Mode	
10.4.4	Input Edge Timing Mode	
10.4.5	PWM Mode	
10.5	Register Map	
10.6	Register Descriptions	
11	Watchdog Timers	579
<b>11</b> 11.1	Watchdog Timers Block Diagram	<b>579</b> 580
<b>11</b> 11.1 11.2	Watchdog Timers Block Diagram Functional Description	<b>579</b> 580 580
<b>11</b> 11.1 11.2 11.2.1	Watchdog Timers         Block Diagram         Functional Description         Register Access Timing	<b>579</b> 580 580 581
<b>11</b> 11.1 11.2 11.2.1 11.3	Watchdog Timers         Block Diagram         Functional Description         Register Access Timing         Initialization and Configuration	<b>579</b> 580 580 581 581
<b>11</b> 11.1 11.2 11.2.1 11.3 11.4	Watchdog Timers         Block Diagram         Functional Description         Register Access Timing         Initialization and Configuration         Register Map	<b>579</b> 580 580 581 581 581
<b>11</b> 11.1 11.2 11.2.1 11.3 11.4 11.5	Watchdog Timers         Block Diagram         Functional Description         Register Access Timing         Initialization and Configuration         Register Map         Register Descriptions	<b>579</b> 580 581 581 581 581 582
<b>11</b> 11.1 11.2 11.2.1 11.3 11.4 11.5 <b>12</b>	Watchdog Timers         Block Diagram         Functional Description         Register Access Timing         Initialization and Configuration         Register Map         Register Descriptions         Analog-to-Digital Converter (ADC)	<b>579</b> 580 581 581 581 581 582 <b>604</b>
<b>11</b> 11.1 11.2 11.2.1 11.3 11.4 11.5 <b>12</b> 12.1	Watchdog Timers         Block Diagram         Functional Description         Register Access Timing         Initialization and Configuration         Register Map         Register Descriptions         Analog-to-Digital Converter (ADC)         Block Diagram	<b>579</b> 580 581 581 581 581 582 <b>604</b> 605
<b>11</b> 11.1 11.2 11.2.1 11.3 11.4 11.5 <b>12</b> 12.1 12.2	Watchdog Timers         Block Diagram         Functional Description         Register Access Timing         Initialization and Configuration         Register Map         Register Descriptions         Analog-to-Digital Converter (ADC)         Block Diagram         Signal Description	<b>579</b> 580 581 581 581 582 <b>604</b> 605 606
<b>11</b> 11.1 11.2 11.2.1 11.3 11.4 11.5 <b>12</b> 12.1 12.2 12.3	Watchdog Timers         Block Diagram         Functional Description         Register Access Timing         Initialization and Configuration         Register Map         Register Descriptions         Analog-to-Digital Converter (ADC)         Block Diagram         Signal Description         Functional Description	<b>579</b> 580 581 581 581 582 <b>604</b> 605 606 608
<b>11</b> 11.1 11.2 11.2.1 11.3 11.4 11.5 <b>12</b> 12.1 12.2 12.3 12.3.1	Watchdog Timers         Block Diagram         Functional Description         Register Access Timing         Initialization and Configuration         Register Map         Register Descriptions         Analog-to-Digital Converter (ADC)         Block Diagram         Signal Description         Functional Description         Sample Sequencers	<b>579</b> 580 581 581 581 582 <b>604</b> 605 606 608 608
<b>11</b> 11.1 11.2 11.2.1 11.3 11.4 11.5 <b>12</b> 12.1 12.2 12.3 12.3.1 12.3.2	Watchdog Timers         Block Diagram         Functional Description         Register Access Timing         Initialization and Configuration         Register Map         Register Descriptions         Analog-to-Digital Converter (ADC)         Block Diagram         Signal Description         Functional Description         Sample Sequencers         Module Control	<b>579</b> 580 581 581 581 582 <b>604</b> 605 606 608 608 608
<b>11</b> 11.1 11.2 11.2.1 11.3 11.4 11.5 <b>12</b> 12.1 12.2 12.3 12.3.1 12.3.2 12.3.3	Watchdog Timers         Block Diagram         Functional Description         Register Access Timing         Initialization and Configuration         Register Map         Register Descriptions         Analog-to-Digital Converter (ADC)         Block Diagram         Signal Description         Functional Description         Sample Sequencers         Module Control         Hardware Sample Averaging Circuit	<b>579</b> 580 581 581 582 <b>604</b> 605 606 608 608 609 611
<b>11</b> 11.1 11.2 11.2.1 11.3 11.4 11.5 <b>12</b> 12.1 12.2 12.3 12.3.1 12.3.2 12.3.3 12.3.4	Watchdog Timers         Block Diagram         Functional Description         Register Access Timing         Initialization and Configuration         Register Map         Register Descriptions         Analog-to-Digital Converter (ADC)         Block Diagram         Signal Description         Functional Description         Sample Sequencers         Module Control         Hardware Sample Averaging Circuit         Analog-to-Digital Converter	<b>579</b> 580 581 581 582 <b>604</b> 605 606 608 608 608 608 608 611 612
<b>11</b> 11.1 11.2 11.2.1 11.3 11.4 11.5 <b>12</b> 12.1 12.2 12.3 12.3.1 12.3.2 12.3.3 12.3.4 12.3.5	Watchdog Timers         Block Diagram         Functional Description         Register Access Timing         Initialization and Configuration         Register Map         Register Descriptions         Analog-to-Digital Converter (ADC)         Block Diagram         Signal Description         Functional Description         Sample Sequencers         Module Control         Hardware Sample Averaging Circuit         Analog-to-Digital Converter         Differential Sampling	<b>579</b> 580 581 581 581 582 <b>604</b> 605 606 608 608 608 608 611 612 615
<b>11</b> 11.1 11.2 11.2.1 11.3 11.4 11.5 <b>12</b> 12.1 12.2 12.3 12.3.1 12.3.2 12.3.3 12.3.4 12.3.5 12.3.6	Watchdog Timers         Block Diagram         Functional Description         Register Access Timing         Initialization and Configuration         Register Map         Register Descriptions         Analog-to-Digital Converter (ADC)         Block Diagram         Signal Description         Functional Description         Sample Sequencers         Module Control         Hardware Sample Averaging Circuit         Analog-to-Digital Converter         Differential Sampling         Internal Temperature Sensor	<b>579</b> 580 581 581 581 582 <b>604</b> 605 606 608 608 608 609 611 612 615 618
<b>11</b> 11.1 11.2 11.2.1 11.3 11.4 11.5 <b>12</b> 12.1 12.2 12.3 12.3.1 12.3.2 12.3.3 12.3.4 12.3.5 12.3.6 12.3.7	Watchdog Timers         Block Diagram         Functional Description         Register Access Timing         Initialization and Configuration         Register Map         Register Descriptions         Analog-to-Digital Converter (ADC)         Block Diagram         Signal Description         Functional Description         Sample Sequencers         Module Control         Hardware Sample Averaging Circuit         Analog-to-Digital Converter         Differential Sampling         Internal Temperature Sensor         Digital Comparator Unit	<b>579</b> 580 581 581 582 <b>604</b> 605 606 608 608 609 611 612 615 618 618
<b>11</b> 11.1 11.2 11.2.1 11.3 11.4 11.5 <b>12</b> 12.1 12.2 12.3 12.3.1 12.3.2 12.3.3 12.3.4 12.3.5 12.3.6 12.3.7 12.4	Watchdog Timers         Block Diagram         Functional Description         Register Access Timing         Initialization and Configuration         Register Map         Register Descriptions         Analog-to-Digital Converter (ADC)         Block Diagram         Signal Description         Functional Description         Sample Sequencers         Module Control         Hardware Sample Averaging Circuit         Analog-to-Digital Converter         Differential Sampling         Internal Temperature Sensor         Digital Comparator Unit         Initialization and Configuration	<b>579</b> 580 581 581 581 582 <b>604</b> 605 606 608 608 608 608 611 612 615 618 618 623
<b>11</b> 11.1 11.2 11.2.1 11.3 11.4 11.5 <b>12</b> 12.1 12.2 12.3 12.3.1 12.3.2 12.3.3 12.3.4 12.3.5 12.3.6 12.3.7 12.4 12.4.1	Watchdog Timers         Block Diagram         Functional Description         Register Access Timing         Initialization and Configuration         Register Map         Register Descriptions         Analog-to-Digital Converter (ADC)         Block Diagram         Signal Description         Functional Description         Sample Sequencers         Module Control         Hardware Sample Averaging Circuit         Analog-to-Digital Converter         Differential Sampling         Internal Temperature Sensor         Digital Comparator Unit         Initialization and Configuration         Module Initialization	<b>579</b> 580 581 581 581 582 <b>604</b> 605 606 608 608 608 608 611 612 615 618 623 623
<b>11</b> 11.1 11.2 11.2.1 11.3 11.4 11.5 <b>12</b> 12.1 12.2 12.3 12.3.1 12.3.2 12.3.3 12.3.4 12.3.5 12.3.6 12.3.7 12.4 12.4.1 12.4.2	Watchdog Timers         Block Diagram         Functional Description         Register Access Timing         Initialization and Configuration         Register Map         Register Descriptions         Analog-to-Digital Converter (ADC)         Block Diagram         Signal Description         Functional Description         Sample Sequencers         Module Control         Hardware Sample Averaging Circuit         Analog-to-Digital Converter         Differential Sampling         Internal Temperature Sensor         Digital Comparator Unit         Initialization and Configuration         Module Initialization         Sample Sequencer Configuration	<b>579</b> 580 581 581 581 582 <b>604</b> 605 606 608 608 608 609 611 612 615 618 623 623 624
<b>11</b> 11.1 11.2 11.2.1 11.3 11.4 11.5 <b>12</b> 12.1 12.2 12.3 12.3.1 12.3.2 12.3.3 12.3.4 12.3.5 12.3.6 12.3.7 12.4 12.4.1	Watchdog Timers         Block Diagram         Functional Description         Register Access Timing         Initialization and Configuration         Register Map         Register Descriptions         Analog-to-Digital Converter (ADC)         Block Diagram         Signal Description         Functional Description         Sample Sequencers         Module Control         Hardware Sample Averaging Circuit         Analog-to-Digital Converter         Differential Sampling         Internal Temperature Sensor         Digital Comparator Unit         Initialization and Configuration         Module Initialization	<b>579</b> 580 581 581 581 582 <b>604</b> 605 606 608 608 608 609 611 612 615 618 623 624 624

13	Universal Asynchronous Receivers/Transmitters (UARTs)	684
13.1	Block Diagram	685
13.2	Signal Description	685
13.3	Functional Description	
13.3.1	Transmit/Receive Logic	
13.3.2	Baud-Rate Generation	
13.3.3	Data Transmission	689
13.3.4	Serial IR (SIR)	689
13.3.5	ISO 7816 Support	
13.3.6	Modem Handshake Support	691
13.3.7	LIN Support	692
13.3.8	FIFO Operation	693
13.3.9	Interrupts	694
13.3.10	Loopback Operation	695
13.3.11	DMA Operation	
13.4	Initialization and Configuration	695
13.5	Register Map	
13.6	Register Descriptions	698
14	Synchronous Serial Interface (SSI)	748
14.1	Block Diagram	
14.2	Signal Description	
14.3	Functional Description	750
14.3.1	Bit Rate Generation	751
14.3.2	FIFO Operation	751
14.3.3	Interrupts	751
14.3.4	Frame Formats	752
14.3.5	DMA Operation	759
14.4	Initialization and Configuration	760
14.5	Register Map	761
14.6	Register Descriptions	762
15	Inter-Integrated Circuit (I <sup>2</sup> C) Interface	790
15.1	Block Diagram	
15.2		
	Signal Description	791
15.3	Signal Description	
15.3 15.3.1	Functional Description	792
15.3.1	Functional Description I <sup>2</sup> C Bus Functional Overview	792 792
15.3.1 15.3.2	Functional Description I <sup>2</sup> C Bus Functional Overview Available Speed Modes	792 792 794
15.3.1 15.3.2 15.3.3	Functional Description I <sup>2</sup> C Bus Functional Overview Available Speed Modes Interrupts	792 792 794 795
15.3.1 15.3.2 15.3.3 15.3.4	Functional Description I <sup>2</sup> C Bus Functional Overview Available Speed Modes Interrupts Loopback Operation	792 792 794 795 796
15.3.1 15.3.2 15.3.3 15.3.4 15.3.5	Functional Description	792 792 794 795 796 797
15.3.1 15.3.2 15.3.3 15.3.4 15.3.5 15.4	Functional Description I <sup>2</sup> C Bus Functional Overview Available Speed Modes Interrupts Loopback Operation Command Sequence Flow Charts Initialization and Configuration	792 792 794 795 796 797 804
15.3.1 15.3.2 15.3.3 15.3.4 15.3.5 15.4 15.5	Functional Description I <sup>2</sup> C Bus Functional Overview Available Speed Modes Interrupts Loopback Operation Command Sequence Flow Charts Initialization and Configuration Register Map	792 792 794 795 796 797 804 805
15.3.1 15.3.2 15.3.3 15.3.4 15.3.5 15.4 15.5 15.6	Functional Description I <sup>2</sup> C Bus Functional Overview Available Speed Modes Interrupts Loopback Operation Command Sequence Flow Charts Initialization and Configuration Register Map Register Descriptions (I <sup>2</sup> C Master)	792 794 795 796 797 804 805 806
15.3.1 15.3.2 15.3.3 15.3.4 15.3.5 15.4 15.5 15.6 15.6 15.7	Functional Description I <sup>2</sup> C Bus Functional Overview Available Speed Modes Interrupts Loopback Operation Command Sequence Flow Charts Initialization and Configuration Register Map Register Descriptions (I <sup>2</sup> C Master) Register Descriptions (I <sup>2</sup> C Slave)	792 794 795 796 797 804 805 806 819
15.3.1 15.3.2 15.3.3 15.3.4 15.3.5 15.4 15.5 15.6 15.7 <b>16</b>	Functional Description I <sup>2</sup> C Bus Functional Overview Available Speed Modes Interrupts Loopback Operation Command Sequence Flow Charts Initialization and Configuration Register Map Register Descriptions (I <sup>2</sup> C Master) Register Descriptions (I <sup>2</sup> C Slave) Inter-Integrated Circuit Sound (I <sup>2</sup> S) Interface	792 794 795 796 797 804 805 806 819 <b>828</b>
15.3.1 15.3.2 15.3.3 15.3.4 15.3.5 15.4 15.5 15.6 15.7 <b>16</b> 16.1	Functional Description I <sup>2</sup> C Bus Functional Overview Available Speed Modes Interrupts Loopback Operation Command Sequence Flow Charts Initialization and Configuration Register Map Register Descriptions (I <sup>2</sup> C Master) Register Descriptions (I <sup>2</sup> C Slave) Inter-Integrated Circuit Sound (I <sup>2</sup> S) Interface Block Diagram	792 794 795 796 797 804 805 806 819 <b>828</b> 829
15.3.1 15.3.2 15.3.3 15.3.4 15.3.5 15.4 15.5 15.6 15.7 <b>16</b>	Functional Description I <sup>2</sup> C Bus Functional Overview Available Speed Modes Interrupts Loopback Operation Command Sequence Flow Charts Initialization and Configuration Register Map Register Descriptions (I <sup>2</sup> C Master) Register Descriptions (I <sup>2</sup> C Slave) Inter-Integrated Circuit Sound (I <sup>2</sup> S) Interface	792 794 795 796 797 804 805 806 819 <b>828</b> 829 829

16.3.2	Transmit	832
	Receive	836
16.4	Initialization and Configuration	838
16.5	Register Map	
16.6	Register Descriptions	840
17	Controller Area Network (CAN) Module	865
17.1	Block Diagram	
17.2	Signal Description	866
17.3	Functional Description	867
17.3.1	Initialization	868
17.3.2	Operation	869
17.3.3	Transmitting Message Objects	870
17.3.4	Configuring a Transmit Message Object	870
17.3.5	Updating a Transmit Message Object	871
17.3.6	Accepting Received Message Objects	872
17.3.7	Receiving a Data Frame	872
17.3.8	Receiving a Remote Frame	872
17.3.9	Receive/Transmit Priority	873
17.3.10	Configuring a Receive Message Object	873
17.3.11	Handling of Received Message Objects	874
17.3.12	Handling of Interrupts	876
17.3.13	Test Mode	877
17.3.14	Bit Timing Configuration Error Considerations	879
17.3.15	Bit Time and Bit Rate	879
17.3.16	Calculating the Bit Timing Parameters	881
17.4	Register Map	884
17.5	CAN Register Descriptions	
18	Ethernet Controller	916
18.1	Block Diagram	917
18.2	Signal Description	918
18.3	Functional Description	
18.3 18.3.1	Functional Description         MAC Operation	919
	•	919 919
18.3.1	MAC Operation	919 919 922
18.3.1 18.3.2	MAC Operation	919 919 922 922
18.3.1 18.3.2 18.3.3	MAC Operation Internal MII Operation PHY Operation Interrupts	919 919 922 922 925
18.3.1 18.3.2 18.3.3 18.3.4	MAC Operation Internal MII Operation PHY Operation Interrupts	919 919 922 922 925 925
18.3.1 18.3.2 18.3.3 18.3.4 18.3.5	MAC Operation	919 919 922 922 925 925 925
18.3.1 18.3.2 18.3.3 18.3.4 18.3.5 18.4	MAC Operation Internal MII Operation PHY Operation Interrupts DMA Operation Initialization and Configuration	919 919 922 922 925 925 926 926
18.3.1 18.3.2 18.3.3 18.3.4 18.3.5 18.4 18.4.1	MAC Operation	919 919 922 922 925 925 926 926 927
18.3.1 18.3.2 18.3.3 18.3.4 18.3.5 18.4 18.4.1 18.4.2	MAC Operation Internal MII Operation PHY Operation Interrupts DMA Operation Initialization and Configuration Hardware Configuration Software Configuration	919 919 922 922 925 925 926 926 927 927
18.3.1 18.3.2 18.3.3 18.3.4 18.3.5 18.4 18.4.1 18.4.2 18.5	MAC Operation Internal MII Operation PHY Operation Interrupts DMA Operation Initialization and Configuration Hardware Configuration Software Configuration Register Map	919 919 922 925 925 926 926 927 927 929
18.3.1 18.3.2 18.3.3 18.3.4 18.3.5 18.4 18.4.1 18.4.2 18.5 18.6	MAC Operation Internal MII Operation PHY Operation Interrupts DMA Operation Initialization and Configuration Hardware Configuration Software Configuration Register Map Ethernet MAC Register Descriptions	919 919 922 925 925 926 926 926 927 927 929 954
18.3.1 18.3.2 18.3.3 18.3.4 18.3.5 18.4 18.4.1 18.4.2 18.5 18.6 18.7	MAC Operation Internal MII Operation PHY Operation Interrupts DMA Operation Initialization and Configuration Hardware Configuration Software Configuration Register Map Ethernet MAC Register Descriptions MII Management Register Descriptions	919 919 922 925 925 926 926 927 927 927 929 954 <b>975</b>
18.3.1 18.3.2 18.3.3 18.3.4 18.3.5 18.4 18.4.1 18.4.2 18.5 18.6 18.7 <b>19</b>	MAC Operation Internal MII Operation PHY Operation Interrupts DMA Operation Initialization and Configuration Hardware Configuration Software Configuration Register Map Ethernet MAC Register Descriptions MII Management Register Descriptions Universal Serial Bus (USB) Controller	919 922 922 925 925 926 926 927 927 927 929 954 <b>975</b> 976
18.3.1 18.3.2 18.3.3 18.3.4 18.3.5 18.4 18.4.1 18.4.2 18.5 18.6 18.7 <b>19</b> 19.1	MAC Operation Internal MII Operation PHY Operation Interrupts DMA Operation Initialization and Configuration Hardware Configuration Software Configuration Register Map Ethernet MAC Register Descriptions MII Management Register Descriptions Universal Serial Bus (USB) Controller Block Diagram	919 919 922 925 925 926 926 927 927 927 927 929 954 <b>975</b> 976
18.3.1 18.3.2 18.3.3 18.3.4 18.3.5 18.4 18.4.1 18.4.2 18.5 18.6 18.7 <b>19</b> 19.1 19.2	MAC Operation	919 922 922 925 925 926 926 927 927 927 929 954 <b>975</b> 976 976 978
18.3.1 18.3.2 18.3.3 18.3.4 18.3.5 18.4 18.4.1 18.4.2 18.5 18.6 18.7 <b>19</b> 19.1 19.2 19.3	MAC Operation Internal MII Operation PHY Operation Interrupts DMA Operation Initialization and Configuration Hardware Configuration Software Configuration Register Map Ethernet MAC Register Descriptions MII Management Register Descriptions <b>Universal Serial Bus (USB) Controller</b> Block Diagram Signal Description Functional Description Operation as a Device	919 922 922 925 925 926 926 927 927 929 954 <b>975</b> 976 976 978 978

989
d Configuration
on
guration
ptions 1002
barators
ion
cription
nce Programming
d Configuration
1119
ptions
Modulator (PWM)
ion
cription
tors
enerator
nerator
rigger Selector
n Methods
s 1137
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s

24.2.2	Signals by Signal Name	1280
24.2.3	Signals by Function, Except for GPIO	1291
24.2.4	GPIO Pins and Alternate Functions	1300
24.2.5	Possible Pin Assignments for Alternate Functions	1303
24.3	Connections for Unused Signals	1306
25	Operating Characteristics	1308
26	Electrical Characteristics	1309
26.1	Maximum Ratings	
26.2	Recommended Operating Conditions	1309
26.3	Load Conditions	
26.4	JTAG and Boundary Scan	1310
26.5	Power and Brown-Out	1312
26.6	Reset	
26.7	On-Chip Low Drop-Out (LDO) Regulator	
26.8	Clocks	
26.8.1	PLL Specifications	
26.8.2	PIOSC Specifications	
26.8.3	Internal 30-kHz Oscillator Specifications	
26.8.4	Main Oscillator Specifications	
26.8.5	System Clock Specification with ADC Operation	
26.8.6	System Clock Specification with USB Operation	
26.9	Sleep Modes	
26.10	Flash Memory	
26.11	Input/Output Characteristics	
26.12	External Peripheral Interface (EPI)	
26.13	Analog-to-Digital Converter (ADC)	
26.14	Synchronous Serial Interface (SSI)	
26.15	Inter-Integrated Circuit (I <sup>2</sup> C) Interface	
26.16	Inter-Integrated Circuit Sound (I <sup>2</sup> S) Interface	
26.17	Ethernet Controller	
26.18	Universal Serial Bus (USB) Controller	
26.19	Analog Comparator	
26.20	Current Consumption	
	Nominal Power Consumption	
-	Maximum Current Consumption	
Α	Register Quick Reference	
В	Ordering and Contact Information	
B.1	Ordering Information	
B.2	Part Markings	
B.3	Kits	
B.4	Support Information	
С	Package Information	
C.1	100-Pin LQFP Package	
C.1.1	Package Dimensions	
C.1.2	Tray Dimensions	
C.1.3	Tape and Reel Dimensions	
C.2	108-Ball BGA Package	1396

C.2.1	Package Dimensions	1396
C.2.2	Tray Dimensions	1398
C.2.3	Tape and Reel Dimensions	1399

# List of Figures

Figure 1-1.	Stellaris LM3S9B92 Microcontroller High-Level Block Diagram	57
Figure 2-1.	CPU Block Diagram	81
Figure 2-2.	TPIU Block Diagram	82
Figure 2-3.	Cortex-M3 Register Set	84
Figure 2-4.	Bit-Band Mapping	105
Figure 2-5.	Data Storage	106
Figure 2-6.	Vector Table	112
Figure 2-7.	Exception Stack Frame	114
Figure 3-1.	SRD Use Example	128
Figure 4-1.	JTAG Module Block Diagram	189
Figure 4-2.	Test Access Port State Machine	192
Figure 4-3.	IDCODE Register Format	198
Figure 4-4.	BYPASS Register Format	199
Figure 4-5.	Boundary Scan Register Format	199
Figure 5-1.	Basic RST Configuration	203
Figure 5-2.	External Circuitry to Extend Power-On Reset	203
Figure 5-3.	Reset Circuit Controlled by Switch	204
Figure 5-4.	Power Architecture	207
Figure 5-5.	Main Clock Tree	209
Figure 6-1.	Internal Memory Block Diagram	308
Figure 7-1.	µDMA Block Diagram	346
Figure 7-2.	Example of Ping-Pong µDMA Transaction	353
Figure 7-3.	Memory Scatter-Gather, Setup and Configuration	355
Figure 7-4.	Memory Scatter-Gather, µDMA Copy Sequence	356
Figure 7-5.	Peripheral Scatter-Gather, Setup and Configuration	358
Figure 7-6.	Peripheral Scatter-Gather, µDMA Copy Sequence	359
Figure 8-1.	Digital I/O Pads	409
Figure 8-2.	Analog/Digital I/O Pads	410
Figure 8-3.	GPIODATA Write Example	411
Figure 8-4.	GPIODATA Read Example	411
Figure 9-1.	EPI Block Diagram	461
Figure 9-2.	SDRAM Non-Blocking Read Cycle	469
Figure 9-3.	SDRAM Normal Read Cycle	469
Figure 9-4.	SDRAM Write Cycle	470
Figure 9-5.	Example Schematic for Muxed Host-Bus 16 Mode	476
Figure 9-6.	Host-Bus Read Cycle, MODE = 0x1, WRHIGH = 0, RDHIGH = 0	478
Figure 9-7.	Host-Bus Write Cycle, MODE = 0x1, WRHIGH = 0, RDHIGH = 0	479
Figure 9-8.	Host-Bus Write Cycle with Multiplexed Address and Data, MODE = 0x0, WRHIGH = 0, RDHIGH = 0	479
Figure 9-9.	Host-Bus Write Cycle with Multiplexed Address and Data and ALE with Dual CSn	480
Figure 9-10.	Continuous Read Mode Accesses	
Figure 9-11.	Write Followed by Read to External FIFO	
Figure 9-12.	Two-Entry FIFO	
Figure 9-13.	Single-Cycle Write Access, FRM50=0, FRMCNT=0, WRCYC=0	
0.11		

Figure 9-14.	Two-Cycle Read, Write Accesses, FRM50=0, FRMCNT=0, RDCYC=1, WRCYC=1	485
Figure 9-15.	Read Accesses, FRM50=0, FRMCNT=0, RDCYC=1	486
Figure 9-16.	FRAME Signal Operation, FRM50=0 and FRMCNT=0	486
Figure 9-17.	FRAME Signal Operation, FRM50=0 and FRMCNT=1	486
Figure 9-18.	FRAME Signal Operation, FRM50=0 and FRMCNT=2	
Figure 9-19.	FRAME Signal Operation, FRM50=1 and FRMCNT=0	
Figure 9-20.	FRAME Signal Operation, FRM50=1 and FRMCNT=1	487
Figure 9-21.	FRAME Signal Operation, FRM50=1 and FRMCNT=2	487
Figure 9-22.	iRDY Signal Operation, FRM50=0, FRMCNT=0, and RD2CYC=1	488
Figure 9-23.	EPI Clock Operation, CLKGATE=1, WR2CYC=0	
Figure 9-24.	EPI Clock Operation, CLKGATE=1, WR2CYC=1	489
Figure 10-1.	GPTM Module Block Diagram	533
Figure 10-2.	Timer Daisy Chain	539
Figure 10-3.	Input Edge-Count Mode Example	541
Figure 10-4.	16-Bit Input Edge-Time Mode Example	542
Figure 10-5.	16-Bit PWM Mode Example	543
Figure 11-1.	WDT Module Block Diagram	580
Figure 12-1.	Implementation of Two ADC Blocks	605
Figure 12-2.	ADC Module Block Diagram	606
Figure 12-3.	ADC Sample Phases	
Figure 12-4.	Doubling the ADC Sample Rate	611
Figure 12-5.	Skewed Sampling	611
Figure 12-6.	Sample Averaging Example	
Figure 12-7.	ADC Input Equivalency Diagram	613
Figure 12-8.	Internal Voltage Conversion Result	614
Figure 12-9.	External Voltage Conversion Result	
	Differential Sampling Range, V <sub>IN_ODD</sub> = 1.5 V	
Figure 12-11.	Differential Sampling Range, V <sub>IN_ODD</sub> = 0.75 V	617
Figure 12-12.	Differential Sampling Range, V <sub>IN_ODD</sub> = 2.25 V	617
	Internal Temperature Sensor Characteristic	
Figure 12-14.	Low-Band Operation (CIC=0x0 and/or CTC=0x0)	621
Figure 12-15.	Mid-Band Operation (CIC=0x1 and/or CTC=0x1)	622
Figure 12-16.	High-Band Operation (CIC=0x3 and/or CTC=0x3)	623
Figure 13-1.	UART Module Block Diagram	685
Figure 13-2.	UART Character Frame	688
Figure 13-3.	IrDA Data Modulation	690
Figure 13-4.	LIN Message	692
Figure 13-5.	LIN Synchronization Field	
Figure 14-1.	SSI Module Block Diagram	
Figure 14-2.	TI Synchronous Serial Frame Format (Single Transfer)	753
Figure 14-3.	TI Synchronous Serial Frame Format (Continuous Transfer)	
Figure 14-4.	Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0	
Figure 14-5.	Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0	
Figure 14-6.	Freescale SPI Frame Format with SPO=0 and SPH=1	
Figure 14-7.	Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0	
Figure 14-8.	Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0	
Figure 14-9.	Freescale SPI Frame Format with SPO=1 and SPH=1	757

Figure 14-10.	MICROWIRE Frame Format (Single Frame)	758
-	MICROWIRE Frame Format (Continuous Transfer)	
Figure 14-12.	MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements	759
Figure 15-1.	I <sup>2</sup> C Block Diagram	791
Figure 15-2.	I <sup>2</sup> C Bus Configuration	792
Figure 15-3.	START and STOP Conditions	
Figure 15-4.	Complete Data Transfer with a 7-Bit Address	793
Figure 15-5.	R/S Bit in First Byte	
Figure 15-6.	Data Validity During Bit Transfer on the I <sup>2</sup> C Bus	794
Figure 15-7.	Master Single TRANSMIT	
Figure 15-8.	Master Single RECEIVE	
Figure 15-9.	Master TRANSMIT with Repeated START	
-	Master RECEIVE with Repeated START	
-	Master RECEIVE with Repeated START after TRANSMIT with Repeated	
<b>E</b> : <b>4E</b> 40		802
Figure 15-12.	Master TRANSMIT with Repeated START after RECEIVE with Repeated START	803
Figure 15-13.	Slave Command Sequence	
Figure 16-1.	I <sup>2</sup> S Block Diagram	
Figure 16-2.	I <sup>2</sup> S Data Transfer	
Figure 16-3.	Left-Justified Data Transfer	
Figure 16-4.	Right-Justified Data Transfer	
Figure 17-1.	CAN Controller Block Diagram	
Figure 17-2.	CAN Data/Remote Frame	
Figure 17-3.	Message Objects in a FIFO Buffer	
Figure 17-4.	CAN Bit Time	
Figure 18-1.	Ethernet Controller	
Figure 18-2.	Ethernet Controller Block Diagram	
Figure 18-3.	Ethernet Frame	
Figure 18-4.	Interface to an Ethernet Jack	
Figure 19-1.	USB Module Block Diagram	
Figure 20-1.	Analog Comparator Module Block Diagram	
Figure 20-2.	Structure of Comparator Unit	
Figure 20-3.	Comparator Internal Reference Structure	
Figure 21-1.	PWM Module Diagram	
Figure 21-2.	PWM Generator Block Diagram	
Figure 21-3.	PWM Count-Down Mode	
Figure 21-4.	PWM Count-Up/Down Mode	
Figure 21-5.	PWM Generation Example In Count-Up/Down Mode	
Figure 21-6.	PWM Dead-Band Generator	
Figure 22-1.	QEI Block Diagram	
Figure 22-2.	Quadrature Encoder and Velocity Predivider Operation	1208
Figure 23-1.	100-Pin LQFP Package Pin Diagram	
Figure 23-2.	108-Ball BGA Package Pin Diagram (Top View)	
Figure 26-1.	Load Conditions	
Figure 26-2.	JTAG Test Clock Input Timing	
Figure 26-3.	JTAG Test Access Port (TAP) Timing	1311
Figure 26-4.	Power-On Reset Timing	1312

Figure 26-5.	Brown-Out Reset Timing	. 1312
Figure 26-6.	Power-On Reset and Voltage Parameters	. 1313
Figure 26-7.	External Reset Timing (RST)	. 1313
Figure 26-8.	Software Reset Timing	. 1313
Figure 26-9.	Watchdog Reset Timing	. 1314
Figure 26-10.	MOSC Failure Reset Timing	. 1314
Figure 26-11.	SDRAM Initialization and Load Mode Register Timing	. 1319
Figure 26-12.	SDRAM Read Timing	. 1319
Figure 26-13.	SDRAM Write Timing	. 1320
Figure 26-14.	Host-Bus 8/16 Mode Read Timing	. 1321
Figure 26-15.	Host-Bus 8/16 Mode Write Timing	. 1321
Figure 26-16.	Host-Bus 8/16 Mode Muxed Read Timing	. 1322
Figure 26-17.	Host-Bus 8/16 Mode Muxed Write Timing	. 1322
Figure 26-18.	General-Purpose Mode Read and Write Timing	. 1323
Figure 26-19.	General-Purpose Mode iRDY Timing	. 1323
Figure 26-20.	ADC Input Equivalency Diagram	. 1325
Figure 26-21.	SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing	
	Measurement	
-	SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer	
•	SSI Timing for SPI Frame Format (FRF=00), with SPH=1	
	I <sup>2</sup> C Timing	
Figure 26-25.	I <sup>2</sup> S Master Mode Transmit Timing	. 1328
Figure 26-26.	I <sup>2</sup> S Master Mode Receive Timing	. 1329
Figure 26-27.	I <sup>2</sup> S Slave Mode Transmit Timing	. 1329
Figure 26-28.	I <sup>2</sup> S Slave Mode Receive Timing	. 1329
Figure 26-29.	External XTLP Oscillator Characteristics	. 1332
Figure C-1.	Stellaris LM3S9B92 100-Pin LQFP Package Dimensions	. 1392
Figure C-2.	100-Pin LQFP Tray Dimensions	
Figure C-3.	100-Pin LQFP Tape and Reel Dimensions	. 1395
Figure C-4.	Stellaris LM3S9B92 108-Ball BGA Package Dimensions	
Figure C-5.	108-Ball BGA Tray Dimensions	
Figure C-6.	108-Ball BGA Tape and Reel Dimensions	. 1399

#### **List of Tables**

Table 1.	Revision History	42
Table 2.	Documentation Conventions	54
Table 2-1.	Summary of Processor Mode, Privilege Level, and Stack Use	84
Table 2-2.	Processor Register Map	85
Table 2-3.	PSR Register Combinations	90
Table 2-4.	Memory Map	98
Table 2-5.	Memory Access Behavior	. 101
Table 2-6.	SRAM Memory Bit-Banding Regions	. 103
Table 2-7.	Peripheral Memory Bit-Banding Regions	. 103
Table 2-8.	Exception Types	. 109
Table 2-9.	Interrupts	. 110
Table 2-10.	Exception Return Behavior	. 115
Table 2-11.	Faults	. 116
Table 2-12.	Fault Status and Fault Address Registers	. 117
Table 2-13.	Cortex-M3 Instruction Summary	. 119
Table 3-1.	Core Peripheral Register Regions	. 122
Table 3-2.	Memory Attributes Summary	. 125
Table 3-3.	TEX, S, C, and B Bit Field Encoding	. 128
Table 3-4.	Cache Policy for Memory Attribute Encoding	. 129
Table 3-5.	AP Bit Field Encoding	. 129
Table 3-6.	Memory Region Attributes for Stellaris Microcontrollers	. 129
Table 3-7.	Peripherals Register Map	
Table 3-8.	Interrupt Priority Levels	. 157
Table 3-9.	Example SIZE Field Values	. 185
Table 4-1.	JTAG_SWD_SWO Signals (100LQFP)	. 189
Table 4-2.	JTAG_SWD_SWO Signals (108BGA)	. 190
Table 4-3.	JTAG Port Pins State after Power-On Reset or RST assertion	. 191
Table 4-4.	JTAG Instruction Register Commands	. 196
Table 5-1.	System Control & Clocks Signals (100LQFP)	. 200
Table 5-2.	System Control & Clocks Signals (108BGA)	. 200
Table 5-3.	Reset Sources	. 201
Table 5-4.	Clock Source Options	. 208
Table 5-5.	Possible System Clock Frequencies Using the SYSDIV Field	. 210
Table 5-6.	Examples of Possible System Clock Frequencies Using the SYSDIV2 Field	. 210
Table 5-7.	Examples of Possible System Clock Frequencies with DIV400=1	. 211
Table 5-8.	System Control Register Map	. 215
Table 5-9.	RCC2 Fields that Override RCC Fields	. 237
Table 6-1.	Flash Memory Protection Policy Combinations	. 312
Table 6-2.	User-Programmable Flash Memory Resident Registers	. 316
Table 6-3.	Flash Register Map	. 316
Table 7-1.	µDMA Channel Assignments	. 347
Table 7-2.	Request Type Support	. 349
Table 7-3.	Control Structure Memory Map	
Table 7-4.	Channel Control Structure	
Table 7-5.	µDMA Read Example: 8-Bit Peripheral	. 360
Table 7-6.	µDMA Interrupt Assignments	. 361

Table 7-7.	Channel Control Structure Offsets for Channel 30	362
Table 7-8.	Channel Control Word Configuration for Memory Transfer Example	362
Table 7-9.	Channel Control Structure Offsets for Channel 7	363
Table 7-10.	Channel Control Word Configuration for Peripheral Transmit Example	364
Table 7-11.	Primary and Alternate Channel Control Structure Offsets for Channel 8	365
Table 7-12.	Channel Control Word Configuration for Peripheral Ping-Pong Receive	
	Example	366
Table 7-13.	µDMA Register Map	367
Table 8-1.	GPIO Pins With Non-Zero Reset Values	405
Table 8-2.	GPIO Pins and Alternate Functions (100LQFP)	405
Table 8-3.	GPIO Pins and Alternate Functions (108BGA)	407
Table 8-4.	GPIO Pad Configuration Examples	
Table 8-5.	GPIO Interrupt Configuration Example	
Table 8-6.	GPIO Pins With Non-Zero Reset Values	
Table 8-7.	GPIO Register Map	
Table 8-8.	GPIO Pins With Non-Zero Reset Values	
Table 8-9.	GPIO Pins With Non-Zero Reset Values	
Table 8-10.	GPIO Pins With Non-Zero Reset Values	
Table 8-11.	GPIO Pins With Non-Zero Reset Values	
Table 8-12.	GPIO Pins With Non-Zero Reset Values	
Table 9-1.	External Peripheral Interface Signals (100LQFP)	
Table 9-2.	External Peripheral Interface Signals (108BGA)	
Table 9-3.	EPI SDRAM Signal Connections	
Table 9-4.	Capabilities of Host Bus 8 and Host Bus 16 Modes	
Table 9-5.	EPI Host-Bus 8 Signal Connections	
Table 9-6.	EPI Host-Bus 16 Signal Connections	
Table 9-7.	EPI General Purpose Signal Connections	
Table 9-8.	External Peripheral Interface (EPI) Register Map	
Table 10-1.	Available CCP Pins	
Table 10-2.	General-Purpose Timers Signals (100LQFP)	
Table 10-3.	General-Purpose Timers Signals (108BGA)	
Table 10-4.	General-Purpose Timer Capabilities	
Table 10-5.	Counter Values When the Timer is Enabled in Periodic or One-Shot Modes	
Table 10-6.	16-Bit Timer With Prescaler Configurations	
Table 10-7.	Counter Values When the Timer is Enabled in RTC Mode	
Table 10-8.	Counter Values When the Timer is Enabled in Input Edge-Count Mode	
Table 10-9.	Counter Values When the Timer is Enabled in Input Event-Count Mode	
Table 10-10.	Counter Values When the Timer is Enabled in PWM Mode	
Table 10-11.	Timers Register Map	
Table 11-1.	Watchdog Timers Register Map	
Table 12-1.	ADC Signals (100LQFP)	
Table 12-1.	ADC Signals (108BGA)	
Table 12-2.	Samples and FIFO Depth of Sequencers	
Table 12-3.	Differential Sampling Pairs	
Table 12-4.	ADC Register Map	
Table 12-5.	UART Signals (100LQFP)	
Table 13-1.	UART Signals (108BGA)	
Table 13-2.	Flow Control Mode	
Ianie 13-3.		092

Table 13-4.	UART Register Map	607
Table 13-4.	SSI Signals (100LQFP)	
Table 14-1.	SSI Signals (108BGA)	
Table 14-3.	SSI Register Map	
Table 14-3.	I2C Signals (100LQFP)	
Table 15-1.	I2C Signals (108BGA)	
Table 15-2.	Examples of I <sup>2</sup> C Master Timer Period versus Speed Mode	
Table 15-3. Table 15-4.	Inter-Integrated Circuit (I <sup>2</sup> C) Interface Register Map	
Table 15-5.	Write Field Decoding for I2CMCS[3:0] Field	
Table 16-1.	I2S Signals (100LQFP)	
Table 16-2.	I2S Signals (108BGA)	
Table 16-3.	I <sup>2</sup> S Transmit FIFO Interface	
Table 16-4.	Crystal Frequency (Values from 3.5795 MHz to 5 MHz)	
Table 16-5.	Crystal Frequency (Values from 5.12 MHz to 8.192 MHz)	
Table 16-6.	Crystal Frequency (Values from 10 MHz to 14.3181 MHz)	
Table 16-7.	Crystal Frequency (Values from 16 MHz to 16.384 MHz)	
Table 16-8.	I <sup>2</sup> S Receive FIFO Interface	
Table 16-9.	Audio Formats Configuration	
Table 16-10.	Inter-Integrated Circuit Sound (I <sup>2</sup> S) Interface Register Map	
Table 17-1.	Controller Area Network Signals (100LQFP)	
Table 17-2.	Controller Area Network Signals (108BGA)	
Table 17-3.	Message Object Configurations	
Table 17-4.	CAN Protocol Ranges	
Table 17-5.	CANBIT Register Values	
Table 17-6.	CAN Register Map	
Table 18-1.	Ethernet Signals (100LQFP)	
Table 18-2.	Ethernet Signals (108BGA)	
Table 18-3.	TX & RX FIFO Organization	
Table 18-4.	Ethernet Register Map	
Table 19-1.	USB Signals (100LQFP)	. 977
Table 19-2.	USB Signals (108BGA)	
Table 19-3.	Remainder (MAXLOAD/4)	
Table 19-4.	Actual Bytes Read	. 989
Table 19-5.	Packet Sizes That Clear RXRDY	. 990
Table 19-6.	Universal Serial Bus (USB) Controller Register Map	. 991
Table 20-1.	Analog Comparators Signals (100LQFP)	1115
Table 20-2.	Analog Comparators Signals (108BGA)	
Table 20-3.	Internal Reference Voltage and ACREFCTL Field Values	1118
Table 20-4.	Analog Comparators Register Map	
Table 21-1.	PWM Signals (100LQFP)	1131
Table 21-2.	PWM Signals (108BGA)	1132
Table 21-3.	PWM Register Map	1139
Table 22-1.	QEI Signals (100LQFP)	1206
Table 22-2.	QEI Signals (108BGA)	1207
Table 22-3.	QEI Register Map	
Table 24-1.	GPIO Pins With Default Alternate Functions	1230
Table 24-2.	Signals by Pin Number	1231
Table 24-3.	Signals by Signal Name	

Table 24-4.	Signals by Function, Except for GPIO	. 1253
Table 24-5.	GPIO Pins and Alternate Functions	. 1262
Table 24-6.	Possible Pin Assignments for Alternate Functions	. 1265
Table 24-7.	Signals by Pin Number	. 1268
Table 24-8.	Signals by Signal Name	1280
Table 24-9.	Signals by Function, Except for GPIO	. 1291
Table 24-10.	GPIO Pins and Alternate Functions	. 1300
Table 24-11.	Possible Pin Assignments for Alternate Functions	. 1303
Table 24-12.	Connections for Unused Signals (100-Pin LQFP)	. 1306
Table 24-13.	Connections for Unused Signals (108-Ball BGA)	. 1307
Table 25-1.	Temperature Characteristics	1308
Table 25-2.	Thermal Characteristics	
Table 25-3.	ESD Absolute Maximum Ratings	. 1308
Table 26-1.	Maximum Ratings	1309
Table 26-2.	Recommended DC Operating Conditions	. 1309
Table 26-3.	JTAG Characteristics	1310
Table 26-4.	Power Characteristics	1312
Table 26-5.	Reset Characteristics	
Table 26-6.	LDO Regulator Characteristics	
Table 26-7.	Phase Locked Loop (PLL) Characteristics	. 1314
Table 26-8.	Actual PLL Frequency	. 1315
Table 26-9.	PIOSC Clock Characteristics	1315
Table 26-10.	30-kHz Clock Characteristics	
Table 26-11.	Main Oscillator Clock Characteristics	
Table 26-12.	Supported MOSC Crystal Frequencies	
Table 26-13.	System Clock Characteristics with ADC Operation	
Table 26-14.	System Clock Characteristics with USB Operation	
Table 26-15.	Sleep Modes AC Characteristics	
Table 26-16.	Flash Memory Characteristics	
Table 26-17.	GPIO Module Characteristics	
Table 26-18.	EPI SDRAM Characteristics	
Table 26-19.	EPI SDRAM Interface Characteristics	
Table 26-20.	EPI Host-Bus 8 and Host-Bus 16 Interface Characteristics	
Table 26-21.	EPI General-Purpose Interface Characteristics	
Table 26-22.	ADC Characteristics	. 1324
	ADC Module External Reference Characteristics	
Table 26-24.	ADC Module Internal Reference Characteristics	
Table 26-25.	SSI Characteristics	
Table 26-26.	I <sup>2</sup> C Characteristics	
Table 26-27.	I <sup>2</sup> S Master Clock (Receive and Transmit)	
Table 26-28.	I <sup>2</sup> S Slave Clock (Receive and Transmit)	
Table 26-29.	I <sup>2</sup> S Master Mode	
Table 26-30.	I <sup>2</sup> S Slave Mode	
Table 26-31.	Ethernet Controller DC Characteristics	
Table 26-32.	100BASE-TX Transmitter Characteristics	. 1330
Table 26-33.	100BASE-TX Transmitter Characteristics (informative)	. 1330
Table 26-34.	100BASE-TX Receiver Characteristics	. 1330
Table 26-35.	10BASE-T Transmitter Characteristics	1330

Table 26-36.	10BASE-T Transmitter Characteristics (informative)	1330
Table 26-37.	10BASE-T Receiver Characteristics	1331
Table 26-38.	Isolation Transformers	1331
Table 26-39.	Ethernet Reference Crystal	1331
Table 26-40.	External XTLP Oscillator Characteristics	1332
Table 26-41.	USB Controller Characteristics	1332
Table 26-42.	Analog Comparator Characteristics	1332
Table 26-43.	Analog Comparator Voltage Reference Characteristics	1333
Table 26-44.	Nominal Power Consumption	1333
Table 26-45.	Detailed Current Specifications	1334

# List of Registers

The Cortex-	M3 Processor	. 79
Register 1:	Cortex General-Purpose Register 0 (R0)	. 86
Register 2:	Cortex General-Purpose Register 1 (R1)	. 86
Register 3:	Cortex General-Purpose Register 2 (R2)	. 86
Register 4:	Cortex General-Purpose Register 3 (R3)	. 86
Register 5:	Cortex General-Purpose Register 4 (R4)	. 86
Register 6:	Cortex General-Purpose Register 5 (R5)	. 86
Register 7:	Cortex General-Purpose Register 6 (R6)	. 86
Register 8:	Cortex General-Purpose Register 7 (R7)	. 86
Register 9:	Cortex General-Purpose Register 8 (R8)	. 86
Register 10:	Cortex General-Purpose Register 9 (R9)	. 86
Register 11:	Cortex General-Purpose Register 10 (R10)	
Register 12:	Cortex General-Purpose Register 11 (R11)	
Register 13:	Cortex General-Purpose Register 12 (R12)	
Register 14:	Stack Pointer (SP)	. 87
Register 15:	Link Register (LR)	
Register 16:	Program Counter (PC)	
Register 17:	Program Status Register (PSR)	
Register 18:	Priority Mask Register (PRIMASK)	
Register 19:	Fault Mask Register (FAULTMASK)	
Register 20:	Base Priority Mask Register (BASEPRI)	
Register 21:	Control Register (CONTROL)	. 97
Contour MO F		100
	eripherals	
Register 1:	SysTick Control and Status Register (STCTRL), offset 0x010	133
Register 1: Register 2:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014	133 135
Register 1: Register 2: Register 3:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018	133 135 136
Register 1: Register 2: Register 3: Register 4:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-31 Set Enable (EN0), offset 0x100	133 135 136 137
Register 1: Register 2: Register 3: Register 4: Register 5:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-31 Set Enable (EN0), offset 0x100 Interrupt 32-54 Set Enable (EN1), offset 0x104	133 135 136 137 138
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-31 Set Enable (EN0), offset 0x100 Interrupt 32-54 Set Enable (EN1), offset 0x104 Interrupt 0-31 Clear Enable (DIS0), offset 0x180	133 135 136 137 138 139
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-31 Set Enable (EN0), offset 0x100 Interrupt 32-54 Set Enable (EN1), offset 0x104 Interrupt 0-31 Clear Enable (DIS0), offset 0x180 Interrupt 32-54 Clear Enable (DIS1), offset 0x184	133 135 136 137 138 139 140
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-31 Set Enable (EN0), offset 0x100 Interrupt 32-54 Set Enable (EN1), offset 0x104 Interrupt 0-31 Clear Enable (DIS0), offset 0x180 Interrupt 32-54 Clear Enable (DIS1), offset 0x184 Interrupt 0-31 Set Pending (PEND0), offset 0x200	133 135 136 137 138 139 140 141
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-31 Set Enable (EN0), offset 0x100 Interrupt 32-54 Set Enable (EN1), offset 0x104 Interrupt 0-31 Clear Enable (DIS0), offset 0x180 Interrupt 32-54 Clear Enable (DIS1), offset 0x184 Interrupt 0-31 Set Pending (PEND0), offset 0x200 Interrupt 32-54 Set Pending (PEND1), offset 0x204	133 135 136 137 138 139 140 141 142
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-31 Set Enable (EN0), offset 0x100 Interrupt 32-54 Set Enable (EN1), offset 0x104 Interrupt 0-31 Clear Enable (DIS0), offset 0x180 Interrupt 32-54 Clear Enable (DIS1), offset 0x184 Interrupt 0-31 Set Pending (PEND0), offset 0x200 Interrupt 32-54 Set Pending (PEND1), offset 0x204 Interrupt 0-31 Clear Pending (UNPEND0), offset 0x280	133 135 136 137 138 139 140 141 142 143
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-31 Set Enable (EN0), offset 0x100 Interrupt 32-54 Set Enable (EN1), offset 0x104 Interrupt 0-31 Clear Enable (DIS0), offset 0x180 Interrupt 32-54 Clear Enable (DIS1), offset 0x184 Interrupt 0-31 Set Pending (PEND0), offset 0x200 Interrupt 32-54 Set Pending (PEND1), offset 0x204 Interrupt 0-31 Clear Pending (UNPEND0), offset 0x280 Interrupt 32-54 Clear Pending (UNPEND1), offset 0x284	133 135 136 137 138 139 140 141 142 143 144
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 8: Register 9: Register 10: Register 11: Register 12:	SysTick Control and Status Register (STCTRL), offset 0x010	133 135 136 137 138 139 140 141 142 143 144 145
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13:	SysTick Control and Status Register (STCTRL), offset 0x010	133 135 136 137 138 139 140 141 142 143 144 145 146
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14:	SysTick Control and Status Register (STCTRL), offset 0x010	133 135 136 137 138 139 140 141 142 143 144 145 146 147
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 6: Register 7: Register 8: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15:	SysTick Control and Status Register (STCTRL), offset 0x010	133 135 136 137 138 139 140 141 142 143 144 145 146 147 147
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 16:	SysTick Control and Status Register (STCTRL), offset 0x010	133 135 136 137 138 139 140 141 142 143 144 145 146 147 147
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 16: Register 17:	SysTick Control and Status Register (STCTRL), offset 0x010	133 135 136 137 138 139 140 141 142 143 144 145 146 147 147 147
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 15: Register 16: Register 17: Register 18:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-31 Set Enable (EN0), offset 0x100 Interrupt 32-54 Set Enable (EN1), offset 0x104 Interrupt 0-31 Clear Enable (DIS0), offset 0x180 Interrupt 32-54 Clear Enable (DIS1), offset 0x184 Interrupt 0-31 Set Pending (PEND0), offset 0x200 Interrupt 32-54 Set Pending (PEND1), offset 0x204 Interrupt 32-54 Set Pending (PEND1), offset 0x280 Interrupt 0-31 Clear Pending (UNPEND0), offset 0x280 Interrupt 32-54 Clear Pending (UNPEND1), offset 0x284 Interrupt 32-54 Clear Pending (UNPEND1), offset 0x284 Interrupt 0-31 Active Bit (ACTIVE0), offset 0x300 Interrupt 32-54 Active Bit (ACTIVE1), offset 0x304 Interrupt 4-7 Priority (PRI0), offset 0x404 Interrupt 4-7 Priority (PRI1), offset 0x408 Interrupt 12-15 Priority (PRI2), offset 0x402 Interrupt 12-15 Priority (PRI4), offset 0x400 Interrupt 16-19 Priority (PRI4), offset 0x410	133 135 136 137 138 139 140 141 142 143 144 145 146 147 147 147
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 6: Register 7: Register 8: Register 9: Register 10: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 15: Register 16: Register 17: Register 18: Register 19:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-31 Set Enable (EN0), offset 0x100 Interrupt 32-54 Set Enable (EN1), offset 0x104 Interrupt 0-31 Clear Enable (DIS0), offset 0x180 Interrupt 32-54 Clear Enable (DIS1), offset 0x200 Interrupt 32-54 Set Pending (PEND0), offset 0x200 Interrupt 32-54 Set Pending (PEND1), offset 0x204 Interrupt 32-54 Set Pending (PEND1), offset 0x280 Interrupt 32-54 Clear Pending (UNPEND1), offset 0x280 Interrupt 32-54 Clear Pending (UNPEND1), offset 0x280 Interrupt 32-54 Clear Pending (UNPEND1), offset 0x300 Interrupt 32-54 Active Bit (ACTIVE0), offset 0x300 Interrupt 32-54 Active Bit (ACTIVE1), offset 0x304 Interrupt 4-7 Priority (PRI0), offset 0x404 Interrupt 4-7 Priority (PRI1), offset 0x408 Interrupt 8-11 Priority (PRI2), offset 0x408 Interrupt 12-15 Priority (PRI3), offset 0x400 Interrupt 16-19 Priority (PRI4), offset 0x414	133 135 136 137 138 139 140 141 142 143 144 145 146 147 147 147 147
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 10: Register 12: Register 13: Register 14: Register 14: Register 15: Register 16: Register 17: Register 18: Register 19: Register 19:	SysTick Control and Status Register (STCTRL), offset 0x010	133 135 136 137 138 139 140 141 142 143 144 145 146 147 147 147 147 147
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 6: Register 7: Register 8: Register 9: Register 10: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 15: Register 16: Register 17: Register 18: Register 19:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-31 Set Enable (EN0), offset 0x100 Interrupt 32-54 Set Enable (EN1), offset 0x104 Interrupt 0-31 Clear Enable (DIS0), offset 0x180 Interrupt 32-54 Clear Enable (DIS1), offset 0x200 Interrupt 32-54 Set Pending (PEND0), offset 0x200 Interrupt 32-54 Set Pending (PEND1), offset 0x204 Interrupt 32-54 Set Pending (PEND1), offset 0x280 Interrupt 32-54 Clear Pending (UNPEND1), offset 0x280 Interrupt 32-54 Clear Pending (UNPEND1), offset 0x280 Interrupt 32-54 Clear Pending (UNPEND1), offset 0x300 Interrupt 32-54 Active Bit (ACTIVE0), offset 0x300 Interrupt 32-54 Active Bit (ACTIVE1), offset 0x304 Interrupt 4-7 Priority (PRI0), offset 0x404 Interrupt 4-7 Priority (PRI1), offset 0x408 Interrupt 8-11 Priority (PRI2), offset 0x408 Interrupt 12-15 Priority (PRI3), offset 0x400 Interrupt 16-19 Priority (PRI4), offset 0x414	133 135 136 137 138 139 140 141 142 143 144 145 147 147 147 147 147 147

Register 23:	Interrupt 36-39 Priority (PRI9), offset 0x424	147
Register 24:	Interrupt 40-43 Priority (PRI10), offset 0x428	147
Register 25:	Interrupt 44-47 Priority (PRI11), offset 0x42C	147
Register 26:	Interrupt 48-51 Priority (PRI12), offset 0x430	147
Register 27:	Interrupt 52-54 Priority (PRI13), offset 0x434	
Register 28:	Software Trigger Interrupt (SWTRIG), offset 0xF00	
Register 29:	Auxiliary Control (ACTLR), offset 0x008	150
Register 30:	CPU ID Base (CPUID), offset 0xD00	152
Register 31:	Interrupt Control and State (INTCTRL), offset 0xD04	153
Register 32:	Vector Table Offset (VTABLE), offset 0xD08	
Register 33:	Application Interrupt and Reset Control (APINT), offset 0xD0C	157
Register 34:	System Control (SYSCTRL), offset 0xD10	
Register 35:	Configuration and Control (CFGCTRL), offset 0xD14	
Register 36:	System Handler Priority 1 (SYSPRI1), offset 0xD18	
Register 37:	System Handler Priority 2 (SYSPRI2), offset 0xD1C	164
Register 38:	System Handler Priority 3 (SYSPRI3), offset 0xD20	
Register 39:	System Handler Control and State (SYSHNDCTRL), offset 0xD24	166
Register 40:	Configurable Fault Status (FAULTSTAT), offset 0xD28	170
Register 41:	Hard Fault Status (HFAULTSTAT), offset 0xD2C	176
Register 42:	Memory Management Fault Address (MMADDR), offset 0xD34	177
Register 43:	Bus Fault Address (FAULTADDR), offset 0xD38	178
Register 44:	MPU Type (MPUTYPE), offset 0xD90	179
Register 45:	MPU Control (MPUCTRL), offset 0xD94	180
Register 46:	MPU Region Number (MPUNUMBER), offset 0xD98	182
Register 47:	MPU Region Base Address (MPUBASE), offset 0xD9C	183
Register 48:	MPU Region Base Address Alias 1 (MPUBASE1), offset 0xDA4	183
Register 49:	MPU Region Base Address Alias 2 (MPUBASE2), offset 0xDAC	183
Register 50:	MPU Region Base Address Alias 3 (MPUBASE3), offset 0xDB4	183
Register 51:	MPU Region Attribute and Size (MPUATTR), offset 0xDA0	185
Register 52:	MPU Region Attribute and Size Alias 1 (MPUATTR1), offset 0xDA8	185
Register 53:	MPU Region Attribute and Size Alias 2 (MPUATTR2), offset 0xDB0	185
Register 54:	MPU Region Attribute and Size Alias 3 (MPUATTR3), offset 0xDB8	185
System Cor	ntrol	200
Register 1:	Device Identification 0 (DID0), offset 0x000	
Register 2:	Brown-Out Reset Control (PBORCTL), offset 0x030	
Register 3:	Raw Interrupt Status (RIS), offset 0x050	
Register 4:	Interrupt Mask Control (IMC), offset 0x054	
Register 5:	Masked Interrupt Status and Clear (MISC), offset 0x058	
Register 6:	Reset Cause (RESC), offset 0x05C	
Register 7:	Run-Mode Clock Configuration (RCC), offset 0x060	
Register 8:	XTAL to PLL Translation (PLLCFG), offset 0x064	
Register 9:	GPIO High-Performance Bus Control (GPIOHBCTL), offset 0x06C	
Register 10:	Run-Mode Clock Configuration 2 (RCC2), offset 0x070	
Register 11:	Main Oscillator Control (MOSCCTL), offset 0x07C	
Register 12:	Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144	
Register 13:	Precision Internal Oscillator Calibration (PIOSCCAL), offset 0x150	
Register 14:	I <sup>2</sup> S MCLK Configuration (I2SMCLKCFG), offset 0x170	
Register 15:	Device Identification 1 (DID1), offset 0x004	

Register 16:	Device Capabilities 0 (DC0), offset 0x008	248
Register 17:	Device Capabilities 1 (DC1), offset 0x010	249
Register 18:	Device Capabilities 2 (DC2), offset 0x014	252
Register 19:	Device Capabilities 3 (DC3), offset 0x018	254
Register 20:	Device Capabilities 4 (DC4), offset 0x01C	257
Register 21:	Device Capabilities 5 (DC5), offset 0x020	259
Register 22:	Device Capabilities 6 (DC6), offset 0x024	261
Register 23:	Device Capabilities 7 (DC7), offset 0x028	
Register 24:	Device Capabilities 8 ADC Channels (DC8), offset 0x02C	266
Register 25:	Device Capabilities 9 ADC Digital Comparators (DC9), offset 0x190	269
Register 26:	Non-Volatile Memory Information (NVMSTAT), offset 0x1A0	271
Register 27:	Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100	272
Register 28:	Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110	275
Register 29:	Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120	278
Register 30:	Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104	280
Register 31:	Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114	284
Register 32:	Deep-Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124	288
Register 33:	Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108	292
Register 34:	Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118	295
Register 35:	Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128	298
Register 36:	Software Reset Control 0 (SRCR0), offset 0x040	301
Register 37:	Software Reset Control 1 (SRCR1), offset 0x044	303
Register 38:	Software Reset Control 2 (SRCR2), offset 0x048	306
Internal Mei	nory	308
Register 1:	Flash Memory Address (FMA), offset 0x000	
Register 2:	Flash Memory Data (FMD), offset 0x004	
Register 3:	Flash Memory Control (FMC), offset 0x008	
Register 4:	Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C	
Register 5:	Flash Controller Interrupt Mask (FCIM), offset 0x010	
Register 6:	Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014	
Register 7:	Flash Memory Control 2 (FMC2), offset 0x020	
Register 8:	Flash Write Buffer Valid (FWBVAL), offset 0x030	
Register 9:	Flash Control (FCTL), offset 0x0F8	
Register 10:	Flash Write Buffer n (FWBn), offset 0x100 - 0x17C	329
Register 11:	ROM Control (RMCTL), offset 0x0F0	330
Register 12:	Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200	
Register 13:	Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400	
Register 14:	Boot Configuration (BOOTCFG), offset 0x1D0	
Register 15:	User Register 0 (USER_REG0), offset 0x1E0	335
Register 16:	User Register 1 (USER_REG1), offset 0x1E4	336
Register 17:	User Register 2 (USER_REG2), offset 0x1E8	
Register 18:	User Register 3 (USER_REG3), offset 0x1EC	
Register 19:	Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204	
Register 20:	Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208	
Register 21:	Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C	
Register 22:	Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404	
Register 23:	Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408	
Register 24:	Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C	
-		

Micro Direct	t Memory Access (µDMA)	345
Register 1:	DMA Channel Source Address End Pointer (DMASRCENDP), offset 0x000	369
Register 2:	DMA Channel Destination Address End Pointer (DMADSTENDP), offset 0x004	370
Register 3:	DMA Channel Control Word (DMACHCTL), offset 0x008	371
Register 4:	DMA Status (DMASTAT), offset 0x000	376
Register 5:	DMA Configuration (DMACFG), offset 0x004	378
Register 6:	DMA Channel Control Base Pointer (DMACTLBASE), offset 0x008	379
Register 7:	DMA Alternate Channel Control Base Pointer (DMAALTBASE), offset 0x00C	380
Register 8:	DMA Channel Wait-on-Request Status (DMAWAITSTAT), offset 0x010	381
Register 9:	DMA Channel Software Request (DMASWREQ), offset 0x014	382
Register 10:	DMA Channel Useburst Set (DMAUSEBURSTSET), offset 0x018	383
Register 11:	DMA Channel Useburst Clear (DMAUSEBURSTCLR), offset 0x01C	384
Register 12:	DMA Channel Request Mask Set (DMAREQMASKSET), offset 0x020	385
Register 13:	DMA Channel Request Mask Clear (DMAREQMASKCLR), offset 0x024	386
Register 14:	DMA Channel Enable Set (DMAENASET), offset 0x028	387
Register 15:	DMA Channel Enable Clear (DMAENACLR), offset 0x02C	388
Register 16:	DMA Channel Primary Alternate Set (DMAALTSET), offset 0x030	
Register 17:	DMA Channel Primary Alternate Clear (DMAALTCLR), offset 0x034	
Register 18:	DMA Channel Priority Set (DMAPRIOSET), offset 0x038	
Register 19:	DMA Channel Priority Clear (DMAPRIOCLR), offset 0x03C	
Register 20:	DMA Bus Error Clear (DMAERRCLR), offset 0x04C	
Register 21:	DMA Channel Assignment (DMACHASGN), offset 0x500	
Register 22:	DMA Peripheral Identification 0 (DMAPeriphID0), offset 0xFE0	
Register 23:	DMA Peripheral Identification 1 (DMAPeriphID1), offset 0xFE4	
Register 24:	DMA Peripheral Identification 2 (DMAPeriphID2), offset 0xFE8	
Register 25:	DMA Peripheral Identification 3 (DMAPeriphID3), offset 0xFEC	
Register 26:	DMA Peripheral Identification 4 (DMAPeriphID4), offset 0xFD0	
Register 27:	DMA PrimeCell Identification 0 (DMAPCellID0), offset 0xFF0	
Register 28:	DMA PrimeCell Identification 1 (DMAPCellID1), offset 0xFF4	
Register 29:	DMA PrimeCell Identification 2 (DMAPCellID2), offset 0xFF8	
Register 30:	DMA PrimeCell Identification 3 (DMAPCellID3), offset 0xFFC	
-		
Register 1:	pose Input/Outputs (GPIOs) GPIO Data (GPIODATA), offset 0x000	
Register 1:	GPIO Direction (GPIODIR), offset 0x400	
Register 3:	GPIO Interrupt Sense (GPIOIS), offset 0x400	
-	GPIO Interrupt Both Edges (GPIOIBE), offset 0x404	
Register 4:		
Register 5:	GPIO Interrupt Event (GPIOIEV), offset 0x40C	
Register 6:	GPIO Interrupt Mask (GPIOIM), offset 0x410	
Register 7:	GPIO Raw Interrupt Status (GPIORIS), offset 0x414	
Register 8:	GPIO Masked Interrupt Status (GPIOMIS), offset 0x418	
Register 9:	GPIO Interrupt Clear (GPIOICR), offset 0x41C	
Register 10:	GPIO Alternate Function Select (GPIOAFSEL), offset 0x420	
Register 11:	GPIO 2-mA Drive Select (GPIODR2R), offset 0x500	
Register 12:	GPIO 4-mA Drive Select (GPIODR4R), offset 0x504	
Register 13:	GPIO 8-mA Drive Select (GPIODR8R), offset 0x508	
Register 14:	GPIO Open Drain Select (GPIOODR), offset 0x50C	
Register 15:	GPIO Pull-Up Select (GPIOPUR), offset 0x510	
Register 16:	GPIO Pull-Down Select (GPIOPDR), offset 0x514	435

Register 17:	GPIO Slew Rate Control Select (GPIOSLR), offset 0x518	. 437
Register 18:	GPIO Digital Enable (GPIODEN), offset 0x51C	. 438
Register 19:	GPIO Lock (GPIOLOCK), offset 0x520	. 440
Register 20:	GPIO Commit (GPIOCR), offset 0x524	
Register 21:	GPIO Analog Mode Select (GPIOAMSEL), offset 0x528	. 443
Register 22:	GPIO Port Control (GPIOPCTL), offset 0x52C	. 445
Register 23:	GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0	447
Register 24:	GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4	448
Register 25:	GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8	. 449
Register 26:	GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC	. 450
Register 27:	GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0	. 451
Register 28:	GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4	. 452
Register 29:	GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8	. 453
Register 30:	GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC	. 454
Register 31:	GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0	. 455
Register 32:	GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4	456
Register 33:	GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8	457
Register 34:	GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC	. 458
External Pe	ripheral Interface (EPI)	. 459
Register 1:	EPI Configuration (EPICFG), offset 0x000	
Register 2:	EPI Main Baud Rate (EPIBAUD), offset 0x004	
Register 3:	EPI SDRAM Configuration (EPISDRAMCFG), offset 0x010	
Register 4:	EPI Host-Bus 8 Configuration (EPIHB8CFG), offset 0x010	
Register 5:	EPI Host-Bus 16 Configuration (EPIHB16CFG), offset 0x010	
Register 6:	EPI General-Purpose Configuration (EPIGPCFG), offset 0x010	
Register 7:	EPI Host-Bus 8 Configuration 2 (EPIHB8CFG2), offset 0x014	
Register 8:	EPI Host-Bus 16 Configuration 2 (EPIHB16CFG2), offset 0x014	
Register 9:	EPI General-Purpose Configuration 2 (EPIGPCFG2), offset 0x014	
Register 10:	EPI Address Map (EPIADDRMAP), offset 0x01C	
Register 11:	EPI Read Size 0 (EPIRSIZE0), offset 0x020	
Register 12:	EPI Read Size 1 (EPIRSIZE1), offset 0x030	
Register 13:	EPI Read Address 0 (EPIRADDR0), offset 0x024	
Register 14:	EPI Read Address 1 (EPIRADDR1), offset 0x034	
Register 15:	EPI Non-Blocking Read Data 0 (EPIRPSTD0), offset 0x028	
Register 16:	EPI Non-Blocking Read Data 1 (EPIRPSTD1), offset 0x038	
Register 17:	EPI Status (EPISTAT), offset 0x060	
Register 18:	EPI Read FIFO Count (EPIRFIFOCNT), offset 0x06C	. 521
Register 19:	EPI Read FIFO (EPIREADFIFO), offset 0x070	. 522
Register 20:	EPI Read FIFO Alias 1 (EPIREADFIFO1), offset 0x074	
Register 21:	EPI Read FIFO Alias 2 (EPIREADFIFO2), offset 0x078	
Register 22:	EPI Read FIFO Alias 3 (EPIREADFIFO3), offset 0x07C	
Register 23:	EPI Read FIFO Alias 4 (EPIREADFIFO4), offset 0x080	
Register 24:	EPI Read FIFO Alias 5 (EPIREADFIFO5), offset 0x084	
Register 25:	EPI Read FIFO Alias 6 (EPIREADFIFO6), offset 0x088	
Register 26:	EPI Read FIFO Alias 7 (EPIREADFIFO7), offset 0x08C	
Register 27:	EPI FIFO Level Selects (EPIFIFOLVL), offset 0x200	
Register 28:	EPI Write FIFO Count (EPIWFIFOCNT), offset 0x204	
Register 29:	EPI Interrupt Mask (EPIIM), offset 0x210	
-		

Register 30:	EPI Raw Interrupt Status (EPIRIS), offset 0x214	527
Register 31:	EPI Masked Interrupt Status (EPIMIS), offset 0x218	
Register 32:	EPI Error and Interrupt Status and Clear (EPIEISC), offset 0x21C	530
General-Pur	pose Timers	532
Register 1:	GPTM Configuration (GPTMCFG), offset 0x000	549
Register 2:	GPTM Timer A Mode (GPTMTAMR), offset 0x004	550
Register 3:	GPTM Timer B Mode (GPTMTBMR), offset 0x008	552
Register 4:	GPTM Control (GPTMCTL), offset 0x00C	554
Register 5:	GPTM Interrupt Mask (GPTMIMR), offset 0x018	557
Register 6:	GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C	559
Register 7:	GPTM Masked Interrupt Status (GPTMMIS), offset 0x020	562
Register 8:	GPTM Interrupt Clear (GPTMICR), offset 0x024	565
Register 9:	GPTM Timer A Interval Load (GPTMTAILR), offset 0x028	567
Register 10:	GPTM Timer B Interval Load (GPTMTBILR), offset 0x02C	568
Register 11:	GPTM Timer A Match (GPTMTAMATCHR), offset 0x030	569
Register 12:	GPTM Timer B Match (GPTMTBMATCHR), offset 0x034	570
Register 13:	GPTM Timer A Prescale (GPTMTAPR), offset 0x038	
Register 14:	GPTM Timer B Prescale (GPTMTBPR), offset 0x03C	572
Register 15:	GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040	573
Register 16:	GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044	574
Register 17:	GPTM Timer A (GPTMTAR), offset 0x048	575
Register 18:	GPTM Timer B (GPTMTBR), offset 0x04C	576
Register 19:	GPTM Timer A Value (GPTMTAV), offset 0x050	577
Register 20:	GPTM Timer B Value (GPTMTBV), offset 0x054	578
Register 20.		
-	imers	
-		579
Watchdog T	imers	<b>579</b> 583
Watchdog T Register 1:	imers Watchdog Load (WDTLOAD), offset 0x000 Watchdog Value (WDTVALUE), offset 0x004	<b>579</b> 583 584
Watchdog T Register 1: Register 2:	imers Watchdog Load (WDTLOAD), offset 0x000	<b>579</b> 583 584 585
Watchdog T Register 1: Register 2: Register 3:	imers	<b>579</b> 583 584 585 585
Watchdog T Register 1: Register 2: Register 3: Register 4:	imers	<b>579</b> 583 584 585 587 588
Watchdog T Register 1: Register 2: Register 3: Register 4: Register 5:	imers	<b>579</b> 583 584 585 585 587 588 589
Watchdog T Register 1: Register 2: Register 3: Register 4: Register 5: Register 6:	imers	<b>579</b> 583 584 585 587 588 589 590
Watchdog T Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7:	imers         Watchdog Load (WDTLOAD), offset 0x000         Watchdog Value (WDTVALUE), offset 0x004         Watchdog Control (WDTCTL), offset 0x008         Watchdog Interrupt Clear (WDTICR), offset 0x00C         Watchdog Raw Interrupt Status (WDTRIS), offset 0x010         Watchdog Test (WDTTEST), offset 0x418         Watchdog Lock (WDTLOCK), offset 0xC00	<b>579</b> 583 584 585 587 588 589 590 590
Watchdog T Register 1: Register 2: Register 3: Register 4: Register 5: Register 5: Register 6: Register 7: Register 8:	imers         Watchdog Load (WDTLOAD), offset 0x000         Watchdog Value (WDTVALUE), offset 0x004         Watchdog Control (WDTCTL), offset 0x008         Watchdog Interrupt Clear (WDTICR), offset 0x00C         Watchdog Raw Interrupt Status (WDTRIS), offset 0x010         Watchdog Test (WDTTEST), offset 0x418	<b>579</b> 583 584 585 587 588 589 590 591 592
Watchdog T Register 1: Register 2: Register 3: Register 4: Register 5: Register 5: Register 6: Register 7: Register 8: Register 9:	imers         Watchdog Load (WDTLOAD), offset 0x000         Watchdog Value (WDTVALUE), offset 0x004         Watchdog Control (WDTCTL), offset 0x008         Watchdog Interrupt Clear (WDTICR), offset 0x00C         Watchdog Raw Interrupt Status (WDTRIS), offset 0x010         Watchdog Masked Interrupt Status (WDTMIS), offset 0x014         Watchdog Test (WDTTEST), offset 0x418         Watchdog Lock (WDTLOCK), offset 0xC00         Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0	<b>579</b> 583 584 585 587 588 589 590 591 592 593
Watchdog T Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 6: Register 7: Register 8: Register 9: Register 10:	imersWatchdog Load (WDTLOAD), offset 0x000Watchdog Value (WDTVALUE), offset 0x004Watchdog Control (WDTCTL), offset 0x008Watchdog Interrupt Clear (WDTICR), offset 0x00CWatchdog Raw Interrupt Status (WDTRIS), offset 0x010Watchdog Masked Interrupt Status (WDTMIS), offset 0x014Watchdog Test (WDTTEST), offset 0x418Watchdog Lock (WDTLOCK), offset 0xC00Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4	<b>579</b> 583 584 585 587 588 589 590 591 592 593 594
Watchdog T Register 1: Register 2: Register 3: Register 4: Register 5: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11:	imersWatchdog Load (WDTLOAD), offset 0x000Watchdog Value (WDTVALUE), offset 0x004Watchdog Control (WDTCTL), offset 0x008Watchdog Interrupt Clear (WDTICR), offset 0x00CWatchdog Raw Interrupt Status (WDTRIS), offset 0x010Watchdog Masked Interrupt Status (WDTMIS), offset 0x014Watchdog Test (WDTTEST), offset 0x418Watchdog Lock (WDTLOCK), offset 0xC00Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8	<b>579</b> 583 584 585 587 588 589 590 591 592 593 594 595
Watchdog T Register 1: Register 2: Register 3: Register 4: Register 5: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12:	imersWatchdog Load (WDTLOAD), offset 0x000Watchdog Value (WDTVALUE), offset 0x004Watchdog Control (WDTCTL), offset 0x008Watchdog Interrupt Clear (WDTICR), offset 0x00CWatchdog Raw Interrupt Status (WDTRIS), offset 0x010Watchdog Masked Interrupt Status (WDTMIS), offset 0x014Watchdog Test (WDTTEST), offset 0x418Watchdog Lock (WDTLOCK), offset 0xC00Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC	<b>579</b> 583 584 585 587 588 589 590 591 592 593 594 595 596
Watchdog T Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13:	imersWatchdog Load (WDTLOAD), offset 0x000Watchdog Value (WDTVALUE), offset 0x004Watchdog Control (WDTCTL), offset 0x008Watchdog Interrupt Clear (WDTICR), offset 0x00CWatchdog Raw Interrupt Status (WDTRIS), offset 0x010Watchdog Masked Interrupt Status (WDTMIS), offset 0x014Watchdog Test (WDTTEST), offset 0x418Watchdog Lock (WDTLOCK), offset 0xC00Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4Watchdog Peripheral Identification 7 (WDTPeriphID6), offset 0xFD8Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDCWatchdog Peripheral Identification 7 (WDTPeriphID0), offset 0xFE0	<b>579</b> 583 584 585 587 588 590 591 592 593 594 595 596 597
Watchdog T Register 1: Register 2: Register 3: Register 3: Register 5: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14:	imersWatchdog Load (WDTLOAD), offset 0x000Watchdog Value (WDTVALUE), offset 0x004Watchdog Control (WDTCTL), offset 0x008Watchdog Interrupt Clear (WDTICR), offset 0x00CWatchdog Raw Interrupt Status (WDTRIS), offset 0x010Watchdog Masked Interrupt Status (WDTMIS), offset 0x014Watchdog Test (WDTTEST), offset 0x418Watchdog Lock (WDTLOCK), offset 0xC00Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDCWatchdog Peripheral Identification 1 (WDTPeriphID0), offset 0xFE4	<b>579</b> 583 584 585 587 588 589 590 591 592 593 594 595 596 597 598
Watchdog T Register 1: Register 2: Register 3: Register 3: Register 5: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15:	imersWatchdog Load (WDTLOAD), offset 0x000Watchdog Value (WDTVALUE), offset 0x004Watchdog Control (WDTCTL), offset 0x008Watchdog Interrupt Clear (WDTICR), offset 0x00CWatchdog Raw Interrupt Status (WDTRIS), offset 0x010Watchdog Test (WDTTEST), offset 0x418Watchdog Lock (WDTLOCK), offset 0x000Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFD8Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFD6Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFE4Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFE4	<b>579</b> 583 584 585 587 588 590 591 592 593 594 595 596 597 598 599
Watchdog T Register 1: Register 2: Register 3: Register 4: Register 5: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 16:	imersWatchdog Load (WDTLOAD), offset 0x000Watchdog Value (WDTVALUE), offset 0x004Watchdog Control (WDTCTL), offset 0x008Watchdog Interrupt Clear (WDTICR), offset 0x00CWatchdog Raw Interrupt Status (WDTRIS), offset 0x010Watchdog Masked Interrupt Status (WDTRIS), offset 0x014Watchdog Test (WDTTEST), offset 0x418Watchdog Lock (WDTLOCK), offset 0xC00Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFD8Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFE0Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFE4Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4Watchdog Peripheral Identification 3 (WDTPeriphID2), offset 0xFE8Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFE6	<b>579</b> 583 584 585 587 588 590 591 592 593 594 595 596 597 598 599 600
Watchdog T Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 6: Register 7: Register 8: Register 9: Register 10: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 16: Register 17:	imersWatchdog Load (WDTLOAD), offset 0x000Watchdog Value (WDTVALUE), offset 0x004Watchdog Control (WDTCTL), offset 0x008Watchdog Interrupt Clear (WDTICR), offset 0x00CWatchdog Raw Interrupt Status (WDTRIS), offset 0x010Watchdog Masked Interrupt Status (WDTMIS), offset 0x014Watchdog Test (WDTTEST), offset 0x418Watchdog Lock (WDTLOCK), offset 0xC00Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4Watchdog Peripheral Identification 7 (WDTPeriphID6), offset 0xFD6Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFD6Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFD6Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFD6Watchdog Peripheral Identification 1 (WDTPeriphID7), offset 0xFE6Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE6Watchdog Peripheral Identification 2 (WDTPeriphID1), offset 0xFE8Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFE8Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFE6	<b>579</b> 583 584 585 587 588 590 591 592 593 594 595 596 597 598 599 600 601
Watchdog T Register 1: Register 2: Register 3: Register 3: Register 5: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 15: Register 16: Register 17: Register 18:	imersWatchdog Load (WDTLOAD), offset 0x000Watchdog Value (WDTVALUE), offset 0x004Watchdog Control (WDTCTL), offset 0x008Watchdog Interrupt Clear (WDTICR), offset 0x00CWatchdog Raw Interrupt Status (WDTRIS), offset 0x010Watchdog Masked Interrupt Status (WDTMIS), offset 0x014Watchdog Test (WDTLOCK), offset 0x418Watchdog Lock (WDTLOCK), offset 0x000Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4Watchdog Peripheral Identification 7 (WDTPeriphID6), offset 0xFD8Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFD6Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4Watchdog Peripheral Identification 1 (WDTPeriphID2), offset 0xFE4Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE4Watchdog Peripheral Identification 1 (WDTPeriphID3), offset 0xFE4Watchdog Peripheral Identification 1 (WDTPCeIIID0), offset 0xFE4Watchdog PrimeCell Identification 1 (WDTPCeIIID1), offset 0xFE4Watchdog PrimeCell Identification 1 (WDTPCeIIID1), offset 0xFF4	<b>579</b> 583 584 585 587 588 590 591 592 593 594 595 596 597 598 599 600 601 602
Watchdog T Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 6: Register 7: Register 8: Register 9: Register 10: Register 10: Register 11: Register 12: Register 13: Register 14: Register 14: Register 15: Register 16: Register 17: Register 18: Register 19: Register 19: Register 19:	imersWatchdog Load (WDTLOAD), offset 0x000Watchdog Value (WDTVALUE), offset 0x004Watchdog Control (WDTCTL), offset 0x008Watchdog Interrupt Clear (WDTICR), offset 0x00CWatchdog Raw Interrupt Status (WDTRIS), offset 0x010Watchdog Test (WDTTEST), offset 0x418Watchdog Lock (WDTLOCK), offset 0x000Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD4Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFD8Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFD4Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFE4Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4Watchdog Peripheral Identification 1 (WDTPeriphID3), offset 0xFE4Watchdog Peripheral Identification 2 (WDTPeriphID3), offset 0xFE4Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFF6Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF0Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4Watchdog PrimeCell Identification 3 (WDTPCellID2), offset 0xFF8Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC	<b>579</b> 583 584 585 587 590 591 592 593 594 595 596 597 598 599 600 601 602 603
Watchdog T Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 6: Register 7: Register 8: Register 9: Register 10: Register 10: Register 11: Register 12: Register 13: Register 14: Register 14: Register 15: Register 16: Register 17: Register 18: Register 19: Register 19: Register 19:	imersWatchdog Load (WDTLOAD), offset 0x000Watchdog Value (WDTVALUE), offset 0x004Watchdog Control (WDTCTL), offset 0x008Watchdog Interrupt Clear (WDTICR), offset 0x00CWatchdog Raw Interrupt Status (WDTRIS), offset 0x010Watchdog Masked Interrupt Status (WDTMIS), offset 0x014Watchdog Test (WDTLOCK), offset 0x000Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFD6Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFE4Watchdog Peripheral Identification 1 (WDTPeriphID7), offset 0xFE6Watchdog Peripheral Identification 1 (WDTPeriphID3), offset 0xFE4Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFE8Watchdog Peripheral Identification 1 (WDTPeriphID3), offset 0xFE6Watchdog Peripheral Identification 2 (WDTPeriphID3), offset 0xFF6Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFF6Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF6Watchdog PrimeCell Identification 2 (WDTPCellID1), offset 0xFF6Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF6	<b>579</b> 583 584 585 587 590 591 592 593 594 595 596 597 598 599 600 601 602 603 <b>604</b>
Watchdog T Register 1: Register 2: Register 3: Register 3: Register 5: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 10: Register 11: Register 12: Register 13: Register 14: Register 14: Register 15: Register 15: Register 16: Register 17: Register 17: Register 18: Register 19: Register 19: Register 20: <b>Analog-to-D</b>	imersWatchdog Load (WDTLOAD), offset 0x000Watchdog Value (WDTVALUE), offset 0x004Watchdog Control (WDTCTL), offset 0x008Watchdog Interrupt Clear (WDTICR), offset 0x00CWatchdog Raw Interrupt Status (WDTRIS), offset 0x010Watchdog Masked Interrupt Status (WDTNIS), offset 0x014Watchdog Test (WDTLOCK), offset 0x000Watchdog Lock (WDTLOCK), offset 0x000Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFD8Watchdog Peripheral Identification 7 (WDTPeriphID1), offset 0xFE4Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4Watchdog Peripheral Identification 2 (WDTPeriphID3), offset 0xFE4Watchdog Peripheral Identification 2 (WDTPeriphID3), offset 0xFE4Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFF6Watchdog PrimeCell Identification 1 (WDTPCellID0), offset 0xFF0Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF8Watchdog PrimeCell Identification 2 (WDTPCellID1), offset 0xFF4Watchdog PrimeCell Identification 3 (WDTPCellID1), offset 0xFF8Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFF6Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFCigital Converter (ADC)	<b>579</b> 583 584 585 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 <b>604</b> 627

<b>D</b> . ( )		
Register 3:	ADC Interrupt Mask (ADCIM), offset 0x008	
Register 4:	ADC Interrupt Status and Clear (ADCISC), offset 0x00C	
Register 5:	ADC Overflow Status (ADCOSTAT), offset 0x010	
Register 6:	ADC Event Multiplexer Select (ADCEMUX), offset 0x014	
Register 7:	ADC Underflow Status (ADCUSTAT), offset 0x018	
Register 8:	ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020	
Register 9:	ADC Sample Phase Control (ADCSPC), offset 0x024	
Register 10:	ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028	
Register 11:	ADC Sample Averaging Control (ADCSAC), offset 0x030	
Register 12:	ADC Digital Comparator Interrupt Status and Clear (ADCDCISC), offset 0x034	
Register 13:	ADC Control (ADCCTL), offset 0x038	
Register 14:	ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040	
Register 15:	ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044	
Register 16:	ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048	
Register 17:	ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068	
Register 18:	ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088	
Register 19:	ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8	
Register 20:	ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C	
Register 21:	ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C	
Register 22:	ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C	
Register 23:	ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC	
Register 24:	ADC Sample Sequence 0 Operation (ADCSSOP0), offset 0x050	
Register 25:	ADC Sample Sequence 0 Digital Comparator Select (ADCSSDC0), offset 0x054	
Register 26:	ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060	
Register 27:	ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080	
Register 28:	ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064	
Register 29:	ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084	
Register 30:	ADC Sample Sequence 1 Operation (ADCSSOP1), offset 0x070	
Register 31:	ADC Sample Sequence 2 Operation (ADCSSOP2), offset 0x090	
Register 32:	ADC Sample Sequence 1 Digital Comparator Select (ADCSSDC1), offset 0x074	
Register 33:	ADC Sample Sequence 2 Digital Comparator Select (ADCSSDC2), offset 0x094	
Register 34:	ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0	
Register 35:	ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4	
Register 36:	ADC Sample Sequence 3 Operation (ADCSSOP3), offset 0x0B0	
Register 37:	ADC Sample Sequence 3 Digital Comparator Select (ADCSSDC3), offset 0x0B4	
Register 38:	ADC Digital Comparator Reset Initial Conditions (ADCDCRIC), offset 0xD00	
Register 39:	ADC Digital Comparator Control 0 (ADCDCCTL0), offset 0xE00	
Register 40:	ADC Digital Comparator Control 1 (ADCDCCTL1), offset 0xE04	
Register 41:	ADC Digital Comparator Control 2 (ADCDCCTL2), offset 0xE08	
Register 42:	ADC Digital Comparator Control 3 (ADCDCCTL3), offset 0xE0C	
Register 43:	ADC Digital Comparator Control 4 (ADCDCCTL4), offset 0xE10	
Register 44:	ADC Digital Comparator Control 5 (ADCDCCTL5), offset 0xE14	680
Register 45:	ADC Digital Comparator Control 6 (ADCDCCTL6), offset 0xE18	680
Register 46:	ADC Digital Comparator Control 7 (ADCDCCTL7), offset 0xE1C	680
Register 47:	ADC Digital Comparator Range 0 (ADCDCCMP0), offset 0xE40	683
Register 48:	ADC Digital Comparator Range 1 (ADCDCCMP1), offset 0xE44	683
Register 49:	ADC Digital Comparator Range 2 (ADCDCCMP2), offset 0xE48	683
Register 50:	ADC Digital Comparator Range 3 (ADCDCCMP3), offset 0xE4C	683

Register 51:	ADC Digital Comparator Range 4 (ADCDCCMP4), offset 0xE50	683
Register 52:	ADC Digital Comparator Range 5 (ADCDCCMP5), offset 0xE54	
Register 53:	ADC Digital Comparator Range 6 (ADCDCCMP6), offset 0xE58	
Register 54:	ADC Digital Comparator Range 7 (ADCDCCMP7), offset 0xE5C	
-		
	synchronous Receivers/Transmitters (UARTs)	
Register 1:	UART Data (UARTDR), offset 0x000	
Register 2:	UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004	
Register 3:	UART Flag (UARTFR), offset 0x018	
Register 4:	UART IrDA Low-Power Register (UARTILPR), offset 0x020	
Register 5:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024	
Register 6:	UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028	
Register 7:	UART Line Control (UARTLCRH), offset 0x02C	
Register 8:	UART Control (UARTCTL), offset 0x030	
Register 9:	UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034	
Register 10:	UART Interrupt Mask (UARTIM), offset 0x038	
Register 11:	UART Raw Interrupt Status (UARTRIS), offset 0x03C	
Register 12:	UART Masked Interrupt Status (UARTMIS), offset 0x040	
Register 13:	UART Interrupt Clear (UARTICR), offset 0x044	730
Register 14:	UART DMA Control (UARTDMACTL), offset 0x048	
Register 15:	UART LIN Control (UARTLCTL), offset 0x090	733
Register 16:	UART LIN Snap Shot (UARTLSS), offset 0x094	734
Register 17:	UART LIN Timer (UARTLTIM), offset 0x098	735
Register 18:	UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0	736
Register 19:	UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4	737
Register 20:	UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8	738
Register 21:	UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC	739
Register 22:	UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0	740
Register 23:	UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4	741
Register 24:	UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8	742
Register 25:	UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC	743
Register 26:	UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0	
Register 27:	UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4	
Register 28:	UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8	
Register 29:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC	
-		
Register 1:	IS Serial Interface (SSI) SSI Control 0 (SSICR0), offset 0x000	
Register 1:	SSI Control 1 (SSICR1), offset 0x004	
Register 3:	SSI Data (SSIDR), offset 0x004	
Register 4:	SSI Data (SSIDR), offset 0x000	
Register 5:	SSI Clock Prescale (SSICPSR), offset 0x010	
•	SSI Clock Frescale (SSICFSR), oliset 0x010	
Register 6:	SSI Raw Interrupt Status (SSIRIS), offset 0x014	
Register 7:		
Register 8:	SSI Masked Interrupt Status (SSIMIS), offset 0x01C	
Register 9:	SSI Interrupt Clear (SSIICR), offset 0x020	
Register 10:	SSI DMA Control (SSIDMACTL), offset 0x024	
Register 11:	SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0	
Register 12:	SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4	
Register 13:	SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8	780

Register 14:	SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC	
Register 15:	SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0	
Register 16:	SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4	783
Register 17:	SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8	
Register 18:	SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC	
Register 19:	SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0	
Register 20:	SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4	
Register 21:	SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8	
Register 22:	SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC	
Inter-Integra	ated Circuit (I <sup>2</sup> C) Interface	790
Register 1:	I <sup>2</sup> C Master Slave Address (I2CMSA), offset 0x000	807
Register 2:	I <sup>2</sup> C Master Control/Status (I2CMCS), offset 0x004	808
Register 3:	I <sup>2</sup> C Master Data (I2CMDR), offset 0x008	813
Register 4:	I <sup>2</sup> C Master Timer Period (I2CMTPR), offset 0x00C	814
Register 5:	I <sup>2</sup> C Master Interrupt Mask (I2CMIMR), offset 0x010	815
Register 6:	I <sup>2</sup> C Master Raw Interrupt Status (I2CMRIS), offset 0x014	816
Register 7:	I <sup>2</sup> C Master Masked Interrupt Status (I2CMMIS), offset 0x018	817
Register 8:	I <sup>2</sup> C Master Interrupt Clear (I2CMICR), offset 0x01C	818
Register 9:	I <sup>2</sup> C Master Configuration (I2CMCR), offset 0x020	819
Register 10:	I <sup>2</sup> C Slave Own Address (I2CSOAR), offset 0x800	820
Register 11:	I <sup>2</sup> C Slave Control/Status (I2CSCSR), offset 0x804	821
Register 12:	I <sup>2</sup> C Slave Data (I2CSDR), offset 0x808	823
Register 13:	I <sup>2</sup> C Slave Interrupt Mask (I2CSIMR), offset 0x80C	824
Register 14:	I <sup>2</sup> C Slave Raw Interrupt Status (I2CSRIS), offset 0x810	825
Register 15:	I <sup>2</sup> C Slave Masked Interrupt Status (I2CSMIS), offset 0x814	826
Register 16:	I <sup>2</sup> C Slave Interrupt Clear (I2CSICR), offset 0x818	827
Inter-Integra	ated Circuit Sound (I <sup>2</sup> S) Interface	828
Register 1:	I <sup>2</sup> S Transmit FIFO Data (I2STXFIFO), offset 0x000	
Register 2:	I <sup>2</sup> S Transmit FIFO Configuration (I2STXFIFOCFG), offset 0x004	842
Register 3:	I <sup>2</sup> S Transmit Module Configuration (I2STXCFG), offset 0x008	843
Register 4:	I <sup>2</sup> S Transmit FIFO Limit (I2STXLIMIT), offset 0x00C	845
Register 5:	I <sup>2</sup> S Transmit Interrupt Status and Mask (I2STXISM), offset 0x010	846
Register 6:	I <sup>2</sup> S Transmit FIFO Level (I2STXLEV), offset 0x018	
Register 7:	I <sup>2</sup> S Receive FIFO Data (I2SRXFIFO), offset 0x800	848
Register 8:	I <sup>2</sup> S Receive FIFO Configuration (I2SRXFIFOCFG), offset 0x804	849
Register 9:	I <sup>2</sup> S Receive Module Configuration (I2SRXCFG), offset 0x808	850
Register 10:	I <sup>2</sup> S Receive FIFO Limit (I2SRXLIMIT), offset 0x80C	853
Register 11:	I <sup>2</sup> S Receive Interrupt Status and Mask (I2SRXISM), offset 0x810	854
Register 12:	I <sup>2</sup> S Receive FIFO Level (I2SRXLEV), offset 0x818	855
Register 13:	I <sup>2</sup> S Module Configuration (I2SCFG), offset 0xC00	856
Register 14:	I <sup>2</sup> S Interrupt Mask (I2SIM), offset 0xC10	858
Register 15:	I <sup>2</sup> S Raw Interrupt Status (I2SRIS), offset 0xC14	860
Register 16:	I <sup>2</sup> S Masked Interrupt Status (I2SMIS), offset 0xC18	862
Register 17:	I <sup>2</sup> S Interrupt Clear (I2SIC), offset 0xC1C	864
Controller A	Area Network (CAN) Module	
Register 1:	CAN Control (CANCTL), offset 0x000	

Register 2:	CAN Status (CANSTS), offset 0x004	
Register 3:	CAN Error Counter (CANERR), offset 0x008	
Register 4:	CAN Bit Timing (CANBIT), offset 0x00C	
Register 5:	CAN Interrupt (CANINT), offset 0x010	
Register 6:	CAN Test (CANTST), offset 0x014	
Register 7:	CAN Baud Rate Prescaler Extension (CANBRPE), offset 0x018	
Register 8:	CAN IF1 Command Request (CANIF1CRQ), offset 0x020	
Register 9:	CAN IF2 Command Request (CANIF2CRQ), offset 0x080	
Register 10:	CAN IF1 Command Mask (CANIF1CMSK), offset 0x024	
Register 11:	CAN IF2 Command Mask (CANIF2CMSK), offset 0x084	
Register 12:	CAN IF1 Mask 1 (CANIF1MSK1), offset 0x028	
Register 13:	CAN IF2 Mask 1 (CANIF2MSK1), offset 0x088	
Register 14:	CAN IF1 Mask 2 (CANIF1MSK2), offset 0x02C	
Register 15:	CAN IF2 Mask 2 (CANIF2MSK2), offset 0x08C	
Register 16:	CAN IF1 Arbitration 1 (CANIF1ARB1), offset 0x030	
Register 17:	CAN IF2 Arbitration 1 (CANIF2ARB1), offset 0x090	
Register 18:	CAN IF1 Arbitration 2 (CANIF1ARB2), offset 0x034	
Register 19:	CAN IF2 Arbitration 2 (CANIF2ARB2), offset 0x094	
Register 20:	CAN IF1 Message Control (CANIF1MCTL), offset 0x038	
Register 21:	CAN IF2 Message Control (CANIF2MCTL), offset 0x098	
Register 22:	CAN IF1 Data A1 (CANIF1DA1), offset 0x03C	
Register 23:	CAN IF1 Data A2 (CANIF1DA2), offset 0x040	911
Register 24:	CAN IF1 Data B1 (CANIF1DB1), offset 0x044	911
Register 25:	CAN IF1 Data B2 (CANIF1DB2), offset 0x048	
Register 26:	CAN IF2 Data A1 (CANIF2DA1), offset 0x09C	
Register 27:	CAN IF2 Data A2 (CANIF2DA2), offset 0x0A0	
Register 28:	CAN IF2 Data B1 (CANIF2DB1), offset 0x0A4	
Register 29:	CAN IF2 Data B2 (CANIF2DB2), offset 0x0A8	911
Register 30:	CAN Transmission Request 1 (CANTXRQ1), offset 0x100	
Register 31:	CAN Transmission Request 2 (CANTXRQ2), offset 0x104	912
Register 32:	CAN New Data 1 (CANNWDA1), offset 0x120	913
Register 33:	CAN New Data 2 (CANNWDA2), offset 0x124	913
Register 34:	CAN Message 1 Interrupt Pending (CANMSG1INT), offset 0x140	
Register 35:	CAN Message 2 Interrupt Pending (CANMSG2INT), offset 0x144	914
Register 36:	CAN Message 1 Valid (CANMSG1VAL), offset 0x160	
Register 37:	CAN Message 2 Valid (CANMSG2VAL), offset 0x164	915
Ethernet Co	ontroller	916
Register 1:	Ethernet MAC Raw Interrupt Status/Acknowledge (MACRIS/MACIACK), offset 0x000	
Register 2:	Ethernet MAC Interrupt Mask (MACIM), offset 0x004	
Register 3:	Ethernet MAC Receive Control (MACRCTL), offset 0x008	
Register 4:	Ethernet MAC Transmit Control (MACTCTL), offset 0x00C	
Register 5:	Ethernet MAC Data (MACDATA), offset 0x010	
Register 6:	Ethernet MAC Individual Address 0 (MACIA0), offset 0x014	
Register 7:	Ethernet MAC Individual Address 1 (MACIA1), offset 0x018	
Register 8:	Ethernet MAC Threshold (MACTHR), offset 0x01C	
Register 9:	Ethernet MAC Management Control (MACMCTL), offset 0x020	
Register 10:	Ethernet MAC Management Divider (MACMDV), offset 0x024	
Register 11:	Ethernet MAC Management Transmit Data (MACMTXD), offset 0x02C	
0		-

Register 12:	Ethernet MAC Management Receive Data (MACMRXD), offset 0x030	. 949
Register 13:	Ethernet MAC Number of Packets (MACNP), offset 0x034	. 950
Register 14:	Ethernet MAC Transmission Request (MACTR), offset 0x038	. 951
Register 15:	Ethernet MAC LED Encoding (MACLED), offset 0x040	. 952
Register 16:	Ethernet PHY MDIX (MDIX), offset 0x044	954
Register 17:	Ethernet PHY Management Register 0 – Control (MR0), address 0x00	. 955
Register 18:	Ethernet PHY Management Register 1 – Status (MR1), address 0x01	. 957
Register 19:	Ethernet PHY Management Register 2 – PHY Identifier 1 (MR2), address 0x02	. 959
Register 20:	Ethernet PHY Management Register 3 – PHY Identifier 2 (MR3), address 0x03	. 960
Register 21:	Ethernet PHY Management Register 4 – Auto-Negotiation Advertisement (MR4), address 0x04	961
Register 22:	Ethernet PHY Management Register 5 – Auto-Negotiation Link Partner Base Page Ability (MR5), address 0x05	963
Register 23:	Ethernet PHY Management Register 6 – Auto-Negotiation Expansion (MR6), address 0x06	
Register 24:	Ethernet PHY Management Register 16 – Vendor-Specific (MR16), address 0x10	
Register 25:	Ethernet PHY Management Register 17 – Mode Control/Status (MR17), address 0x11	
Register 26:	Ethernet PHY Management Register 27 – Special Control/Status (MR27), address 0x1B	
Register 27:	Ethernet PHY Management Register 29 – Interrupt Status (MR29), address 0x1D	
Register 28:	Ethernet PHY Management Register 30 – Interrupt Mask (MR30), address 0x1E	
Register 29:	Ethernet PHY Management Register 31 – PHY Special Control/Status (MR31), address 0x1F	974
Universal S	erial Bus (USB) Controller	975
Register 1:	USB Device Functional Address (USBFADDR), offset 0x000	
Register 2:	USB Power (USBPOWER), offset 0x001	
Register 3:	USB Transmit Interrupt Status (USBTXIS), offset 0x002	1007
Register 4:	USB Receive Interrupt Status (USBRXIS), offset 0x004	1009
Register 5:	USB Transmit Interrupt Enable (USBTXIE), offset 0x006	1011
Register 6:	USB Receive Interrupt Enable (USBRXIE), offset 0x008	1013
Register 7:	USB General Interrupt Status (USBIS), offset 0x00A	1015
Register 8:	USB Interrupt Enable (USBIE), offset 0x00B	1018
Register 9:	USB Frame Value (USBFRAME), offset 0x00C	1021
Register 10:	USB Endpoint Index (USBEPIDX), offset 0x00E	1022
Register 11:	USB Test Mode (USBTEST), offset 0x00F	1023
Register 12:	USB FIFO Endpoint 0 (USBFIFO0), offset 0x020	1025
Register 13:	USB FIFO Endpoint 1 (USBFIFO1), offset 0x024	1025
Register 14:	USB FIFO Endpoint 2 (USBFIFO2), offset 0x028	1025
Register 15:	USB FIFO Endpoint 3 (USBFIFO3), offset 0x02C	1025
Register 16:	USB FIFO Endpoint 4 (USBFIFO4), offset 0x030	1025
Register 17:	USB FIFO Endpoint 5 (USBFIFO5), offset 0x034	1025
Register 18:	USB FIFO Endpoint 6 (USBFIFO6), offset 0x038	1025
Register 19:	USB FIFO Endpoint 7 (USBFIFO7), offset 0x03C	1025
Register 20:	USB FIFO Endpoint 8 (USBFIFO8), offset 0x040	1025
Register 21:	USB FIFO Endpoint 9 (USBFIFO9), offset 0x044	1025
Register 22:	USB FIFO Endpoint 10 (USBFIFO10), offset 0x048	
Register 23:	USB FIFO Endpoint 11 (USBFIFO11), offset 0x04C	
Register 24:	USB FIFO Endpoint 12 (USBFIFO12), offset 0x050	1025

		4005
Register 25:	USB FIFO Endpoint 13 (USBFIFO13), offset 0x054	
Register 26:	USB FIFO Endpoint 14 (USBFIFO14), offset 0x058	
Register 27:	USB FIFO Endpoint 15 (USBFIFO15), offset 0x05C	
Register 28:	USB Device Control (USBDEVCTL), offset 0x060	
Register 29:	USB Transmit Dynamic FIFO Sizing (USBTXFIFOSZ), offset 0x062	
Register 30:	USB Receive Dynamic FIFO Sizing (USBRXFIFOSZ), offset 0x063	
Register 31:	USB Transmit FIFO Start Address (USBTXFIFOADD), offset 0x064	
Register 32:	USB Receive FIFO Start Address (USBRXFIFOADD), offset 0x066	
Register 33:	USB Connect Timing (USBCONTIM), offset 0x07A	
Register 34:	USB OTG VBUS Pulse Timing (USBVPLEN), offset 0x07B	
Register 35:	USB Full-Speed Last Transaction to End of Frame Timing (USBFSEOF), offset 0x07D	
Register 36:	USB Low-Speed Last Transaction to End of Frame Timing (USBLSEOF), offset 0x07E	1034
Register 37:	USB Transmit Functional Address Endpoint 0 (USBTXFUNCADDR0), offset 0x080	1035
Register 38:	USB Transmit Functional Address Endpoint 1 (USBTXFUNCADDR1), offset 0x088	1035
Register 39:	USB Transmit Functional Address Endpoint 2 (USBTXFUNCADDR2), offset 0x090	1035
Register 40:	USB Transmit Functional Address Endpoint 3 (USBTXFUNCADDR3), offset 0x098	1035
Register 41:	USB Transmit Functional Address Endpoint 4 (USBTXFUNCADDR4), offset 0x0A0	1035
Register 42:	USB Transmit Functional Address Endpoint 5 (USBTXFUNCADDR5), offset 0x0A8	1035
Register 43:	USB Transmit Functional Address Endpoint 6 (USBTXFUNCADDR6), offset 0x0B0	1035
Register 44:	USB Transmit Functional Address Endpoint 7 (USBTXFUNCADDR7), offset 0x0B8	1035
Register 45:	USB Transmit Functional Address Endpoint 8 (USBTXFUNCADDR8), offset 0x0C0	1035
Register 46:	USB Transmit Functional Address Endpoint 9 (USBTXFUNCADDR9), offset 0x0C8	1035
Register 47:	USB Transmit Functional Address Endpoint 10 (USBTXFUNCADDR10), offset 0x0D0	1035
Register 48:	USB Transmit Functional Address Endpoint 11 (USBTXFUNCADDR11), offset 0x0D8	1035
Register 49:	USB Transmit Functional Address Endpoint 12 (USBTXFUNCADDR12), offset 0x0E0	
Register 50:	USB Transmit Functional Address Endpoint 13 (USBTXFUNCADDR13), offset 0x0E8	
Register 51:	USB Transmit Functional Address Endpoint 14 (USBTXFUNCADDR14), offset 0x0F0	
Register 52:	USB Transmit Functional Address Endpoint 15 (USBTXFUNCADDR15), offset 0x0F8	
Register 53:	USB Transmit Hub Address Endpoint 0 (USBTXHUBADDR0), offset 0x082	
Register 54:	USB Transmit Hub Address Endpoint 1 (USBTXHUBADDR1), offset 0x08A	
Register 55:	USB Transmit Hub Address Endpoint 2 (USBTXHUBADDR2), offset 0x092	
Register 56:	USB Transmit Hub Address Endpoint 3 (USBTXHUBADDR3), offset 0x09A	
Register 57:	USB Transmit Hub Address Endpoint 4 (USBTXHUBADDR4), offset 0x0A2	
Register 58:	USB Transmit Hub Address Endpoint 5 (USBTXHUBADDR5), offset 0x0AA	
Register 59:	USB Transmit Hub Address Endpoint 6 (USBTXHUBADDR6), offset 0x0B2	
Register 60:	USB Transmit Hub Address Endpoint 7 (USBTXHUBADDR7), offset 0x0BA	
Register 61:	USB Transmit Hub Address Endpoint 8 (USBTXHUBADDR8), offset 0x0C2	
Register 62:	USB Transmit Hub Address Endpoint 9 (USBTXHUBADDR9), offset 0x0CA	
Register 63:	USB Transmit Hub Address Endpoint 10 (USBTXHUBADDR10), offset 0x0D2	
Register 64:	USB Transmit Hub Address Endpoint 11 (USBTXHUBADDR11), offset 0x0DA	
Register 65:	USB Transmit Hub Address Endpoint 12 (USBTXHUBADDR12), offset 0x0E2	
Register 66:	USB Transmit Hub Address Endpoint 13 (USBTXHUBADDR13), offset 0x0EA	
Register 67:	USB Transmit Hub Address Endpoint 14 (USBTXHUBADDR14), offset 0x0F2	
Register 68:	USB Transmit Hub Address Endpoint 15 (USBTXHUBADDR15), offset 0x0FA	
Register 69:	USB Transmit Hub Port Endpoint 0 (USBTXHUBPORT0), offset 0x083	
Register 70:	USB Transmit Hub Port Endpoint 0 (USBTXHUBPORT1), offset 0x088	
Register 71:	USB Transmit Hub Port Endpoint 2 (USBTXHUBPORT2), offset 0x093	
Register 72:	USB Transmit Hub Port Endpoint 2 (USBTXHUBPORT2), offset 0x095	
register 12.		1009

Degister 72:	USP Transmit Hub Dart Endnaint 4 (USPTYHUPDOPT4) offact 0v042	1020
Register 73: Register 74:	USB Transmit Hub Port Endpoint 4 (USBTXHUBPORT4), offset 0x0A3 USB Transmit Hub Port Endpoint 5 (USBTXHUBPORT5), offset 0x0AB	
Register 75:	USB Transmit Hub Port Endpoint 6 (USBTXHUBPORT6), offset 0x0AB	
Register 76:	USB Transmit Hub Port Endpoint 7 (USBTXHUBPORT7), offset 0x0BB	
Register 77:	USB Transmit Hub Port Endpoint 8 (USBTXHUBPORT8), offset 0x0C3	
Register 78:	USB Transmit Hub Port Endpoint 9 (USBTXHUBPORT9), offset 0x0CB	
Register 79:	USB Transmit Hub Port Endpoint 10 (USBTXHUBPORT10), offset 0x0D3	
Register 80:	USB Transmit Hub Port Endpoint 11 (USBTXHUBPORT11), offset 0x0DB	
Register 81:	USB Transmit Hub Port Endpoint 12 (USBTXHUBPORT12), offset 0x0E3	
Register 82:	USB Transmit Hub Port Endpoint 13 (USBTXHUBPORT13), offset 0x0EB	
Register 83:	USB Transmit Hub Port Endpoint 14 (USBTXHUBPORT14), offset 0x0F3	
Register 84:	USB Transmit Hub Port Endpoint 15 (USBTXHUBPORT15), offset 0x0FB	
Register 85:	USB Receive Functional Address Endpoint 1 (USBRXFUNCADDR1), offset 0x08C	
Register 86:	USB Receive Functional Address Endpoint 2 (USBRXFUNCADDR2), offset 0x094	
Register 87:	USB Receive Functional Address Endpoint 3 (USBRXFUNCADDR3), offset 0x09C	
Register 88:	USB Receive Functional Address Endpoint 4 (USBRXFUNCADDR4), offset 0x0A4	
Register 89:	USB Receive Functional Address Endpoint 5 (USBRXFUNCADDR5), offset 0x0AC	
Register 90:	USB Receive Functional Address Endpoint 6 (USBRXFUNCADDR6), offset 0x0B4	
Register 91:	USB Receive Functional Address Endpoint 7 (USBRXFUNCADDR7), offset 0x0BC	
Register 92:	USB Receive Functional Address Endpoint 8 (USBRXFUNCADDR8), offset 0x0C4	
Register 93:	USB Receive Functional Address Endpoint 9 (USBRXFUNCADDR9), offset 0x0CC	
Register 94:	USB Receive Functional Address Endpoint 10 (USBRXFUNCADDR10), offset 0x0D4	1041
Register 95:	USB Receive Functional Address Endpoint 11 (USBRXFUNCADDR11), offset 0x0DC	
Register 96:	USB Receive Functional Address Endpoint 12 (USBRXFUNCADDR12), offset 0x0E4	
Register 97:	USB Receive Functional Address Endpoint 13 (USBRXFUNCADDR13), offset 0x0EC	1041
Register 98:	USB Receive Functional Address Endpoint 14 (USBRXFUNCADDR14), offset 0x0F4	1041
Register 99:	USB Receive Functional Address Endpoint 15 (USBRXFUNCADDR15), offset 0x0FC	1041
Register 100:	USB Receive Hub Address Endpoint 1 (USBRXHUBADDR1), offset 0x08E	1043
Register 101:	USB Receive Hub Address Endpoint 2 (USBRXHUBADDR2), offset 0x096	1043
Register 102:	USB Receive Hub Address Endpoint 3 (USBRXHUBADDR3), offset 0x09E	1043
Register 103:	USB Receive Hub Address Endpoint 4 (USBRXHUBADDR4), offset 0x0A6	1043
Register 104:	USB Receive Hub Address Endpoint 5 (USBRXHUBADDR5), offset 0x0AE	1043
Register 105:	USB Receive Hub Address Endpoint 6 (USBRXHUBADDR6), offset 0x0B6	1043
	USB Receive Hub Address Endpoint 7 (USBRXHUBADDR7), offset 0x0BE	
Register 107:	USB Receive Hub Address Endpoint 8 (USBRXHUBADDR8), offset 0x0C6	1043
Register 108:	USB Receive Hub Address Endpoint 9 (USBRXHUBADDR9), offset 0x0CE	1043
Register 109:	USB Receive Hub Address Endpoint 10 (USBRXHUBADDR10), offset 0x0D6	1043
•	USB Receive Hub Address Endpoint 11 (USBRXHUBADDR11), offset 0x0DE	
-	USB Receive Hub Address Endpoint 12 (USBRXHUBADDR12), offset 0x0E6	
	USB Receive Hub Address Endpoint 13 (USBRXHUBADDR13), offset 0x0EE	
-	USB Receive Hub Address Endpoint 14 (USBRXHUBADDR14), offset 0x0F6	
•	USB Receive Hub Address Endpoint 15 (USBRXHUBADDR15), offset 0x0FE	
-	USB Receive Hub Port Endpoint 1 (USBRXHUBPORT1), offset 0x08F	
•	USB Receive Hub Port Endpoint 2 (USBRXHUBPORT2), offset 0x097	
-	USB Receive Hub Port Endpoint 3 (USBRXHUBPORT3), offset 0x09F	
-	USB Receive Hub Port Endpoint 4 (USBRXHUBPORT4), offset 0x0A7	
-	USB Receive Hub Port Endpoint 5 (USBRXHUBPORT5), offset 0x0AF	
Register 120:	USB Receive Hub Port Endpoint 6 (USBRXHUBPORT6), offset 0x0B7	1045

Register 121: USB Receive Hub Port Endpoint 7 (USBRXHUBPORT7), offset 0x0BF	
Register 122: USB Receive Hub Port Endpoint 8 (USBRXHUBPORT8), offset 0x0C7	
Register 123: USB Receive Hub Port Endpoint 9 (USBRXHUBPORT9), offset 0x0CF	
Register 124: USB Receive Hub Port Endpoint 10 (USBRXHUBPORT10), offset 0x0D7	
Register 125: USB Receive Hub Port Endpoint 11 (USBRXHUBPORT11), offset 0x0DF	
Register 126: USB Receive Hub Port Endpoint 12 (USBRXHUBPORT12), offset 0x0E7	
Register 127: USB Receive Hub Port Endpoint 13 (USBRXHUBPORT13), offset 0x0EF	
Register 128: USB Receive Hub Port Endpoint 14 (USBRXHUBPORT14), offset 0x0F7	
Register 129: USB Receive Hub Port Endpoint 15 (USBRXHUBPORT15), offset 0x0FF	
Register 130: USB Maximum Transmit Data Endpoint 1 (USBTXMAXP1), offset 0x110	
Register 131: USB Maximum Transmit Data Endpoint 2 (USBTXMAXP2), offset 0x120	
Register 132: USB Maximum Transmit Data Endpoint 3 (USBTXMAXP3), offset 0x130	1047
Register 133: USB Maximum Transmit Data Endpoint 4 (USBTXMAXP4), offset 0x140	1047
Register 134: USB Maximum Transmit Data Endpoint 5 (USBTXMAXP5), offset 0x150	1047
Register 135: USB Maximum Transmit Data Endpoint 6 (USBTXMAXP6), offset 0x160	1047
Register 136: USB Maximum Transmit Data Endpoint 7 (USBTXMAXP7), offset 0x170	1047
Register 137: USB Maximum Transmit Data Endpoint 8 (USBTXMAXP8), offset 0x180	1047
Register 138: USB Maximum Transmit Data Endpoint 9 (USBTXMAXP9), offset 0x190	1047
Register 139: USB Maximum Transmit Data Endpoint 10 (USBTXMAXP10), offset 0x1A0	1047
Register 140: USB Maximum Transmit Data Endpoint 11 (USBTXMAXP11), offset 0x1B0	
Register 141: USB Maximum Transmit Data Endpoint 12 (USBTXMAXP12), offset 0x1C0	
Register 142: USB Maximum Transmit Data Endpoint 13 (USBTXMAXP13), offset 0x1D0	1047
Register 143: USB Maximum Transmit Data Endpoint 14 (USBTXMAXP14), offset 0x1E0	
Register 144: USB Maximum Transmit Data Endpoint 15 (USBTXMAXP15), offset 0x1F0	
Register 145: USB Control and Status Endpoint 0 Low (USBCSRL0), offset 0x102	
Register 146: USB Control and Status Endpoint 0 High (USBCSRH0), offset 0x103	
Register 147: USB Receive Byte Count Endpoint 0 (USBCOUNT0), offset 0x108	
Register 148: USB Type Endpoint 0 (USBTYPE0), offset 0x10A	
Register 149: USB NAK Limit (USBNAKLMT), offset 0x10B	
Register 150: USB Transmit Control and Status Endpoint 1 Low (USBTXCSRL1), offset 0x112	
Register 151: USB Transmit Control and Status Endpoint 2 Low (USBTXCSRL2), offset 0x122	
Register 152: USB Transmit Control and Status Endpoint 3 Low (USBTXCSRL3), offset 0x132	
Register 153: USB Transmit Control and Status Endpoint 4 Low (USBTXCSRL4), offset 0x142	
Register 154: USB Transmit Control and Status Endpoint 5 Low (USBTXCSRL5), offset 0x152	
Register 155: USB Transmit Control and Status Endpoint 6 Low (USBTXCSRL6), offset 0x162	
Register 156: USB Transmit Control and Status Endpoint 7 Low (USBTXCSRL7), offset 0x172	
Register 157: USB Transmit Control and Status Endpoint 8 Low (USBTXCSRL8), offset 0x182	
Register 158: USB Transmit Control and Status Endpoint 9 Low (USBTXCSRL9), offset 0x192	
Register 159: USB Transmit Control and Status Endpoint 10 Low (USBTXCSRL10), offset 0x1A2	
Register 160: USB Transmit Control and Status Endpoint 11 Low (USBTXCSRL11), offset 0x1B2	
Register 161: USB Transmit Control and Status Endpoint 12 Low (USBTXCSRL12), offset 0x1C2	
Register 162: USB Transmit Control and Status Endpoint 12 Low (USBTXCSRL12), offset 0x102	
Register 163: USB Transmit Control and Status Endpoint 14 Low (USBTXCSRL14), offset 0x122	
Register 164: USB Transmit Control and Status Endpoint 14 Low (USBTXCSRL14), offset 0x1E2	
-	
Register 165: USB Transmit Control and Status Endpoint 1 High (USBTXCSRH1), offset 0x113	
Register 166: USB Transmit Control and Status Endpoint 2 High (USBTXCSRH2), offset 0x123	
Register 167: USB Transmit Control and Status Endpoint 3 High (USBTXCSRH3), offset 0x133	
Register 168: USB Transmit Control and Status Endpoint 4 High (USBTXCSRH4), offset 0x143	1005

Register 169: USB Transmit Control and Status Endpoint 5 High (USBTXCSRH5), offset 0x153 ...... 1063 Register 170: USB Transmit Control and Status Endpoint 6 High (USBTXCSRH6), offset 0x163 ...... 1063 Register 171: USB Transmit Control and Status Endpoint 7 High (USBTXCSRH7), offset 0x173 ...... 1063 Register 172: USB Transmit Control and Status Endpoint 8 High (USBTXCSRH8), offset 0x183 ...... 1063 Register 173: USB Transmit Control and Status Endpoint 9 High (USBTXCSRH9), offset 0x193 ...... 1063 Register 174: USB Transmit Control and Status Endpoint 10 High (USBTXCSRH10), offset 0x1A3 ...... 1063 Register 175: USB Transmit Control and Status Endpoint 11 High (USBTXCSRH11), offset 0x1B3 ...... 1063 Register 176: USB Transmit Control and Status Endpoint 12 High (USBTXCSRH12), offset 0x1C3 ...... 1063 Register 177: USB Transmit Control and Status Endpoint 13 High (USBTXCSRH13), offset 0x1D3 ...... 1063 Register 178: USB Transmit Control and Status Endpoint 14 High (USBTXCSRH14), offset 0x1E3 ...... 1063 Register 179: USB Transmit Control and Status Endpoint 15 High (USBTXCSRH15), offset 0x1F3 ...... 1063 Register 180: USB Maximum Receive Data Endpoint 1 (USBRXMAXP1), offset 0x114 ...... 1067 Register 181: USB Maximum Receive Data Endpoint 2 (USBRXMAXP2), offset 0x124 ...... 1067 Register 182: USB Maximum Receive Data Endpoint 3 (USBRXMAXP3), offset 0x134 ..... 1067 Register 183: USB Maximum Receive Data Endpoint 4 (USBRXMAXP4), offset 0x144 ..... 1067 Register 184: USB Maximum Receive Data Endpoint 5 (USBRXMAXP5), offset 0x154 ...... 1067 Register 185: USB Maximum Receive Data Endpoint 6 (USBRXMAXP6), offset 0x164 ...... 1067 Register 186: USB Maximum Receive Data Endpoint 7 (USBRXMAXP7), offset 0x174 ...... 1067 Register 187: USB Maximum Receive Data Endpoint 8 (USBRXMAXP8), offset 0x184 ...... 1067 Register 188: USB Maximum Receive Data Endpoint 9 (USBRXMAXP9), offset 0x194 ..... 1067 Register 189: USB Maximum Receive Data Endpoint 10 (USBRXMAXP10), offset 0x1A4 ...... 1067 Register 190: USB Maximum Receive Data Endpoint 11 (USBRXMAXP11), offset 0x1B4 ...... 1067 Register 191: USB Maximum Receive Data Endpoint 12 (USBRXMAXP12), offset 0x1C4 ...... 1067 Register 192: USB Maximum Receive Data Endpoint 13 (USBRXMAXP13), offset 0x1D4 ...... 1067 Register 193: USB Maximum Receive Data Endpoint 14 (USBRXMAXP14), offset 0x1E4 ...... 1067 Register 194: USB Maximum Receive Data Endpoint 15 (USBRXMAXP15), offset 0x1F4 ...... 1067 Register 195: USB Receive Control and Status Endpoint 1 Low (USBRXCSRL1), offset 0x116 ...... 1069 Register 196: USB Receive Control and Status Endpoint 2 Low (USBRXCSRL2), offset 0x126 ...... 1069 Register 197: USB Receive Control and Status Endpoint 3 Low (USBRXCSRL3), offset 0x136 ...... 1069 Register 198: USB Receive Control and Status Endpoint 4 Low (USBRXCSRL4), offset 0x146 ...... 1069 Register 199: USB Receive Control and Status Endpoint 5 Low (USBRXCSRL5), offset 0x156 ...... 1069 Register 200: USB Receive Control and Status Endpoint 6 Low (USBRXCSRL6), offset 0x166 ...... 1069 Register 201: USB Receive Control and Status Endpoint 7 Low (USBRXCSRL7), offset 0x176 ...... 1069 Register 202: USB Receive Control and Status Endpoint 8 Low (USBRXCSRL8), offset 0x186 ...... 1069 Register 203: USB Receive Control and Status Endpoint 9 Low (USBRXCSRL9), offset 0x196 ...... 1069 Register 204: USB Receive Control and Status Endpoint 10 Low (USBRXCSRL10), offset 0x1A6 ....... 1069 Register 205: USB Receive Control and Status Endpoint 11 Low (USBRXCSRL11), offset 0x1B6 ......... 1069 Register 206: USB Receive Control and Status Endpoint 12 Low (USBRXCSRL12), offset 0x1C6 ....... 1069 Register 207: USB Receive Control and Status Endpoint 13 Low (USBRXCSRL13), offset 0x1D6 ....... 1069 Register 208: USB Receive Control and Status Endpoint 14 Low (USBRXCSRL14), offset 0x1E6 ....... 1069 Register 209: USB Receive Control and Status Endpoint 15 Low (USBRXCSRL15), offset 0x1F6 ....... 1069 Register 210: USB Receive Control and Status Endpoint 1 High (USBRXCSRH1), offset 0x117 ...... 1074 Register 211: USB Receive Control and Status Endpoint 2 High (USBRXCSRH2), offset 0x127 ...... 1074 Register 212: USB Receive Control and Status Endpoint 3 High (USBRXCSRH3), offset 0x137 ...... 1074 Register 213: USB Receive Control and Status Endpoint 4 High (USBRXCSRH4), offset 0x147 ...... 1074 Register 214: USB Receive Control and Status Endpoint 5 High (USBRXCSRH5), offset 0x157 ...... 1074 Register 215: USB Receive Control and Status Endpoint 6 High (USBRXCSRH6), offset 0x167 ...... 1074 Register 216: USB Receive Control and Status Endpoint 7 High (USBRXCSRH7), offset 0x177 ...... 1074

Register 217: USB Receive Control and Status Endpoint 8 High (USBRXCSRH8), offset 0x187 103		
Register 218: USB Receive Control and Status Endpoint 9 High (USBRXCSRH9), offset 0x197 103		
Register 219: USB Receive Control and Status Endpoint 10 High (USBRXCSRH10), offset 0x1A7 103		
Register 220: USB Receive Control and Status Endpoint 11 High (USBRXCSRH11), offset 0x1B7 102		
Register 221: USB Receive Control and Status Endpoint 12 High (USBRXCSRH12), offset 0x1C7 102	74	
Register 222: USB Receive Control and Status Endpoint 13 High (USBRXCSRH13), offset 0x1D7 102	74	
Register 223: USB Receive Control and Status Endpoint 14 High (USBRXCSRH14), offset 0x1E7 102	74	
Register 224: USB Receive Control and Status Endpoint 15 High (USBRXCSRH15), offset 0x1F7 102	74	
Register 225: USB Receive Byte Count Endpoint 1 (USBRXCOUNT1), offset 0x118 107	79	
Register 226: USB Receive Byte Count Endpoint 2 (USBRXCOUNT2), offset 0x128 107	79	
Register 227: USB Receive Byte Count Endpoint 3 (USBRXCOUNT3), offset 0x138 102	79	
Register 228: USB Receive Byte Count Endpoint 4 (USBRXCOUNT4), offset 0x148 107	79	
Register 229: USB Receive Byte Count Endpoint 5 (USBRXCOUNT5), offset 0x158 103		
Register 230: USB Receive Byte Count Endpoint 6 (USBRXCOUNT6), offset 0x168 103		
Register 231: USB Receive Byte Count Endpoint 7 (USBRXCOUNT7), offset 0x178 10		
Register 232: USB Receive Byte Count Endpoint 8 (USBRXCOUNT8), offset 0x188		
Register 233: USB Receive Byte Count Endpoint 9 (USBRXCOUNT9), offset 0x198		
Register 234: USB Receive Byte Count Endpoint 10 (USBRXCOUNT10), offset 0x1A8		
Register 235: USB Receive Byte Count Endpoint 10 (USBRXCOUNT11), offset 0x1/8		
Register 236: USB Receive Byte Count Endpoint 12 (USBRXCOUNT12), offset 0x1C8		
Register 237: USB Receive Byte Count Endpoint 12 (USBRXCOUNT12), offset 0x108		
Register 238: USB Receive Byte Count Endpoint 19 (USBRXCOUNT14), offset 0x1E8		
Register 239: USB Receive Byte Count Endpoint 15 (USBRXCOUNT15), offset 0x1F8		
Register 240: USB Host Transmit Configure Type Endpoint 1 (USBTXTYPE1), offset 0x11A		
Register 241: USB Host Transmit Configure Type Endpoint 2 (USBTXTYPE2), offset 0x12A		
Register 242: USB Host Transmit Configure Type Endpoint 3 (USBTXTYPE3), offset 0x13A		
Register 243: USB Host Transmit Configure Type Endpoint 4 (USBTXTYPE4), offset 0x14A 108		
Register 244: USB Host Transmit Configure Type Endpoint 5 (USBTXTYPE5), offset 0x15A 108		
Register 245: USB Host Transmit Configure Type Endpoint 6 (USBTXTYPE6), offset 0x16A 108		
Register 246: USB Host Transmit Configure Type Endpoint 7 (USBTXTYPE7), offset 0x17A 108		
Register 247: USB Host Transmit Configure Type Endpoint 8 (USBTXTYPE8), offset 0x18A 108		
Register 248: USB Host Transmit Configure Type Endpoint 9 (USBTXTYPE9), offset 0x19A 108		
Register 249: USB Host Transmit Configure Type Endpoint 10 (USBTXTYPE10), offset 0x1AA 108		
Register 250: USB Host Transmit Configure Type Endpoint 11 (USBTXTYPE11), offset 0x1BA 108	81	
Register 251: USB Host Transmit Configure Type Endpoint 12 (USBTXTYPE12), offset 0x1CA 108	81	
Register 252: USB Host Transmit Configure Type Endpoint 13 (USBTXTYPE13), offset 0x1DA 108	81	
Register 253: USB Host Transmit Configure Type Endpoint 14 (USBTXTYPE14), offset 0x1EA 108	81	
Register 254: USB Host Transmit Configure Type Endpoint 15 (USBTXTYPE15), offset 0x1FA 108	81	
Register 255: USB Host Transmit Interval Endpoint 1 (USBTXINTERVAL1), offset 0x11B 108		
Register 256: USB Host Transmit Interval Endpoint 2 (USBTXINTERVAL2), offset 0x12B 108		
Register 257: USB Host Transmit Interval Endpoint 3 (USBTXINTERVAL3), offset 0x13B 108		
Register 258: USB Host Transmit Interval Endpoint 4 (USBTXINTERVAL4), offset 0x14B		
Register 259: USB Host Transmit Interval Endpoint 5 (USBTXINTERVAL5), offset 0x15B		
Register 260: USB Host Transmit Interval Endpoint 6 (USBTXINTERVAL6), offset 0x16B		
Register 260: USB Host Transmit Interval Endpoint 7 (USBTXINTERVAL0), offset 0x17B		
Register 262: USB Host Transmit Interval Endpoint 8 (USBTXINTERVAL8), offset 0x18B		
Register 262: USB Host Transmit Interval Endpoint 9 (USBTXINTERVAL9), offset 0x19B		
Register 263: USB Host Transmit Interval Endpoint 9 (USBTXINTERVAL9), offset 0x19B		
	00	
-	USB Host Transmit Interval Endpoint 11 (USBTXINTERVAL11), offset 0x1BB	
---------------	--	--------
•	USB Host Transmit Interval Endpoint 12 (USBTXINTERVAL12), offset 0x1CB	
-	USB Host Transmit Interval Endpoint 13 (USBTXINTERVAL13), offset 0x1DB	
-	USB Host Transmit Interval Endpoint 14 (USBTXINTERVAL14), offset 0x1EB	
0	USB Host Transmit Interval Endpoint 15 (USBTXINTERVAL15), offset 0x1FB	
-	USB Host Configure Receive Type Endpoint 1 (USBRXTYPE1), offset 0x11C	
Register 271:	USB Host Configure Receive Type Endpoint 2 (USBRXTYPE2), offset 0x12C	. 1085
Register 272:	USB Host Configure Receive Type Endpoint 3 (USBRXTYPE3), offset 0x13C	. 1085
-	USB Host Configure Receive Type Endpoint 4 (USBRXTYPE4), offset 0x14C	
Register 274:	USB Host Configure Receive Type Endpoint 5 (USBRXTYPE5), offset 0x15C	. 1085
-	USB Host Configure Receive Type Endpoint 6 (USBRXTYPE6), offset 0x16C	
Register 276:	USB Host Configure Receive Type Endpoint 7 (USBRXTYPE7), offset 0x17C	. 1085
Register 277:	USB Host Configure Receive Type Endpoint 8 (USBRXTYPE8), offset 0x18C	. 1085
Register 278:	USB Host Configure Receive Type Endpoint 9 (USBRXTYPE9), offset 0x19C	. 1085
Register 279:	USB Host Configure Receive Type Endpoint 10 (USBRXTYPE10), offset 0x1AC	. 1085
Register 280:	USB Host Configure Receive Type Endpoint 11 (USBRXTYPE11), offset 0x1BC	1085
Register 281:	USB Host Configure Receive Type Endpoint 12 (USBRXTYPE12), offset 0x1CC	. 1085
Register 282:	USB Host Configure Receive Type Endpoint 13 (USBRXTYPE13), offset 0x1DC	. 1085
Register 283:	USB Host Configure Receive Type Endpoint 14 (USBRXTYPE14), offset 0x1EC	. 1085
Register 284:	USB Host Configure Receive Type Endpoint 15 (USBRXTYPE15), offset 0x1FC	1085
Register 285:	USB Host Receive Polling Interval Endpoint 1 (USBRXINTERVAL1), offset 0x11D	. 1087
Register 286:	USB Host Receive Polling Interval Endpoint 2 (USBRXINTERVAL2), offset 0x12D	. 1087
Register 287:	USB Host Receive Polling Interval Endpoint 3 (USBRXINTERVAL3), offset 0x13D	. 1087
Register 288:	USB Host Receive Polling Interval Endpoint 4 (USBRXINTERVAL4), offset 0x14D	. 1087
Register 289:	USB Host Receive Polling Interval Endpoint 5 (USBRXINTERVAL5), offset 0x15D	. 1087
-	USB Host Receive Polling Interval Endpoint 6 (USBRXINTERVAL6), offset 0x16D	
Register 291:	USB Host Receive Polling Interval Endpoint 7 (USBRXINTERVAL7), offset 0x17D	. 1087
-	USB Host Receive Polling Interval Endpoint 8 (USBRXINTERVAL8), offset 0x18D	
-	USB Host Receive Polling Interval Endpoint 9 (USBRXINTERVAL9), offset 0x19D	
-	USB Host Receive Polling Interval Endpoint 10 (USBRXINTERVAL10), offset 0x1AD	
-	USB Host Receive Polling Interval Endpoint 11 (USBRXINTERVAL11), offset 0x1BD	
-	USB Host Receive Polling Interval Endpoint 12 (USBRXINTERVAL12), offset 0x1CD	
•	USB Host Receive Polling Interval Endpoint 13 (USBRXINTERVAL13), offset 0x1DD	
•	USB Host Receive Polling Interval Endpoint 14 (USBRXINTERVAL14), offset 0x1ED	
	USB Host Receive Polling Interval Endpoint 15 (USBRXINTERVAL15), offset 0x1FD	
•	USB Request Packet Count in Block Transfer Endpoint 1 (USBRQPKTCOUNT1), offset	
- 0	0x304	1089
Register 301:	USB Request Packet Count in Block Transfer Endpoint 2 (USBRQPKTCOUNT2), offset	
0	0x308	1089
Register 302:	USB Request Packet Count in Block Transfer Endpoint 3 (USBRQPKTCOUNT3), offset	
Ū.	0x30C	1089
Register 303:	USB Request Packet Count in Block Transfer Endpoint 4 (USBRQPKTCOUNT4), offset	
-	0x310	1089
Register 304:	USB Request Packet Count in Block Transfer Endpoint 5 (USBRQPKTCOUNT5), offset	
	0x314	1089
Register 305:	USB Request Packet Count in Block Transfer Endpoint 6 (USBRQPKTCOUNT6), offset	
	0x318	1089
Register 306:	USB Request Packet Count in Block Transfer Endpoint 7 (USBRQPKTCOUNT7), offset	
	0x31C	1089

Register 307:	USB Request Packet Count in Block Transfer Endpoint 8 (USBRQPKTCOUNT8), offset 0x320	1089
Register 308:	USB Request Packet Count in Block Transfer Endpoint 9 (USBRQPKTCOUNT9), offset 0x324	1089
0	USB Request Packet Count in Block Transfer Endpoint 10 (USBRQPKTCOUNT10), offse 0x328	1089
Register 310:	USB Request Packet Count in Block Transfer Endpoint 11 (USBRQPKTCOUNT11), offset 0x32C	
	USB Request Packet Count in Block Transfer Endpoint 12 (USBRQPKTCOUNT12), offse 0x330	1089
Register 312:	USB Request Packet Count in Block Transfer Endpoint 13 (USBRQPKTCOUNT13), offse 0x334	
Register 313:	USB Request Packet Count in Block Transfer Endpoint 14 (USBRQPKTCOUNT14), offse 0x338	
Register 314:	USB Request Packet Count in Block Transfer Endpoint 15 (USBRQPKTCOUNT15), offse 0x33C	
Register 315:	USB Receive Double Packet Buffer Disable (USBRXDPKTBUFDIS), offset 0x340	
•	USB Transmit Double Packet Buffer Disable (USBTXDPKTBUFDIS), offset 0x342	
•	USB External Power Control (USBEPC), offset 0x400	
	USB External Power Control Raw Interrupt Status (USBEPCRIS), offset 0x404	
•	USB External Power Control Interrupt Mask (USBEPCIM), offset 0x408	
•	USB External Power Control Interrupt Status and Clear (USBEPCISC), offset 0x40C	
•	USB Device RESUME Raw Interrupt Status (USBDRRIS), offset 0x410	
-	USB Device RESUME Interrupt Mask (USBDRIM), offset 0x414	
•	USB Device RESUME Interrupt Status and Clear (USBDRISC), offset 0x418	
•	USB General-Purpose Control and Status (USBGPCS), offset 0x41C	
-	USB VBUS Droop Control (USBVDC), offset 0x430	
•	USB VBUS Droop Control Raw Interrupt Status (USBVDCRIS), offset 0x434	
•	USB VBUS Droop Control Interrupt Mask (USBVDCIM), offset 0x438	
-	USB VBUS Droop Control Interrupt Status and Clear (USBVDCISC), offset 0x43C	
Register 329:	USB ID Valid Detect Raw Interrupt Status (USBIDVRIS), offset 0x444	. 1109
Register 330:	USB ID Valid Detect Interrupt Mask (USBIDVIM), offset 0x448	. 1110
Register 331:	USB ID Valid Detect Interrupt Status and Clear (USBIDVISC), offset 0x44C	. 1111
	USB DMA Select (USBDMASEL), offset 0x450	
Analog Con	nparators	1114
Register 1:	Analog Comparator Masked Interrupt Status (ACMIS), offset 0x000	
Register 2:	Analog Comparator Raw Interrupt Status (ACRIS), offset 0x004	
Register 3:	Analog Comparator Interrupt Enable (ACINTEN), offset 0x008	
Register 4:	Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x010	
Register 5:	Analog Comparator Status 0 (ACSTAT0), offset 0x020	
Register 6:	Analog Comparator Status 1 (ACSTAT1), offset 0x040	
Register 7:	Analog Comparator Status 2 (ACSTAT2), offset 0x060	
Register 8:	Analog Comparator Control 0 (ACCTL0), offset 0x024	
Register 9:	Analog Comparator Control 1 (ACCTL1), offset 0x044	
Register 10:	Analog Comparator Control 2 (ACCTL2), offset 0x064	
•	n Modulator (PWM)	
Register 1:	PWM Master Control (PWMCTL), offset 0x000	
Register 2:	PWM Time Base Sync (PWMSYNC), offset 0x004	
register Z.		1140

Register 3:	PWM Output Enable (PWMENABLE), offset 0x008	1146
Register 3:	PWM Output Inversion (PWMINVERT), offset 0x000	
Register 5:	PWM Output Fault (PWMFAULT), offset 0x010	
Register 6:	PWM Interrupt Enable (PWMINTEN), offset 0x014	
-	PWM Raw Interrupt Status (PWMRIS), offset 0x014	
Register 7:		
Register 8:	PWM Interrupt Status and Clear (PWMISC), offset 0x01C	
Register 9:	PWM Status (PWMSTATUS), offset 0x020	
Register 10:	PWM Fault Condition Value (PWMFAULTVAL), offset 0x024	
Register 11:	PWM Enable Update (PWMENUPD), offset 0x028	
Register 12:	PWM0 Control (PWM0CTL), offset 0x040	
Register 13:	PWM1 Control (PWM1CTL), offset 0x080	
Register 14:	PWM2 Control (PWM2CTL), offset 0x0C0	
Register 15:	PWM3 Control (PWM3CTL), offset 0x100	
Register 16:	PWM0 Interrupt and Trigger Enable (PWM0INTEN), offset 0x044	
Register 17:	PWM1 Interrupt and Trigger Enable (PWM1INTEN), offset 0x084	
Register 18:	PWM2 Interrupt and Trigger Enable (PWM2INTEN), offset 0x0C4	
Register 19:	PWM3 Interrupt and Trigger Enable (PWM3INTEN), offset 0x104	
Register 20:	PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048	
Register 21:	PWM1 Raw Interrupt Status (PWM1RIS), offset 0x088	
Register 22:	PWM2 Raw Interrupt Status (PWM2RIS), offset 0x0C8	
Register 23:	PWM3 Raw Interrupt Status (PWM3RIS), offset 0x108	
Register 24:	PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x04C	
Register 25:	PWM1 Interrupt Status and Clear (PWM1ISC), offset 0x08C	
Register 26:	PWM2 Interrupt Status and Clear (PWM2ISC), offset 0x0CC	
Register 27:	PWM3 Interrupt Status and Clear (PWM3ISC), offset 0x10C	. 1178
Register 28:	PWM0 Load (PWM0LOAD), offset 0x050	. 1180
Register 29:	PWM1 Load (PWM1LOAD), offset 0x090	. 1180
Register 30:	PWM2 Load (PWM2LOAD), offset 0x0D0	. 1180
Register 31:	PWM3 Load (PWM3LOAD), offset 0x110	. 1180
Register 32:	PWM0 Counter (PWM0COUNT), offset 0x054	. 1181
Register 33:	PWM1 Counter (PWM1COUNT), offset 0x094	. 1181
Register 34:	PWM2 Counter (PWM2COUNT), offset 0x0D4	. 1181
Register 35:	PWM3 Counter (PWM3COUNT), offset 0x114	. 1181
Register 36:	PWM0 Compare A (PWM0CMPA), offset 0x058	
Register 37:	PWM1 Compare A (PWM1CMPA), offset 0x098	. 1182
Register 38:	PWM2 Compare A (PWM2CMPA), offset 0x0D8	. 1182
Register 39:	PWM3 Compare A (PWM3CMPA), offset 0x118	. 1182
Register 40:	PWM0 Compare B (PWM0CMPB), offset 0x05C	
Register 41:	PWM1 Compare B (PWM1CMPB), offset 0x09C	
Register 42:	PWM2 Compare B (PWM2CMPB), offset 0x0DC	
Register 43:	PWM3 Compare B (PWM3CMPB), offset 0x11C	
Register 44:	PWM0 Generator A Control (PWM0GENA), offset 0x060	
Register 45:	PWM1 Generator A Control (PWM1GENA), offset 0x0A0	
Register 46:	PWM2 Generator A Control (PWM2GENA), offset 0x0E0	
Register 47:	PWM3 Generator A Control (PWM3GENA), offset 0x120	
Register 48:	PWM0 Generator B Control (PWM0GENB), offset 0x064	
Register 49:	PWM1 Generator B Control (PWM1GENB), offset 0x0A4	
Register 50:	PWM2 Generator B Control (PWM2GENB), offset 0x0E4	

Register 51:	PWM3 Generator B Control (PWM3GENB), offset 0x124	
Register 52:	PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068	
Register 53:	PWM1 Dead-Band Control (PWM1DBCTL), offset 0x0A8	
Register 54:	PWM2 Dead-Band Control (PWM2DBCTL), offset 0x0E8	
Register 55:	PWM3 Dead-Band Control (PWM3DBCTL), offset 0x128	
Register 56:	PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE), offset 0x06C	
Register 57:	PWM1 Dead-Band Rising-Edge Delay (PWM1DBRISE), offset 0x0AC	
Register 58:	PWM2 Dead-Band Rising-Edge Delay (PWM2DBRISE), offset 0x0EC	
Register 59:	PWM3 Dead-Band Rising-Edge Delay (PWM3DBRISE), offset 0x12C	
Register 60:	PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL), offset 0x070	
Register 61:	PWM1 Dead-Band Falling-Edge-Delay (PWM1DBFALL), offset 0x0B0	
Register 62:	PWM2 Dead-Band Falling-Edge-Delay (PWM2DBFALL), offset 0x0F0	
Register 63:	PWM3 Dead-Band Falling-Edge-Delay (PWM3DBFALL), offset 0x130	
Register 64:	PWM0 Fault Source 0 (PWM0FLTSRC0), offset 0x074	
Register 65:	PWM1 Fault Source 0 (PWM1FLTSRC0), offset 0x0B4	
Register 66:	PWM2 Fault Source 0 (PWM2FLTSRC0), offset 0x0F4	
Register 67:	PWM3 Fault Source 0 (PWM3FLTSRC0), offset 0x134	
Register 68:	PWM0 Fault Source 1 (PWM0FLTSRC1), offset 0x078	1195
Register 69:	PWM1 Fault Source 1 (PWM1FLTSRC1), offset 0x0B8	1195
Register 70:	PWM2 Fault Source 1 (PWM2FLTSRC1), offset 0x0F8	1195
Register 71:	PWM3 Fault Source 1 (PWM3FLTSRC1), offset 0x138	1195
Register 72:	PWM0 Minimum Fault Period (PWM0MINFLTPER), offset 0x07C	1198
Register 73:	PWM1 Minimum Fault Period (PWM1MINFLTPER), offset 0x0BC	1198
Register 74:	PWM2 Minimum Fault Period (PWM2MINFLTPER), offset 0x0FC	1198
Register 75:	PWM3 Minimum Fault Period (PWM3MINFLTPER), offset 0x13C	1198
Register 76:	PWM0 Fault Pin Logic Sense (PWM0FLTSEN), offset 0x800	1199
Register 77:	PWM1 Fault Pin Logic Sense (PWM1FLTSEN), offset 0x880	1199
Register 78:	PWM2 Fault Pin Logic Sense (PWM2FLTSEN), offset 0x900	1199
Register 79:	PWM3 Fault Pin Logic Sense (PWM3FLTSEN), offset 0x980	1199
Register 80:	PWM0 Fault Status 0 (PWM0FLTSTAT0), offset 0x804	1200
Register 81:	PWM1 Fault Status 0 (PWM1FLTSTAT0), offset 0x884	1200
Register 82:	PWM2 Fault Status 0 (PWM2FLTSTAT0), offset 0x904	1200
Register 83:	PWM3 Fault Status 0 (PWM3FLTSTAT0), offset 0x984	1200
Register 84:	PWM0 Fault Status 1 (PWM0FLTSTAT1), offset 0x808	1202
Register 85:	PWM1 Fault Status 1 (PWM1FLTSTAT1), offset 0x888	1202
Register 86:	PWM2 Fault Status 1 (PWM2FLTSTAT1), offset 0x908	1202
Register 87:	PWM3 Fault Status 1 (PWM3FLTSTAT1), offset 0x988	1202
Quadrature	Encoder Interface (QEI)	1205
Register 1:	QEI Control (QEICTL), offset 0x000	
Register 2:	QEI Status (QEISTAT), offset 0x004	
Register 3:	QEI Position (QEIPOS), offset 0x008	
Register 4:	QEI Maximum Position (QEIMAXPOS), offset 0x00C	
Register 5:	QEI Timer Load (QEILOAD), offset 0x010	
Register 6:	QEI Timer (QEITIME), offset 0x014	
Register 7:	QEI Velocity Counter (QEICOUNT), offset 0x018	
Register 8:	QEI Velocity (QEISPEED), offset 0x01C	
Register 9:	QEI Interrupt Enable (QEIINTEN), offset 0x020	
Register 9.	QEI Raw Interrupt Status (QEIRIS), offset 0x020	
register IV.	QET TAW INCOMPTOLICUS (QETTIO), ONSEL 0/027	1224

Register 11:	QEI Interrupt Status and Clear (QEIISC), offset 0x028	1226
--------------	---	------

# **Revision History**

The revision history table notes changes made between the indicated revisions of the LM3S9B92 data sheet.

Date	Revision	Description
July 2014	15852.2743	<ul> <li>In JTAG chapter, clarified JTAG-to-SWD Switching and SWD-to-JTAG Switching.</li> </ul>
		■ In System Control chapter, clarified behavior of <b>Reset Cause (RESC)</b> register external reset bit.
		<ul> <li>In Internal memory chapter, noted that the Boot Configuration (BOOTCFG) register requires a POR before committed changes to the Flash-resident registers take effect.</li> </ul>
		<ul> <li>In GPIO chapter, corrected values for GPIOPCTL in the table GPIO Pins With Non-Zero Reset Values.</li> </ul>
		<ul> <li>In UART chapter, clarified that the transmit interrupt is based on a transition through level.</li> </ul>
		<ul> <li>In Ethernet chapter, corrected register type of Ethernet PHY Management Register 29 – Interrupt Status (MR29) to RC.</li> </ul>
		<ul> <li>In Ordering and Contact Information appendix, moved orderable part numbers table to addendum.</li> </ul>
		<ul> <li>Additional minor data sheet clarifications and corrections.</li> </ul>
October 2012	13442.2549	<ul> <li>Marked LM3S9B92 device as not recommended for new designs (NRND). Device is in production to support existing customers, but TI does not recommend using this part in a new design.</li> </ul>
		<ul> <li>Clarified that all GPIO signals are 5-V tolerant when configured as inputs except for PB0 and PB1, which are limited to 3.6 V.</li> </ul>
		<ul> <li>In the Watchdog Timers chapter, added information on servicing the watchdog timer to the Initialization and Configuration section.</li> </ul>
		In the General-Purpose Timers chapter, added note to the GPTMTnV registers that in 16-bit mode, only the lower 16-bits of the register can be written with a new value. Writes to the prescaler bits have no effect.
		<ul> <li>Corrected reset for the UART Raw Interrupt Status (UARTRIS) register.</li> </ul>
		<ul> <li>In the USB chapter, clarified that the USB PHY has internal termination resistors, and thus there is no need for external resistors.</li> </ul>
		<ul> <li>In the Electrical Characteristics chapter, added clarifying footnote to the GPIO Module Characteristics table.</li> </ul>
		<ul> <li>Additional minor data sheet clarifications and corrections.</li> </ul>
January 2012	11425	<ul> <li>In System Control chapter:</li> </ul>
		<ul> <li>Clarified that an external LDO cannot be used.</li> </ul>
		<ul> <li>Clarified system clock requirements when the ADC module is in operation.</li> </ul>
		<ul> <li>Added important note to write the RCC register before the RCC2 register.</li> </ul>
		<ul> <li>In Internal Memory chapter, clarified programming and use of the non-volatile registers.</li> </ul>
		<ul> <li>In GPIO chapter, corrected "GPIO Pins With Non-Zero Reset Values" table and added note that if the same signal is assigned to two different GPIO port pins, the signal is assigned to the port with the lowest letter.</li> </ul>

Table 1. Revision History (continued)

Date	Revision	Description
		In EPI chapter:
		<ul> <li>Clarified table "Capabilities of Host Bus 8 and Host Bus 16 Modes".</li> </ul>
		<ul> <li>Corrected bit and register resets for FREQ (Frequency Range) in EPI SDRAM Configuration (EPISDRAMCFG) register.</li> </ul>
		<ul> <li>Corrected bit and register resets for MAXWAIT (Maximum Wait) in EPI Host-Bus 8 Configuration (EPIHB8CFG) and EPI Host-Bus 16 Configuration (EPIHB16CFG) registers. Also clarified bit descriptions in these registers.</li> </ul>
		<ul> <li>Corrected bit definitions for the EPSZ and ERSZ bits in the EPI Address Map (EPIADDRMAP) register.</li> </ul>
		<ul> <li>Corrected size of COUNT bit field in EPI Read FIFO Count (EPIRFIFOCNT) register.</li> </ul>
		<ul> <li>In Timer chapter, clarified timer modes and interrupts.</li> </ul>
		<ul> <li>In ADC chapter, added "ADC Input Equivalency Diagram".</li> </ul>
		<ul> <li>In UART chapter, clarified interrupt behavior.</li> </ul>
		<ul> <li>In SSI chapter, corrected SSICIk in the figure "Synchronous Serial Frame Format (Single Transfer)" and clarified behavior of transmit bits in interrupt registers.</li> </ul>
		<ul> <li>In I<sup>2</sup>C chapter, corrected bit and register reset values for IDLE bit in I<sup>2</sup>C Master Control/Status (I2CMCS) register.</li> </ul>
		■ In USB chapter:
		<ul> <li>Clarified that when the USB module is in operation, MOSC must be provided with a clock source, and the system clock must be at least 30 MHz.</li> </ul>
		<ul> <li>Removed MULTTRAN bit from USB Transmit Hub Address Endpoint n (USBTXHUBADDRn) and USB Receive Hub Address Endpoint n (USBRXHUBADDRn) registers.</li> </ul>
		<ul> <li>Corrected description for the USB Device RESUME Interrupt Mask (USBDRIM) register.</li> </ul>
		<ul> <li>In Analog Comparators chapter, clarified internal reference programming.</li> </ul>
		In PWM chapter, clarified PWM Interrupt Enable (PWMINTEN) register description.
		<ul> <li>In Signal Tables chapter, clarified VDDC and LDO pin descriptions.</li> </ul>
		<ul> <li>In Electrical Characteristics chapter:</li> </ul>
		<ul> <li>In Maximum Ratings table, deleted parameter "Input voltage for a GPIO configured as an analog input".</li> </ul>
		<ul> <li>In Recommended DC Operating Conditions table, corrected values for I<sub>OH</sub> parameter.</li> </ul>
		<ul> <li>In JTAG Characteristics, table, corrected values for parameters "TCK clock Low time" and "TCK clock High time".</li> </ul>
		<ul> <li>In LDO Regulator Characteristics table, added clarifying footnote to C<sub>LDO</sub> parameter.</li> </ul>
		<ul> <li>In System Clock Characteristics with ADC Operation table, added clarifying footnote to F<sub>sysadc</sub> parameter.</li> </ul>
		<ul> <li>Added "System Clock Characteristics with USB Operation" table.</li> </ul>
		<ul> <li>In Sleep Modes AC Characteristics table, split parameter "Time to wake from interrupt" into sleep mode and deep-sleep mode parameters.</li> </ul>

Date	Revision	Description
		<ul> <li>In SSI Characteristics table, corrected value for parameter "SSICIk cycle time".</li> </ul>
		<ul> <li>In Analog Comparator Characteristics table, added parameter "Input voltage range" and corrected values for parameter "Input common mode voltage range".</li> </ul>
		<ul> <li>In Analog Comparator Voltage Reference Characteristics table, corrected values for absolute accuracy parameters.</li> </ul>
		<ul> <li>Deleted table "USB Controller DC Characteristics".</li> </ul>
		<ul> <li>In Nominal Power Consumption table, added parameter for sleep mode.</li> </ul>
		<ul> <li>In Maximum Current Consumption section, changed reference value for MOSC and temperature in tables that follow.</li> </ul>
		<ul> <li>Deleted table "External VDDC Source Current Specifications".</li> </ul>
		<ul> <li>Additional minor data sheet clarifications and corrections.</li> </ul>
July 2011	9970	Corrected "Reset Sources" table.
		<ul> <li>Added missing PICAL (PIOSC Calibrate) bit to DC4 register.</li> </ul>
		Added Important Note that RCC register must be written before RCC2 register.
		<ul> <li>In Hibernation Module chapter, deleted section "Special Considerations When Using a 4.194304-MHz Crystal" as the content was added to the errata document.</li> </ul>
		<ul> <li>Added a note that all GPIO signals are 5-V tolerant when configured as inputs except for PB0 and PB1, which are limited to 3.6 V.</li> </ul>
		<ul> <li>Note that the state of the HSE bit in the UARTCTL register has no effect on clock generation in ISO 7816 smart card mode (when the SMART bit in the UARTCTL register is set).</li> </ul>
		Corrected LIN Mode bit names in UART Interrupt Clear (UARTICR) register.
		<ul> <li>Corrected pin number for RST in table "Connections for Unused Signals" (other pin tables were correct).</li> </ul>
		In the "Operating Characteristics" chapter:
		<ul> <li>In the "Thermal Characteristics" table, the Thermal resistance value was changed.</li> </ul>
		<ul> <li>In the "ESD Absolute Maximum Ratings" table, the V<sub>ESDCDM</sub> parameter was changed and the V<sub>ESDMM</sub> parameter was deleted.</li> </ul>
		<ul> <li>The "Electrical Characteristics" chapter was reorganized by module. In addition, some of the Recommended DC Operating Conditions, LDO Regulator, Clock, GPIO, EPI, ADC, and SSI characteristics were finalized.</li> </ul>
		<ul> <li>Added missing ordering table.</li> </ul>
		<ul> <li>Additional minor data sheet clarifications and corrections.</li> </ul>

Date	Revision	Description
March 2011	9538	Clarified "Reset Control" section in the "System Control" chapter.
		<ul> <li>Corrected USB PLL speed in "Main Clock Tree" diagram.</li> </ul>
		Corrected reset value for DMA Channel Wait-on-Request Status (DMAWAITSTAT) register.
		Corrected "GPIO Pins With Non-Zero Reset Values" table.
		<ul> <li>Added diagram "Host-Bus Write Cycle with Multiplexed Address and Data and ALE with Dual CSn" to EPI chapter.</li> </ul>
		Clarified that the timer reload only happens in periodic mode.
		<ul> <li>Clarified that only bit 0 in the Watchdog Control (WDTCTL) register is protected from writes once set.</li> </ul>
		<ul> <li>Added "Sample Averaging Example" diagram to ADC chapter.</li> </ul>
		Corrected "SSI Timing for SPI Frame Format" figure.
		<ul> <li>In "Electrical Characteristics" chapter:</li> </ul>
		<ul> <li>Deleted T<sub>PORMIN</sub> parameter from "Power Characteristics" table, and deleted corresponding diagram.</li> </ul>
		<ul> <li>Corrected t<sub>RDYSU</sub> parameter in "EPI General-Purpose Interface Characteristics" table and "General-Purpose Mode iRDY Timing" diagram.</li> </ul>
		<ul> <li>Added t<sub>ADCSAMP</sub> sample time parameter to "ADC Characteristics" table.</li> </ul>
		<ul> <li>Additional minor data sheet clarifications and corrections.</li> </ul>
January 2011	9161	Clarified Main Oscillator verification circuit sequence.
		<ul> <li>Added note that there must be a delay of 3 system clocks after the module clock is enabled before any of that module's registers are accessed. Also added note to add delay between powering-on the Ethernet PHY and accessing it.</li> </ul>
		<ul> <li>Added "Example Schematic for Muxed Host-Bus 16 Mode" figure to External Peripheral Interface (EPI) chapter.</li> </ul>
		<ul> <li>Corrected reset of Device Mode (DEVMOD) bitfield in USB General-Purpose Control and Status (USBGPCS) register.</li> </ul>
		Clarified initialization and configuration procedure in "Analog Comparators" chapter.
		In Electrical Characteristics chapter:
		<ul> <li>Added specification for maximum input voltage on a non-power pin when the microcontroller is unpowered (V<sub>NON</sub> parameter in Maximum Ratings table).</li> </ul>
		<ul> <li>Replaced Preliminary Current Consumption Specifications with Nominal Power Consumption, Maximum Current Specifications, and Typical Current Consumption vs. Frequency sections.</li> </ul>
		<ul> <li>Clarified Reset, and Power and Brown-out Characteristics and added a new specification for powering down before powering back up.</li> </ul>
		<ul> <li>Added characteristics required when using an external regulator to provide power for V<sub>DDC</sub>.</li> </ul>
		<ul> <li>Additional minor data sheet clarifications and corrections.</li> </ul>

Date	Revision	Description
December 2010	8832	<ul> <li>Information on Advanced Encryption Standard (AES) cryptography tables and Cyclic Redundancy Check (CRC) error detection functionality was inadvertently omitted from some datasheets. This has been added.</li> </ul>
		In APINT register, changed bit name from SYSRESETREQ to SYSRESREQ.
		<ul> <li>Added DEBUG (Debug Priority) bit field to SYSPRI3 register.</li> </ul>
		<ul> <li>Clarified Flash memory caution.</li> </ul>
		<ul> <li>Restructured the General-Purpose Timer chapter to combine duplicated text.</li> </ul>
		<ul> <li>Combined High and Low bit fields in GPTMTAILR, GPTMTAMATCHR, GPTMTAR, GPTMTAV, GPTMTBILR, GPTMTAMATCHR, GPTMTBR and GPTMTBV registers for compatibility with future releases.</li> </ul>
		Removed mention of false-start bit detection in the UART chapter. This feature is not supported.
		<ul> <li>Added SSI master clock restriction that SSIClk cannot be faster than 25 MHz.</li> </ul>
		<ul> <li>Changed I<sup>2</sup>C master and slave register base addresses and offsets to be relative to I<sup>2</sup>C module base, so register base and offsets were changed for all I<sup>2</sup>C slave registers.</li> </ul>
		<ul> <li>In Electrical Characteristics chapter:</li> </ul>
		<ul> <li>Added single-ended clock source input voltage values to "Recommended DC Operating Conditions" table.</li> </ul>
		<ul> <li>Deleted Oscillation mode value from "MOSC Oscillator Input Characteristics" table.</li> </ul>
		<ul> <li>Added T<sub>VDD2_3</sub> supply voltage parameter to "Reset Characteristics" table.</li> </ul>
		<ul> <li>Added "Power-On Reset and Voltage Parameters" timing diagram.</li> </ul>
		<ul> <li>Added t<sub>ALEADD</sub> parameter to "EPI Host-Bus 8 and Host-Bus 16 Interface Characteristics" table.</li> </ul>
		<ul> <li>Added "Host-Bus 8/16 Mode Muxed Read Timing" and "Host-Bus 8/16 Mode Muxed Write Timing" timing diagrams.</li> </ul>

Date	Revision	Description
September 2010	7794	<ul> <li>Reorganized ARM Cortex-M3 Processor Core, Memory Map and Interrupts chapters, creating two new chapters, The Cortex-M3 Processor and Cortex-M3 Peripherals. Much additional content was added, including all the Cortex-M3 registers.</li> </ul>
		Changed register names to be consistent with StellarisWare <sup>®</sup> names: the Cortex-M3 Interrupt Control and Status (ICSR) register to the Interrupt Control and State (INTCTRL) register, and the Cortex-M3 Interrupt Set Enable (SETNA) register to the Interrupt 0-31 Set Enable (EN0) register.
		<ul> <li>In the System Control chapter:</li> <li>Corrected Reset Sources table (see Table 5-3 on page 201).</li> <li>Added section "Special Considerations for Reset."</li> </ul>
		<ul> <li>In the Internal Memory chapter:</li> <li>Added clarification of instruction execution during Flash operations.</li> <li>Deleted ROM Version (RMVER) register as it is not used.</li> </ul>
		<ul> <li>Modified Figure 8-1 on page 409 and Figure 8-2 on page 410 to clarify operation of the GPIO inputs when used as an alternate function.</li> </ul>
		<ul> <li>Corrected GPIOAMSEL bit field in GPIO Analog Mode Select (GPIOAMSEL) register to be eight-bits wide, bits[7:0].</li> </ul>
		<ul> <li>In General-Purpose Timers chapter, clarified operation of the 32-bit RTC mode.</li> </ul>
		<ul> <li>In CAN chapter, clarified CAN bit timing examples.</li> </ul>
		<ul> <li>In Operating Characteristics chapter, corrected Thermal resistance (junction to ambient) value to 32.</li> </ul>
		<ul> <li>In Electrical Characteristics chapter:</li> <li>Added "Input voltage for a GPIO configured as an analog input" value to Table 26-1 on page 1309.</li> <li>Added I<sub>LKG</sub> parameter (GPIO input leakage current) to Table 26-17 on page 1318.</li> <li>Corrected reset timing in Table 26-5 on page 1313.</li> <li>Specified Max value for V<sub>REFA</sub> in Table 26-23 on page 1325.</li> <li>Corrected values for t<sub>CLKRF</sub> (SSIC1k rise/fall time) in Table 26-25 on page 1325.</li> </ul>
		<ul> <li>Added I<sup>2</sup>C Characteristics table (see Table 26-26 on page 1327).</li> <li>Added dimensions for Tray and Tape and Reel shipping mediums.</li> </ul>
June 2010	7413	<ul> <li>In "Thermal Characteristics" table, corrected thermal resistance value from 34 to 32.</li> </ul>

Table 1. Revision History (continued)

Date	Revision	Description
June 2010	7299	<ul> <li>Changed memory map ending address for EPI0 mapped peripheral and RAM from 0xCFFF.FFFF to 0xDFFF.FFFF.</li> </ul>
		Removed 4.194304-MHz crystal as a source for the system clock and PLL.
		<ul> <li>Summarized ROM contents descriptions in the "Internal Memory" chapter and removed various ROM appendices.</li> </ul>
		<ul> <li>Clarified DMA channel terminology: changed name of DMA Channel Alternate Select (DMACHALT) register to DMA Channel Assignment (DMACHASGN) register, changed CHALT bit field to CHASGN, and changed terminology from primary and alternate channels to primary and secondary channels.</li> </ul>
		Clarified EPI Main Baud Rate (EPIBAUD) equation.
		<ul> <li>In Signal Tables chapter, added table "Connections for Unused Signals."</li> </ul>
		In "Electrical Characteristics" chapter:
		<ul> <li>In "Reset Characteristics" table, corrected Supply voltage (VDD) rise time.</li> </ul>
		<ul> <li>Clarified figure "SDRAM Initialization and Load Mode Register Timing".</li> </ul>
		<ul> <li>Added BSEL0n/BSEL1n to EPI timing diagrams.</li> </ul>
May 2010	7164	<ul> <li>Added data sheets for five new Stellaris® Tempest-class parts: LM3S1R26, LM3S1621, LM3S1B21, LM3S9781, and LM3S9B81.</li> </ul>
		<ul> <li>Additional minor data sheet clarifications and corrections.</li> </ul>
May 2010	7101	<ul> <li>Added pin table "Possible Pin Assignments for Alternate Functions", which lists the signals based on number of possible pin assignments. This table can be used to plan how to configure the pins for a particular functionality.</li> </ul>
		<ul> <li>Additional minor data sheet clarifications and corrections.</li> </ul>
March 2010	6983	Corrected reset for EPIHB8CFG, EPI_HB16CFG and EPIGPCFG registers.
		Extended TBRL bit field in GPTMTBR register.
		<ul> <li>Additional minor data sheet clarifications and corrections.</li> </ul>
March 2010	6912	<ul> <li>Renamed the USER_DBG register to the BOOTCFG register in the Internal Memory chapter. Added information on how to use a GPIO pin to force the ROM Boot Loader to execute on reset.</li> </ul>
		Added three figures to the ADC chapter on sample phase control.
		<ul> <li>Clarified configuration of USB0VBUS and USB0ID in OTG mode.</li> </ul>

Date	Revision	Description
February 2010	6790	<ul> <li>Added 108-ball BGA package.</li> </ul>
		<ul> <li>In "System Control" chapter:</li> <li>Clarified functional description for external reset and brown-out reset.</li> <li>Clarified Debug Access Port operation after Sleep modes.</li> <li>Corrected the reset value of the Run-Mode Clock Configuration 2 (RCC2) register.</li> </ul>
		<ul> <li>In "Internal Memory" chapter, clarified wording on Flash memory access errors and added a section on interrupts to the Flash memory description.</li> </ul>
		<ul> <li>In "External Peripheral Interface" chapter:         <ul> <li>Added clarification about byte selects and dual chip selects.</li> <li>Added timing diagrams for continuous-read mode (formerly SRAM mode).</li> <li>Corrected reset values of EPI Write FIFO Count (EPIWFIFOCNT) and EPI Raw Interrupt Status (EPIRIS) registers.</li> </ul> </li> </ul>
		<ul> <li>Added clarification about timer operating modes and added register descriptions for the GPTM Timer n Prescale Match (GPTMTnPMR) registers.</li> </ul>
		<ul> <li>Clarified register descriptions for GPTM Timer A Value (GPTMTAV) and GPTM Timer B Value (GPTMTBV) registers.</li> </ul>
		• Corrected the reset value of the ADC Sample Sequence Result FIFO n (ADCSSFIFOn) registers.
		<ul> <li>Added ADC Sample Phase Control (ADCSPC) register at offset 0x24.</li> </ul>
		<ul> <li>Added caution note to the I<sup>2</sup>C Master Timer Period (I2CMTPR) register description and changed field width to 7 bits.</li> </ul>
		<ul> <li>In the "Controller Area Network" chapter, added clarification about reading from the CAN FIFO buffer.</li> </ul>
		<ul> <li>In the "Ethernet Controller" chapter:         <ul> <li>Clarified packet timestamps functional description</li> <li>Corrected the reset value and the LED1 bit positions of the Ethernet MAC LED Encoding (MACLED) register.</li> </ul> </li> <li>Added clarification about the use of the NPR field in the Ethernet MAC Number of Packets (MACNP) register.</li> <li>Corrected reset values for Ethernet PHY Management Register 0 – Control (MR0) and Ethernet PHY Management Register 5 – Auto-Negotiation Link Partner Base Page Ability (MR5) registers.</li> </ul>
		<ul> <li>Added Session Disconnect (DISCON) bit to the USB General Interrupt Status (USBIS) and USB Interrupt Enable (USBIE) registers.</li> </ul>
		<ul> <li>Made these changes to the Operating Characteristics chapter:</li> <li>Added storage temperature ratings to "Temperature Characteristics" table</li> <li>Added "ESD Absolute Maximum Ratings" table</li> </ul>
		<ul> <li>Made these changes to the Electrical Characteristics chapter:         <ul> <li>In "Flash Memory Characteristics" table, corrected Mass erase time</li> <li>Added sleep and deep-sleep wake-up times ("Sleep Modes AC Characteristics" table)</li> <li>In "Reset Characteristics" table, corrected units for supply voltage (VDD) rise time</li> <li>Modified the preliminary current consumption specification for Run mode 1 and Deep-Sleep mode.</li> <li>Added table entry for VDD3ON power consumption to Table 26-44 on page 1333.</li> </ul> </li> </ul>
		<ul> <li>Added additional DriverLib functions to appendix.</li> </ul>

Date	Revision	Description
October 2009	6458	<ul> <li>Released new 1000, 3000, 5000 and 9000 series Stellaris<sup>®</sup> devices.</li> </ul>
		<ul> <li>The IDCODE value was corrected to be 0x4BA0.0477.</li> </ul>
		<ul> <li>Clarified that the NMISET bit in the ICSR register in the NVIC is also a source for NMI.</li> </ul>
		<ul> <li>Clarified the use of the LDO.</li> </ul>
		<ul> <li>To clarify clock operation, reorganized clocking section, changed the USEFRACT bit to the DIV400 bit and the FRACT bit to the SYSDIV2LSB bit in the RCC2 register, added tables, and rewrote descriptions.</li> </ul>
		<ul> <li>Corrected bit description of the DSDIVORIDE field in the DSLPCLKCFG register.</li> </ul>
		Removed the <b>DSFLASHCFG</b> register at System Control offset 0x14C as it does not function correctly.
		<ul> <li>Removed the MAXADC1SPD and MAXADC0SPD fields from the DCGC0 as they have no function in deep-sleep mode.</li> </ul>
		<ul> <li>Corrected address offsets for the Flash Write Buffer (FWBn) registers.</li> </ul>
		<ul> <li>Added Flash Control (FCTL) register at Internal memory offset 0x0F8 to help control frequent power cycling when hibernation is not used.</li> </ul>
		<ul> <li>Changed the name of the EPI channels for clarification: EPI0_TX became EPI0_WFIFO and EPI0_RX became EPI0_NBRFIFO. This change was also made in the DC7 bit descriptions.</li> </ul>
		<ul> <li>Removed the DMACHIS register at DMA module offset 0x504 as it does not function correctly.</li> </ul>
		<ul> <li>Corrected alternate channel assignments for the µDMA controller.</li> </ul>
		<ul> <li>Major improvements to the EPI chapter.</li> </ul>
		<ul> <li>EPISDRAMCFG2 register was deleted as its function is not needed.</li> </ul>
		<ul> <li>Clarified CAN bit timing and corrected examples.</li> </ul>
		<ul> <li>Added pseudo-code for MDI/MDIX operation.</li> </ul>
		<ul> <li>Corrected reset value of the MR1 register to 0x7809.</li> </ul>
		<ul> <li>Clarified PWM source for ADC triggering</li> </ul>
		<ul> <li>Corrected ADDR field in the USBTXFIFOADD register to be 9 bits instead of 13 bits.</li> </ul>
		<ul> <li>Changed SSI set up and hold times to be expressed in system clocks, not ns.</li> </ul>
		<ul> <li>Updated Electrical Characteristics chapter with latest data. Changes were made to ADC and EPI content.</li> </ul>
		<ul> <li>Additional minor data sheet clarifications and corrections.</li> </ul>

Date	Revision	Description
July 2009	5930	Added "Non-Blocking Read Cycle", "Normal Read Cycle", and "Write Cycle" sections to EPI chapter.
		<ul> <li>Corrected values for MAXADC0SPD and MAXADC1SPD bits in DC1, RCGC0, SCGC0, and DCGC0 registers.</li> </ul>
		<ul> <li>Corrected figure "TI Synchronous Serial Frame Format (Single Transfer)".</li> </ul>
		<ul> <li>Added description for Ethernet PHY power-saving modes.</li> </ul>
		<ul> <li>Made a number of corrections to the Electrical Characteristics chapter:</li> </ul>
		<ul> <li>Deleted V<sub>BAT</sub> and V<sub>REFA</sub> parameters from and added footnotes to Recommended DC Operating Conditions table.</li> </ul>
		<ul> <li>Deleted Nominal and Maximum Current Specifications section.</li> </ul>
		<ul> <li>Modified EPI SDRAM Characteristics table:</li> </ul>
		<ul> <li>Changed t<sub>EPIR</sub> to t<sub>SDRAMR</sub> and deleted values for 2-mA and 4-mA drive.</li> </ul>
		<ul> <li>Changed t<sub>EPIF</sub> to t<sub>SDRAMF</sub> and deleted values for 2-mA and 4-mA drive.</li> </ul>
		– Changed values for $t_{\rm COV},  t_{\rm COI},$ and $t_{\rm COT}$ parameters in EPI SDRAM Interface Characteristics table.
		<ul> <li>Deleted SDRAM Read Command Timing, SDRAM Write Command Timing, SDRAM Write Burst Timing, SDRAM Precharge Command Timing and SDRAM CAS Latency Timing figures and replaced with SDRAM Read Timing and SDRAM Write Timing figures.</li> </ul>
		<ul> <li>Modified Host-Bus 8/16 Mode Write Timing figure.</li> </ul>
		<ul> <li>Modified General-Purpose Mode Read and Write Timing figure.</li> </ul>
		<ul> <li>Modified values for t<sub>DV</sub> and t<sub>DI</sub> parameters, and deleted t<sub>OD</sub> parameter from EPI General-Purpose Interface Characteristics figure.</li> </ul>
		<ul> <li>Major changes to ADC Characteristics tables, including adding additonal tables and diagram.</li> </ul>
		Added missing ROM_I2SIntStatus function to ROM DriverLib Functions appendix.
		Corrected ordering part numbers.
		<ul> <li>Additional minor data sheet clarifications and corrections.</li> </ul>

Date	Revision	Description
June 2009	5779	<ul> <li>In System Control chapter, clarified power-on reset and external reset pin descriptions in "Reset Sources" section.</li> </ul>
		<ul> <li>Added missing comparator output pin bits to DC3 register; reset value changed as well.</li> </ul>
		<ul> <li>Clarified explanation of nonvolatile register programming in Internal Memory chapter.</li> </ul>
		<ul> <li>Added explanation of reset value to FMPRE0/1/2/3, FMPPE0/1/2/3, USER_DBG, and USER_REG0 registers.</li> </ul>
		<ul> <li>In Request Type Support table in DMA chapter, corrected general-purpose timer row.</li> </ul>
		<ul> <li>In General-Purpose Timers chapter, clarified DMA operation.</li> </ul>
		<ul> <li>Added table "Preliminary Current Consumption" to Characteristics chapter.</li> </ul>
		<ul> <li>Corrected Nom and Max values in EPI Characteristics table.</li> </ul>
		<ul> <li>Added "CSn to output invalid" parameter to EPI table "EPI Host-Bus 8 and Host-Bus 16 Interface Characteristics" and figure "Host-Bus 8/16 Mode Read Timing".</li> </ul>
		<ul> <li>Corrected INL, DNL, OFF and GAIN values in ADC Characteristics table.</li> </ul>
		<ul> <li>Updated ROM DriverLib appendix with RevC0 functions.</li> </ul>
		<ul> <li>Updated part ordering numbers.</li> </ul>
		<ul> <li>Additional minor data sheet clarifications and corrections.</li> </ul>
May 2009	5285	Started tracking revision history.

## **About This Document**

This data sheet provides reference information for the LM3S9B92 microcontroller, describing the functional blocks of the system-on-chip (SoC) device designed around the ARM® Cortex<sup>™</sup>-M3 core.

## Audience

This manual is intended for system software developers, hardware designers, and application developers.

## **About This Manual**

This document is organized into sections that correspond to each major feature.

## **Related Documents**

The following related documents are available on the Stellaris<sup>®</sup> web site at www.ti.com/stellaris:

- Stellaris® Errata
- ARM® Cortex<sup>™</sup>-M3 Errata
- Cortex<sup>™</sup>-M3/M4 Instruction Set Technical User's Manual
- Stellaris® Boot Loader User's Guide
- Stellaris® Graphics Library User's Guide
- Stellaris® Peripheral Driver Library User's Guide
- Stellaris® ROM User's Guide
- Stellaris® USB Library User's Guide

The following related documents are also referenced:

- ARM® Debug Interface V5 Architecture Specification
- ARM® Embedded Trace Macrocell Architecture Specification
- IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture

This documentation list was current as of publication date. Please check the web site for additional documentation, including application notes and white papers.

## **Documentation Conventions**

This document uses the conventions shown in Table 2 on page 54.

#### Table 2. Documentation Conventions

Notation	Meaning
General Register No	tation
REGISTER	APB registers are indicated in uppercase bold. For example, <b>PBORCTL</b> is the Power-On and Brown-Out Reset Control register. If a register name contains a lowercase n, it represents more than one register. For example, <b>SRCRn</b> represents any (or all) of the three Software Reset Control registers: <b>SRCR0, SRCR1</b> , and <b>SRCR2</b> .
bit	A single bit in a register.
bit field	Two or more consecutive and related bits.
offset 0x <i>nnn</i>	A hexadecimal increment to a register's address, relative to that module's base address as specified in Table 2-4 on page 98.
Register N	Registers are numbered consecutively throughout the document to aid in referencing them. The register number has no meaning to software.
reserved	Register bits marked <i>reserved</i> are reserved for future use. In most cases, reserved bits are set to 0; however, user software should not rely on the value of a reserved bit. To provide software compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
уу:хх	The range of register bits inclusive from xx to yy. For example, 31:15 means bits 15 through 31 in that register.
Register Bit/Field Types	This value in the register bit diagram indicates whether software running on the controller can change the value of the bit field.
RC	Software can read this field. The bit or field is cleared by hardware after reading the bit/field.
RO	Software can read this field. Always write the chip reset value.
R/W	Software can read or write this field.
R/WC	Software can read or write this field. Writing to it with any value clears the register.
R/W1C	Software can read or write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged.
	This register type is primarily used for clearing interrupt status bits where the read operation provides the interrupt status and the write of the read value clears only the interrupts being reported at the time the register was read.
R/W1S	Software can read or write a 1 to this field. A write of a 0 to a R/W1S bit does not affect the bit value in the register.
W1C	Software can write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. A read of the register returns no meaningful data.
	This register is typically used to clear the corresponding bit in an interrupt register.
WO	Only a write by software is valid; a read of the register returns no meaningful data.
Register Bit/Field Reset Value	This value in the register bit diagram shows the bit/field value after any reset, unless noted.
0	Bit cleared to 0 on chip reset.
1	Bit set to 1 on chip reset.
-	Nondeterministic.
Pin/Signal Notation	
[]	Pin alternate function; a pin defaults to the signal without the brackets.
pin	Refers to the physical connection on the package.
signal	Refers to the electrical signal encoding of a pin.

Notation	Meaning
assert a signal	Change the value of the signal from the logically False state to the logically True state. For active High signals, the asserted signal value is 1 (High); for active Low signals, the asserted signal value is 0 (Low). The active polarity (High or Low) is defined by the signal name (see SIGNAL and SIGNAL below).
deassert a signal	Change the value of the signal from the logically True state to the logically False state.
SIGNAL	Signal names are in uppercase and in the Courier font. An overbar on a signal name indicates that it is active Low. To assert SIGNAL is to drive it Low; to deassert SIGNAL is to drive it High.
SIGNAL	Signal names are in uppercase and in the Courier font. An active High signal has no overbar. To assert SIGNAL is to drive it High; to deassert SIGNAL is to drive it Low.
Numbers	
X	An uppercase X indicates any of several values is allowed, where X can be any legal pattern. For example, a binary value of 0X00 can be either 0100 or 0000, a hex value of 0xX is 0x0 or 0x1, and so on.
0x	Hexadecimal numbers have a prefix of 0x. For example, 0x00FF is the hexadecimal number FF.
	All other numbers within register tables are assumed to be binary. Within conceptual information, binary numbers are indicated with a b suffix, for example, 1011b, and decimal numbers are written without a prefix or suffix.

 Table 2. Documentation Conventions (continued)

## **1** Architectural Overview

Texas Instruments is the industry leader in bringing 32-bit capabilities and the full benefits of ARM<sup>®</sup> Cortex<sup>™</sup>-M-based microcontrollers to the broadest reach of the microcontroller market. For current users of 8- and 16-bit MCUs, Stellaris<sup>®</sup> with Cortex-M offers a direct path to the strongest ecosystem of development tools, software and knowledge in the industry. Designers who migrate to Stellaris benefit from great tools, small code footprint and outstanding performance. Even more important, designers can enter the ARM ecosystem with full confidence in a compatible roadmap from \$1 to 1 GHz. For users of current 32-bit MCUs, the Stellaris family offers the industry's first implementation of Cortex-M3 and the Thumb-2 instruction set. With blazingly-fast responsiveness, Thumb-2 technology combines both 16-bit and 32-bit instructions to deliver the best balance of code density and performance. Thumb-2 uses 26 percent less memory than pure 32-bit code to reduce system cost while delivering 25 percent better performance. The Texas Instruments Stellaris family of microcontrollers—the first ARM Cortex-M3 based controllers— brings high-performance 32-bit computing to cost-sensitive embedded microcontroller applications.

## 1.1 Overview

The Stellaris LM3S9B92 microcontroller combines complex integration and high performance with the following feature highlights:

- ARM Cortex-M3 Processor Core
- High Performance: 80-MHz operation; 100 DMIPS performance
- 256 KB single-cycle Flash memory
- 96 KB single-cycle SRAM
- Internal ROM loaded with StellarisWare<sup>®</sup> software
- External Peripheral Interface (EPI)
- Advanced Communication Interfaces: UART, SSI, I2C, I2S, CAN, Ethernet MAC and PHY, USB
- System Integration: general-purpose timers, watchdog timers, DMA, general-purpose I/Os
- Advanced motion control using PWMs, fault inputs, and quadrature encoder inputs
- Analog support: analog and digital comparators, Analog-to-Digital Converters (ADC), on-chip voltage regulator
- JTAG and ARM Serial Wire Debug (SWD)
- 100-pin LQFP package
- 108-ball BGA package
- Industrial (-40°C to 85°C) temperature range

Figure 1-1 on page 57 depicts the features on the Stellaris LM3S9B92 microcontroller. Note that there are two on-chip buses that connect the core to the peripherals. The Advanced Peripheral Bus (APB) bus is the legacy bus. The Advanced High-Performance Bus (AHB) bus provides better back-to-back access performance than the APB bus.





In addition, the LM3S9B92 microcontroller offers the advantages of ARM's widely available development tools, System-on-Chip (SoC) infrastructure IP applications, and a large user community. Additionally, the microcontroller uses ARM's Thumb®-compatible Thumb-2 instruction set to reduce memory requirements and, thereby, cost. Finally, the LM3S9B92 microcontroller is code-compatible to all members of the extensive Stellaris family; providing flexibility to fit precise needs.

Texas Instruments offers a complete solution to get to market quickly, with evaluation and development boards, white papers and application notes, an easy-to-use peripheral driver library, and a strong support, sales, and distributor network.

## **1.2 Target Applications**

The Stellaris family is positioned for cost-conscious applications requiring significant control processing and connectivity capabilities such as:

- Gaming equipment
- Network appliances and switches
- Home and commercial site monitoring and control
- Electronic point-of-sale (POS) machines
- Motion control
- Medical instrumentation
- Remote connectivity and monitoring
- Test and measurement equipment
- Factory automation
- Fire and security
- Lighting control
- Transportation

## 1.3 Features

The LM3S9B92 microcontroller component features and general function are discussed in more detail in the following section.

#### 1.3.1 ARM Cortex-M3 Processor Core

All members of the Stellaris product family, including the LM3S9B92 microcontroller, are designed around an ARM Cortex-M3 processor core. The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

#### 1.3.1.1 Processor Core (see page 79)

- 32-bit ARM Cortex-M3 architecture optimized for small-footprint embedded applications
- 80-MHz operation; 100 DMIPS performance
- Outstanding processing performance combined with fast interrupt handling
- Thumb-2 mixed 16-/32-bit instruction set delivers the high performance expected of a 32-bit ARM core in a compact memory size usually associated with 8- and 16-bit devices, typically in the range of a few kilobytes of memory for microcontroller-class applications
  - Single-cycle multiply instruction and hardware divide

- Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control
- Unaligned data access, enabling data to be efficiently packed into memory
- Fast code execution permits slower processor clock or increases sleep mode time
- Harvard architecture characterized by separate buses for instruction and data
- Efficient processor core, system and memories
- Hardware division and fast digital-signal-processing orientated multiply accumulate
- Saturating arithmetic for signal processing
- Deterministic, high-performance interrupt handling for time-critical applications
- Memory protection unit (MPU) to provide a privileged mode for protected operating system functionality
- Enhanced system debug with extensive breakpoint and trace capabilities
- Serial Wire Debug and Serial Wire Trace reduce the number of pins required for debugging and tracing
- Migration from the ARM7 processor family for better performance and power efficiency
- Optimized for single-cycle Flash memory usage
- Ultra-low power consumption with integrated sleep modes

#### 1.3.1.2 System Timer (SysTick) (see page 122)

ARM Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit, clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer that fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine
- A high-speed alarm timer using the system clock
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter
- A simple counter used to measure time to completion and time used
- An internal clock-source control based on missing/meeting durations.

#### 1.3.1.3 Nested Vectored Interrupt Controller (NVIC) (see page 123)

The LM3S9B92 controller includes the ARM Nested Vectored Interrupt Controller (NVIC). The NVIC and Cortex-M3 prioritize and handle all exceptions in Handler Mode. The processor state is automatically stored to the stack on an exception and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The interrupt vector is fetched in parallel to the state saving, enabling efficient interrupt entry. The processor supports tail-chaining, meaning that

back-to-back interrupts can be performed without the overhead of state saving and restoration. Software can set eight priority levels on 7 exceptions (system handlers) and 53 interrupts.

- Deterministic, fast interrupt processing: always 12 cycles, or just 6 cycles with tail-chaining
- External non-maskable interrupt signal (NMI) available for immediate execution of NMI handler for safety critical applications
- Dynamically reprioritizable interrupts
- Exceptional interrupt handling via hardware implementation of required register manipulations

#### 1.3.1.4 System Control Block (SCB) (see page 125)

The SCB provides system implementation information and system control, including configuration, control, and reporting of system exceptions.

#### 1.3.1.5 Memory Protection Unit (MPU) (see page 125)

The MPU supports the standard ARM7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

#### 1.3.2 On-Chip Memory

The LM3S9B92 microcontroller is integrated with the following set of on-chip memory and features:

- 96 KB single-cycle SRAM
- 256 KB single-cycle Flash memory up to 50 MHz; a prefetch buffer improves performance above 50 MHz
- Internal ROM loaded with StellarisWare software:
  - Stellaris Peripheral Driver Library
  - Stellaris Boot Loader
  - Advanced Encryption Standard (AES) cryptography tables
  - Cyclic Redundancy Check (CRC) error detection functionality

#### 1.3.2.1 SRAM (see page 309)

The LM3S9B92 microcontroller provides 96 KB of single-cycle on-chip SRAM. The internal SRAM of the Stellaris devices is located at offset 0x2000.0000 of the device memory map.

Because read-modify-write (RMW) operations are very time consuming, ARM has introduced *bit-banding* technology in the Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

Data can be transferred to and from the SRAM using the Micro Direct Memory Access Controller ( $\mu$ DMA).

#### 1.3.2.2 Flash Memory (see page 311)

The LM3S9B92 microcontroller provides 256 KB of single-cycle on-chip Flash memory (above 50 MHz, the Flash memory can be accessed in a single cycle as long as the code is linear; branches incur a one-cycle stall). The Flash memory is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s.

These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

#### 1.3.2.3 ROM (see page 309)

The LM3S9B92 ROM is preprogrammed with the following software and programs:

- Stellaris Peripheral Driver Library
- Stellaris Boot Loader
- Advanced Encryption Standard (AES) cryptography tables
- Cyclic Redundancy Check (CRC) error-detection functionality

The Stellaris Peripheral Driver Library is a royalty-free software library for controlling on-chip peripherals with a boot-loader capability. The library performs both peripheral initialization and control functions, with a choice of polled or interrupt-driven peripheral support. In addition, the library is designed to take full advantage of the stellar interrupt performance of the ARM Cortex-M3 core. No special pragmas or custom assembly code prologue/epilogue functions are required. For applications that require in-field programmability, the royalty-free Stellaris Boot Loader can act as an application loader and support in-field firmware updates.

The Advanced Encryption Standard (AES) is a publicly defined encryption standard used by the U.S. Government. AES is a strong encryption method with reasonable performance and size. In addition, it is fast in both hardware and software, is fairly easy to implement, and requires little memory. The Texas Instruments encryption package is available with full source code, and is based on lesser general public license (LGPL) source. An LGPL means that the code can be used within an application without any copyleft implications for the application (the code does not automatically become open source). Modifications to the package source, however, must be open source.

CRC (Cyclic Redundancy Check) is a technique to validate a span of data has the same contents as when previously checked. This technique can be used to validate correct receipt of messages (nothing lost or modified in transit), to validate data after decompression, to validate that Flash memory contents have not been changed, and for other cases where the data needs to be validated. A CRC is preferred over a simple checksum (e.g. XOR all bits) because it catches changes more readily.

### 1.3.3 External Peripheral Interface (see page 459)

The External Peripheral Interface (EPI) provides access to external devices using a parallel path. Unlike communications peripherals such as SSI, UART, and I<sup>2</sup>C, the EPI is designed to act like a bus to external peripherals and memory.

The EPI has the following features:

- 8/16/32-bit dedicated parallel bus for external peripherals and memory
- Memory interface supports contiguous memory access independent of data bus width, thus enabling code execution directly from SDRAM, SRAM and Flash memory
- Blocking and non-blocking reads

- Separates processor from timing details through use of an internal write FIFO
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
  - Separate channels for read and write
  - Read channel request asserted by programmable levels on the internal non-blocking read FIFO (NBRFIFO)
  - Write channel request asserted by empty on the internal write FIFO (WFIFO)

The EPI supports three primary functional modes: Synchronous Dynamic Random Access Memory (SDRAM) mode, Traditional Host-Bus mode, and General-Purpose mode. The EPI module also provides custom GPIOs; however, unlike regular GPIOs, the EPI module uses a FIFO in the same way as a communication mechanism and is speed-controlled using clocking.

- Synchronous Dynamic Random Access Memory (SDRAM) mode
  - Supports x16 (single data rate) SDRAM at up to 50 MHz
  - Supports low-cost SDRAMs up to 64 MB (512 megabits)
  - Includes automatic refresh and access to all banks/rows
  - Includes a Sleep/Standby mode to keep contents active with minimal power draw
  - Multiplexed address/data interface for reduced pin count
- Host-Bus mode
  - Traditional x8 and x16 MCU bus interface capabilities
  - Similar device compatibility options as PIC, ATmega, 8051, and others
  - Access to SRAM, NOR Flash memory, and other devices, with up to 1 MB of addressing in unmultiplexed mode and 256 MB in multiplexed mode (512 MB in Host-Bus 16 mode with no byte selects)
  - Support of both muxed and de-muxed address and data
  - Access to a range of devices supporting the non-address FIFO x8 and x16 interface variant, with support for external FIFO (XFIFO) EMPTY and FULL signals
  - Speed controlled, with read and write data wait-state counters
  - Chip select modes include ALE, CSn, Dual CSn and ALE with dual CSn
  - Manual chip-enable (or use extra address pins)
- General-Purpose mode
  - Wide parallel interfaces for fast communications with CPLDs and FPGAs
  - Data widths up to 32 bits
  - Data rates up to 150 MB/second

- Optional "address" sizes from 4 bits to 20 bits
- Optional clock output, read/write strobes, framing (with counter-based size), and clock-enable input
- General parallel GPIO
  - 1 to 32 bits, FIFOed with speed control
  - Useful for custom peripherals or for digital data acquisition and actuator controls

#### 1.3.4 Serial Communications Peripherals

The LM3S9B92 controller supports both asynchronous and synchronous serial communications with:

- 10/100 Ethernet MAC and PHY
- Two CAN 2.0 A/B controllers
- USB 2.0 OTG/Host/Device
- Three UARTs with IrDA and ISO 7816 support (one UART with modem flow control and status)
- Two I<sup>2</sup>C modules
- Two Synchronous Serial Interface modules (SSI)
- Integrated Interchip Sound (I<sup>2</sup>S) module

The following sections provide more detail on each of these communications functions.

#### **1.3.4.1** Ethernet Controller (see page 916)

Ethernet is a frame-based computer networking technology for local area networks (LANs). Ethernet has been standardized as IEEE 802.3. This specification defines a number of wiring and signaling standards for the physical layer, two means of network access at the Media Access Control (MAC)/Data Link Layer, and a common addressing format.

The Stellaris Ethernet Controller consists of a fully integrated media access controller (MAC) and network physical (PHY) interface and has the following features:

- Conforms to the IEEE 802.3-2002 specification
  - 10BASE-T/100BASE-TX IEEE-802.3 compliant. Requires only a dual 1:1 isolation transformer interface to the line
  - 10BASE-T/100BASE-TX ENDEC, 100BASE-TX scrambler/descrambler
  - Full-featured auto-negotiation
- Multiple operational modes
  - Full- and half-duplex 100 Mbps
  - Full- and half-duplex 10 Mbps

- Power-saving and power-down modes
- Highly configurable
  - Programmable MAC address
  - LED activity selection
  - Promiscuous mode support
  - CRC error-rejection control
  - User-configurable interrupts
- Physical media manipulation
  - MDI/MDI-X cross-over support through software assist
  - Register-programmable transmit amplitude
  - Automatic polarity correction and 10BASE-T signal reception
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
  - Separate channels for transmit and receive
  - Receive channel request asserted on packet receipt
  - Transmit channel request asserted on empty transmit FIFO

#### 1.3.4.2 Controller Area Network (see page 865)

Controller Area Network (CAN) is a multicast shared serial-bus standard for connecting electronic control units (ECUs). CAN was specifically designed to be robust in electromagnetically noisy environments and can utilize a differential balanced line like RS-485 or twisted-pair wire. Originally created for automotive purposes, it is now used in many embedded control applications (for example, industrial or medical). Bit rates up to 1 Mbps are possible at network lengths below 40 meters. Decreased bit rates allow longer network distances (for example, 125 Kbps at 500m).

A transmitter sends a message to all CAN nodes (broadcasting). Each node decides on the basis of the identifier received whether it should process the message. The identifier also determines the priority that the message enjoys in competition for bus access. Each CAN message can transmit from 0 to 8 bytes of user information.

The LM3S9B92 microcontroller includes two CAN units with the following features:

- CAN protocol version 2.0 part A/B
- Bit rates up to 1 Mbps
- 32 message objects with individual identifier masks
- Maskable interrupt
- Disable Automatic Retransmission mode for Time-Triggered CAN (TTCAN) applications
- Programmable Loopback mode for self-test operation

- Programmable FIFO mode enables storage of multiple message objects
- Gluelessly attaches to an external CAN transceiver through the CANnTX and CANnRX signals

#### 1.3.4.3 USB (see page 975)

Universal Serial Bus (USB) is a serial bus standard designed to allow peripherals to be connected and disconnected using a standardized interface without rebooting the system.

The LM3S9B92 microcontroller supports three configurations in USB 2.0 full and low speed: USB Device, USB Host, and USB On-The-Go (negotiated on-the-go as host or device when connected to other USB-enabled systems).

The USB module has the following features:

- Complies with USB-IF certification standards
- USB 2.0 full-speed (12 Mbps) and low-speed (1.5 Mbps) operation with integrated PHY
- 4 transfer types: Control, Interrupt, Bulk, and Isochronous
- 32 endpoints
  - 1 dedicated control IN endpoint and 1 dedicated control OUT endpoint
  - 15 configurable IN endpoints and 15 configurable OUT endpoints
- 4 KB dedicated endpoint memory: one endpoint may be defined for double-buffered 1023-byte isochronous packet size
- VBUS droop and valid ID detection and interrupt
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
  - Separate channels for transmit and receive for up to three IN endpoints and three OUT endpoints
  - Channel requests asserted when FIFO contains required amount of data

#### 1.3.4.4 UART (see page 684)

A Universal Asynchronous Receiver/Transmitter (UART) is an integrated circuit used for RS-232C serial communications, containing a transmitter (parallel-to-serial converter) and a receiver (serial-to-parallel converter), each clocked separately.

The LM3S9B92 microcontroller includes three fully programmable 16C550-type UARTs. Although the functionality is similar to a 16C550 UART, this UART design is not register compatible. The UART can generate individually masked interrupts from the Rx, Tx, modem flow control, modem status, and error conditions. The module generates a single combined interrupt when any of the interrupts are asserted and are unmasked.

The three UARTs have the following features:

- Programmable baud-rate generator allowing speeds up to 5 Mbps for regular speed (divide by 16) and 10 Mbps for high speed (divide by 8)
- Separate 16x8 transmit (TX) and receive (RX) FIFOs to reduce CPU interrupt service loading

- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Standard asynchronous communication bits for start, stop, and parity
- Line-break generation and detection
- Fully programmable serial interface characteristics
  - 5, 6, 7, or 8 data bits
  - Even, odd, stick, or no-parity bit generation/detection
  - 1 or 2 stop bit generation
- IrDA serial-IR (SIR) encoder/decoder providing
  - Programmable use of IrDA Serial Infrared (SIR) or UART input/output
  - Support of IrDA SIR encoder/decoder functions for data rates up to 115.2 Kbps half-duplex
  - Support of normal 3/16 and low-power (1.41-2.23 μs) bit durations
  - Programmable internal clock generator enabling division of reference clock by 1 to 256 for low-power mode bit duration
- Support for communication with ISO 7816 smart cards
- Full modem handshake support (on UART1)
- LIN protocol support
- Standard FIFO-level and End-of-Transmission interrupts
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
  - Separate channels for transmit and receive
  - Receive single request asserted when data is in the FIFO; burst request asserted at programmed FIFO level
  - Transmit single request asserted when there is space in the FIFO; burst request asserted at programmed FIFO level

#### 1.3.4.5 I<sup>2</sup>C (see page 790)

The Inter-Integrated Circuit (I<sup>2</sup>C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL). The I<sup>2</sup>C bus interfaces to external I<sup>2</sup>C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I<sup>2</sup>C bus may also be used for system testing and diagnostic purposes in product development and manufacture.

Each device on the  $I^2C$  bus can be designated as either a master or a slave. Each  $I^2C$  module supports both sending and receiving data as either a master or a slave and can operate simultaneously as both a master and a slave. Both the  $I^2C$  master and slave can generate interrupts.

The LM3S9B92 microcontroller includes two I<sup>2</sup>C modules with the following features:

- Devices on the I<sup>2</sup>C bus can be designated as either a master or a slave
  - Supports both transmitting and receiving data as either a master or a slave
  - Supports simultaneous master and slave operation
- Four I<sup>2</sup>C modes
  - Master transmit
  - Master receive
  - Slave transmit
  - Slave receive
- Two transmission speeds: Standard (100 Kbps) and Fast (400 Kbps)
- Master and slave interrupt generation
  - Master generates interrupts when a transmit or receive operation completes (or aborts due to an error)
  - Slave generates interrupts when data has been transferred or requested by a master or when a START or STOP condition is detected
- Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode

#### 1.3.4.6 SSI (see page 748)

Synchronous Serial Interface (SSI) is a four-wire bi-directional communications interface that converts data between parallel and serial. The SSI module performs serial-to-parallel conversion on data received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral device. The SSI module can be configured as either a master or slave device. As a slave device, the SSI module can also be configured to disable its output, which allows a master device to be coupled with multiple slave devices. The TX and RX paths are buffered with separate internal FIFOs.

The SSI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the SSI module's input clock. Bit rates are generated based on the input clock and the maximum bit rate is determined by the connected peripheral.

The LM3S9B92 microcontroller includes two SSI modules with the following features:

- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Master or slave operation
- Programmable clock bit rate and prescaler

- Separate transmit and receive FIFOs, each 16 bits wide and 8 locations deep
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing
- Standard FIFO-based interrupts and End-of-Transmission interrupt
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
  - Separate channels for transmit and receive
  - Receive single request asserted when data is in the FIFO; burst request asserted when FIFO contains 4 entries
  - Transmit single request asserted when there is space in the FIFO; burst request asserted when FIFO contains 4 entries

#### 1.3.4.7 Inter-Integrated Circuit Sound (I<sup>2</sup>S) Interface (see page 828)

The I<sup>2</sup>S interface is a configurable serial audio core that contains a transmit module and a receive module. The module is configurable for the I<sup>2</sup>S as well as Left-Justified and Right-Justified serial audio formats. Data can be in one of four modes: Stereo, Mono, Compact 16-bit Stereo and Compact 8-Bit Stereo.

The transmit and receive modules each have an 8-entry audio-sample FIFO. An audio sample can consist of a Left and Right Stereo sample, a Mono sample, or a Left and Right Compact Stereo sample. In Compact 16-Bit Stereo, each FIFO entry contains both the 16-bit left and 16-bit right samples, allowing efficient data transfers and requiring less memory space. In Compact 8-bit Stereo, each FIFO entry contains an 8-bit left and an 8-bit right sample, reducing memory requirements further.

Both the transmitter and receiver are capable of being a master or a slave.

The Stellaris I<sup>2</sup>S interface has the following features:

- Configurable audio format supporting I<sup>2</sup>S, Left-justification, and Right-justification
- Configurable sample size from 8 to 32 bits
- Mono and Stereo support
- 8-, 16-, and 32-bit FIFO interface for packing memory
- Independent transmit and receive 8-entry FIFOs
- Configurable FIFO-level interrupt and µDMA requests
- Independent transmit and receive MCLK direction control
- Transmit and receive internal MCLK sources
- Independent transmit and receive control for serial clock and word select
- MCLK and SCLK can be independently set to master or slave
- Configurable transmit zero or last sample when FIFO empty

- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
  - Separate channels for transmit and receive
  - Burst requests
  - Channel requests asserted when FIFO contains required amount of data

#### 1.3.5 System Integration

The LM3S9B92 microcontroller provides a variety of standard system functions integrated into the device, including:

- Direct Memory Access Controller (DMA)
- System control and clocks including on-chip precision 16-MHz oscillator
- Four 32-bit timers (up to eight 16-bit), with real-time clock capability
- Eight Capture Compare PWM (CCP) pins
- Two Watchdog Timers
  - One timer runs off the main oscillator
  - One timer runs off the precision internal oscillator
- Up to 65 GPIOs, depending on configuration
  - Highly flexible pin muxing allows use as GPIO or one of several peripheral functions
  - Independently configurable to 2, 4 or 8 mA drive capability
  - Up to 4 GPIOs can have 18 mA drive capability

The following sections provide more detail on each of these functions.

#### 1.3.5.1 Direct Memory Access (see page 345)

The LM3S9B92 microcontroller includes a Direct Memory Access (DMA) controller, known as micro-DMA ( $\mu$ DMA). The  $\mu$ DMA controller provides a way to offload data transfer tasks from the Cortex-M3 processor, allowing for more efficient use of the processor and the available bus bandwidth. The  $\mu$ DMA controller can perform transfers between memory and peripherals. It has dedicated channels for each supported on-chip module and can be programmed to automatically perform transfers between peripherals and memory as the peripheral is ready to transfer more data. The  $\mu$ DMA controller provides the following features:

- ARM PrimeCell<sup>®</sup> 32-channel configurable µDMA controller
- Support for memory-to-memory, memory-to-peripheral, and peripheral-to-memory in multiple transfer modes
  - Basic for simple transfer scenarios
  - Ping-pong for continuous data flow
  - Scatter-gather for a programmable list of up to 256 arbitrary transfers initiated from a single request
- Highly flexible and configurable channel operation

- Independently configured and operated channels
- Dedicated channels for supported on-chip modules
- Primary and secondary channel assignments
- One channel each for receive and transmit path for bidirectional modules
- Dedicated channel for software-initiated transfers
- Per-channel configurable priority scheme
- Optional software-initiated requests for any channel
- Two levels of priority
- Design optimizations for improved bus access performance between µDMA controller and the processor core
  - µDMA controller access is subordinate to core access
  - RAM striping
  - Peripheral bus segmentation
- Data sizes of 8, 16, and 32 bits
- Transfer size is programmable in binary steps from 1 to 1024
- Source and destination address increment size of byte, half-word, word, or no increment
- Maskable peripheral requests

#### 1.3.5.2 System Control and Clocks (see page 200)

System control determines the overall operation of the device. It provides information about the device, controls power-saving features, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.

- Device identification information: version, part number, SRAM size, Flash memory size, and so on
- Power control
  - On-chip fixed Low Drop-Out (LDO) voltage regulator
  - Low-power options for microcontroller: Sleep and Deep-sleep modes with clock gating
  - Low-power options for on-chip modules: software controls shutdown of individual peripherals and memory
  - 3.3-V supply brown-out detection and reporting via interrupt or reset
- Multiple clock sources for microcontroller system clock
  - Precision Oscillator (PIOSC): On-chip resource providing a 16 MHz ±1% frequency at room temperature

- 16 MHz ±3% across temperature
- Can be recalibrated with 7-bit trim resolution
- Software power down control for low power modes
- Main Oscillator (MOSC): A frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSC0 input pin, or an external crystal is connected across the OSC0 input and OSC1 output pins.
  - External crystal used with or without on-chip PLL: select supported frequencies from 1 MHz to 16.384 MHz.
  - External oscillator: from DC to maximum device speed
- Internal 30-kHz Oscillator: on chip resource providing a 30 kHz ± 50% frequency, used during power-saving modes
- Flexible reset sources
  - Power-on reset (POR)
  - Reset pin assertion
  - Brown-out reset (BOR) detector alerts to system power drops
  - Software reset
  - Watchdog timer reset
  - MOSC failure

#### 1.3.5.3 **Programmable Timers (see page 532)**

Programmable timers can be used to count or time external events that drive the Timer input pins. Each GPTM block provides two 16-bit timers/counters that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC). Timers can also be used to trigger analog-to-digital (ADC) conversions.

The General-Purpose Timer Module (GPTM) contains four GPTM blocks with the following functional options:

- Operating modes:
  - 16- or 32-bit programmable one-shot timer
  - 16- or 32-bit programmable periodic timer
  - 16-bit general-purpose timer with an 8-bit prescaler
  - 32-bit Real-Time Clock (RTC) when using an external 32.768-KHz clock as the input
  - 16-bit input-edge count- or time-capture modes
  - 16-bit PWM mode with software-programmable output inversion of the PWM signal
- Count up or down
- Eight Capture Compare PWM pins (CCP)
- Daisy chaining of timer modules to allow a single timer to initiate multiple timing events

- ADC event trigger
- User-enabled stalling when the microcontroller asserts CPU Halt flag during debug (excluding RTC mode)
- Ability to determine the elapsed time between the assertion of the timer interrupt and entry into the interrupt service routine.
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
  - Dedicated channel for each timer
  - Burst request generated on timer interrupt

#### 1.3.5.4 CCP Pins (see page 540)

Capture Compare PWM pins (CCP) can be used by the General-Purpose Timer Module to time/count external events using the CCP pin as an input. Alternatively, the GPTM can generate a simple PWM output on the CCP pin.

The LM3S9B92 microcontroller includes eight Capture Compare PWM pins (CCP) that can be programmed to operate in the following modes:

- Capture: The GP Timer is incremented/decremented by programmed events on the CCP input. The GP Timer captures and stores the current timer value when a programmed event occurs.
- Compare: The GP Timer is incremented/decremented by programmed events on the CCP input. The GP Timer compares the current value with a stored value and generates an interrupt when a match occurs.
- PWM: The GP Timer is incremented/decremented by the system clock. A PWM signal is generated based on a match between the counter value and a value stored in a match register and is output on the CCP pin.

#### 1.3.5.5 Watchdog Timers (see page 579)

A watchdog timer is used to regain control when a system has failed due to a software error or to the failure of an external device to respond in the expected way. The Stellaris Watchdog Timer can generate an interrupt or a reset when a time-out value is reached. In addition, the Watchdog Timer is ARM FiRM-compliant and can be configured to generate an interrupt to the microcontroller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

The LM3S9B92 microcontroller has two Watchdog Timer modules: Watchdog Timer 0 uses the system clock for its timer clock; Watchdog Timer 1 uses the PIOSC as its timer clock. The Stellaris Watchdog Timer module has the following features:

- 32-bit down counter with a programmable load register
- Separate watchdog clock with an enable
- Programmable interrupt generation logic with interrupt masking
- Lock register protection from runaway software
- Reset generation logic with an enable/disable
■ User-enabled stalling when the microcontroller asserts the CPU Halt flag during debug

#### 1.3.5.6 Programmable GPIOs (see page 404)

General-purpose input/output (GPIO) pins offer flexibility for a variety of connections. The Stellaris GPIO module is comprised of nine physical GPIO blocks, each corresponding to an individual GPIO port. The GPIO module is FiRM-compliant (compliant to the ARM Foundation IP for Real-Time Microcontrollers specification) and supports 0-65 programmable input/output pins. The number of GPIOs available depends on the peripherals being used (see "Signal Tables" on page 1230 for the signals available to each GPIO pin).

- Up to 65 GPIOs, depending on configuration
- Highly flexible pin muxing allows use as GPIO or one of several peripheral functions
- 5-V-tolerant in input configuration
- Two means of port access: either Advanced High-Performance Bus (AHB) with better back-to-back access performance, or the legacy Advanced Peripheral Bus (APB) for backwards-compatibility with existing code
- Fast toggle capable of a change every clock cycle for ports on AHB, every two clock cycles for ports on APB
- Programmable control for GPIO interrupts
  - Interrupt generation masking
  - Edge-triggered on rising, falling, or both
  - Level-sensitive on High or Low values
- Bit masking in both read and write operations through address lines
- Can be used to initiate an ADC sample sequence
- Pins configured as digital inputs are Schmitt-triggered
- Programmable control for GPIO pad configuration
  - Weak pull-up or pull-down resistors
  - 2-mA, 4-mA, and 8-mA pad drive for digital communication; up to four pads can sink 18-mA for high-current applications
  - Slew rate control for the 8-mA drive
  - Open drain enables
  - Digital input enables

#### 1.3.6 Advanced Motion Control

The LM3S9B92 microcontroller provides motion control functions integrated into the device, including:

• Eight advanced PWM outputs for motion and energy applications

- Four fault inputs to promote low-latency shutdown
- Two Quadrature Encoder Inputs (QEI)

The following provides more detail on these motion control functions.

#### 1.3.6.1 **PWM** (see page 1128)

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control. The LM3S9B92 PWM module consists of four PWM generator blocks and a control block. Each PWM generator block contains one timer (16-bit down or up/down counter), two comparators, a PWM signal generator, a dead-band generator, and an interrupt/ADC-trigger selector. Each PWM generator block produces two PWM signals that can either be independent signals or a single pair of complementary signals with dead-band delays inserted.

Each PWM generator has the following features:

- Four fault-condition handling inputs to quickly provide low-latency shutdown and prevent damage to the motor being controlled
- One 16-bit counter
  - Runs in Down or Up/Down mode
  - Output frequency controlled by a 16-bit load value
  - Load value updates can be synchronized
  - Produces output signals at zero and load value
- Two PWM comparators
  - Comparator value updates can be synchronized
  - Produces output signals on match
- PWM signal generator
  - Output PWM signal is constructed based on actions taken as a result of the counter and PWM comparator output signals
  - Produces two independent PWM signals
- Dead-band generator
  - Produces two PWM signals with programmable dead-band delays suitable for driving a half-H bridge
  - Can be bypassed, leaving input PWM signals unmodified
- Can initiate an ADC sample sequence

The control block determines the polarity of the PWM signals and which signals are passed through to the pins. The output of the PWM generation blocks are managed by the output control block before being passed to the device pins. The PWM control block has the following options:

- PWM output enable of each PWM signal
- Optional output inversion of each PWM signal (polarity control)
- Optional fault handling for each PWM signal
- Synchronization of timers in the PWM generator blocks
- Synchronization of timer/comparator updates across the PWM generator blocks
- Extended PWM synchronization of timer/comparator updates across the PWM generator blocks
- Interrupt status summary of the PWM generator blocks
- Extended PWM fault handling, with multiple fault signals, programmable polarities, and filtering
- PWM generators can be operated independently or synchronized with other generators

#### 1.3.6.2 QEI (see page 1205)

A quadrature encoder, also known as a 2-channel incremental encoder, converts linear displacement into a pulse signal. By monitoring both the number of pulses and the relative phase of the two signals, the position, direction of rotation, and speed can be tracked. In addition, a third channel, or index signal, can be used to reset the position counter. The Stellaris quadrature encoder with index (QEI) module interprets the code produced by a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, it can capture a running estimate of the velocity of the encoder wheel. The input frequency of the QEI inputs may be as high as 1/4 of the processor frequency (for example, 20 MHz for a 80-MHz system).

The LM3S9B92 microcontroller includes two QEI modules providing control of two motors at the same time with the following features:

- Position integrator that tracks the encoder position
- Programmable noise filter on the inputs
- Velocity capture using built-in timer
- The input frequency of the QEI inputs may be as high as 1/4 of the processor frequency (for example, 12.5 MHz for a 50-MHz system)
- Interrupt generation on:
  - Index pulse
  - Velocity-timer expiration
  - Direction change
  - Quadrature error detection

## 1.3.7 Analog

The LM3S9B92 microcontroller provides analog functions integrated into the device, including:

 Two 10-bit Analog-to-Digital Converters (ADC) with 16 analog input channels and a sample rate of one million samples/second

- Three analog comparators
- 16 digital comparators
- On-chip voltage regulator

The following provides more detail on these analog functions.

#### 1.3.7.1 ADC (see page 604)

An analog-to-digital converter (ADC) is a peripheral that converts a continuous analog voltage to a discrete digital number. The Stellaris ADC module features 10-bit conversion resolution and supports 16 input channels plus an internal temperature sensor. Four buffered sample sequencers allow rapid sampling of up to 16 analog input sources without controller intervention. Each sample sequencer provides flexible programming with fully configurable input source, trigger events, interrupt generation, and sequencer priority. Each ADC module has a digital comparator function that allows the conversion value to be diverted to a comparison unit that provides eight digital comparators.

The LM3S9B92 microcontroller provides two ADC modules with the following features:

- 16 shared analog input channels
- Single-ended and differential-input configurations
- On-chip internal temperature sensor
- Maximum sample rate of one million samples/second
- Optional phase shift in sample time programmable from 22.5° to 337.5°
- Four programmable sample conversion sequencers from one to eight entries long, with corresponding conversion result FIFOs
- Flexible trigger control
  - Controller (software)
  - Timers
  - Analog Comparators
  - PWM
  - GPIO
- Hardware averaging of up to 64 samples
- Digital comparison unit providing eight digital comparators
- Converter uses an internal 3-V reference or an external reference
- Power and ground for the analog circuitry is separate from the digital power and ground
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
  - Dedicated channel for each sample sequencer

ADC module uses burst requests for DMA

#### 1.3.7.2 Analog Comparators (see page 1114)

An analog comparator is a peripheral that compares two analog voltages and provides a logical output that signals the comparison result. The LM3S9B92 microcontroller provides three independent integrated analog comparators that can be configured to drive an output or generate an interrupt or ADC event.

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts or triggers to the ADC to cause it to start capturing a sample sequence. The interrupt generation and ADC triggering logic is separate. This means, for example, that an interrupt can be generated on a rising edge and the ADC triggered on a falling edge.

The LM3S9B92 microcontroller provides three independent integrated analog comparators with the following functions:

- Compare external pin input to external pin input or to internal programmable voltage reference
- Compare a test voltage against any one of the following voltages:
  - An individual external reference voltage
  - A shared single external reference voltage
  - A shared internal reference voltage

#### 1.3.8 JTAG and ARM Serial Wire Debug (see page 188)

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging. Texas Instruments replaces the ARM SW-DP and JTAG-DP with the ARM Serial Wire JTAG Debug Port (SWJ-DP) interface. The SWJ-DP interface combines the SWD and JTAG debug ports into one module providing all the normal JTAG debug and test functionality plus real-time access to system memory without halting the core or requiring any target resident code. The SWJ-DP interface has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions: BYPASS, IDCODE, SAMPLE/PRELOAD, EXTEST and INTEST
- ARM additional instructions: APACC, DPACC and ABORT
- Integrated ARM Serial Wire Debug (SWD)
  - Serial Wire JTAG Debug Port (SWJ-DP)
  - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints

- Data Watchpoint and Trace (DWT) unit for implementing watchpoints, trigger resources, and system profiling
- Instrumentation Trace Macrocell (ITM) for support of printf style debugging
- Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer

## **1.3.9** Packaging and Temperature

- Industrial-range (-40°C to 85°C) 100-pin RoHS-compliant LQFP package
- Industrial-range (-40°C to 85°C) 108-ball RoHS-compliant BGA package

## **1.4 Hardware Details**

Details on the pins and package can be found in the following sections:

- "Pin Diagram" on page 1228
- "Signal Tables" on page 1230
- "Operating Characteristics" on page 1308
- "Electrical Characteristics" on page 1309
- "Package Information" on page 1392

# 2 The Cortex-M3 Processor

The ARM® Cortex<sup>™</sup>-M3 processor provides a high-performance, low-cost platform that meets the system requirements of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts. Features include:

- 32-bit ARM<sup>®</sup> Cortex<sup>™</sup>-M3 architecture optimized for small-footprint embedded applications
- 80-MHz operation; 100 DMIPS performance
- Outstanding processing performance combined with fast interrupt handling
- Thumb-2 mixed 16-/32-bit instruction set delivers the high performance expected of a 32-bit ARM core in a compact memory size usually associated with 8- and 16-bit devices, typically in the range of a few kilobytes of memory for microcontroller-class applications
  - Single-cycle multiply instruction and hardware divide
  - Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control
  - Unaligned data access, enabling data to be efficiently packed into memory
- Fast code execution permits slower processor clock or increases sleep mode time
- Harvard architecture characterized by separate buses for instruction and data
- Efficient processor core, system and memories
- Hardware division and fast digital-signal-processing orientated multiply accumulate
- Saturating arithmetic for signal processing
- Deterministic, high-performance interrupt handling for time-critical applications
- Memory protection unit (MPU) to provide a privileged mode for protected operating system functionality
- Enhanced system debug with extensive breakpoint and trace capabilities
- Serial Wire Debug and Serial Wire Trace reduce the number of pins required for debugging and tracing
- Migration from the ARM7 processor family for better performance and power efficiency
- Optimized for single-cycle Flash memory usage
- Ultra-low power consumption with integrated sleep modes

The Stellaris<sup>®</sup> family of microcontrollers builds on this core to bring high-performance 32-bit computing to cost-sensitive embedded microcontroller applications, such as factory automation and control, industrial control power devices, building and home automation, and stepper motor control.

This chapter provides information on the Stellaris implementation of the Cortex-M3 processor, including the programming model, the memory model, the exception model, fault handling, and power management.

For technical details on the instruction set, see the Cortex<sup>™</sup>-M3/M4 Instruction Set Technical User's Manual.

# 2.1 Block Diagram

The Cortex-M3 processor is built on a high-performance processor core, with a 3-stage pipeline Harvard architecture, making it ideal for demanding embedded applications. The processor delivers exceptional power efficiency through an efficient instruction set and extensively optimized design, providing high-end processing hardware including a range of single-cycle and SIMD multiplication and multiply-with-accumulate capabilities, saturating arithmetic and dedicated hardware division.

To facilitate the design of cost-sensitive devices, the Cortex-M3 processor implements tightly coupled system components that reduce processor area while significantly improving interrupt handling and system debug capabilities. The Cortex-M3 processor implements a version of the Thumb® instruction set based on Thumb-2 technology, ensuring high code density and reduced program memory requirements. The Cortex-M3 instruction set provides the exceptional performance expected of a modern 32-bit architecture, with the high code density of 8-bit and 16-bit microcontrollers.

The Cortex-M3 processor closely integrates a nested interrupt controller (NVIC), to deliver industry-leading interrupt performance. The Stellaris NVIC includes a non-maskable interrupt (NMI) and provides eight interrupt priority levels. The tight integration of the processor core and NVIC provides fast execution of interrupt service routines (ISRs), dramatically reducing interrupt latency. The hardware stacking of registers and the ability to suspend load-multiple and store-multiple operations further reduce interrupt latency. Interrupt handlers do not require any assembler stubs which removes code overhead from the ISRs. Tail-chaining optimization also significantly reduces the overhead when switching from one ISR to another. To optimize low-power designs, the NVIC integrates with the sleep modes, including Deep-sleep mode, which enables the entire device to be rapidly powered down.



Figure 2-1. CPU Block Diagram

# 2.2 Overview

# 2.2.1 System-Level Interface

The Cortex-M3 processor provides multiple interfaces using AMBA® technology to provide high-speed, low-latency memory accesses. The core supports unaligned data accesses and implements atomic bit manipulation that enables faster peripheral controls, system spinlocks, and thread-safe Boolean data handling.

The Cortex-M3 processor has a memory protection unit (MPU) that provides fine-grain memory control, enabling applications to implement security privilege levels and separate code, data and stack on a task-by-task basis.

# 2.2.2 Integrated Configurable Debug

The Cortex-M3 processor implements a complete hardware debug solution, providing high system visibility of the processor and memory through either a traditional JTAG port or a 2-pin Serial Wire Debug (SWD) port that is ideal for microcontrollers and other small package devices. The Stellaris implementation replaces the ARM SW-DP and JTAG-DP with the ARM CoreSight<sup>™</sup>-compliant Serial Wire JTAG Debug Port (SWJ-DP) interface. The SWJ-DP interface combines the SWD and JTAG debug ports into one module. See the *ARM*® *Debug Interface V5 Architecture Specification* for details on SWJ-DP.

For system trace, the processor integrates an Instrumentation Trace Macrocell (ITM) alongside data watchpoints and a profiling unit. To enable simple and cost-effective profiling of the system trace events, a Serial Wire Viewer (SWV) can export a stream of software-generated messages, data trace, and profiling information through a single pin.

The Flash Patch and Breakpoint Unit (FPB) provides up to eight hardware breakpoint comparators that debuggers can use. The comparators in the FPB also provide remap functions of up to eight words in the program code in the CODE memory region. This enables applications stored in a read-only area of Flash memory to be patched in another area of on-chip SRAM or Flash memory. If a patch is required, the application programs the FPB to remap a number of addresses. When those addresses are accessed, the accesses are redirected to a remap table specified in the FPB configuration.

For more information on the Cortex-M3 debug capabilities, see the *ARM*® *Debug Interface V5 Architecture Specification*.

# 2.2.3 Trace Port Interface Unit (TPIU)

The TPIU acts as a bridge between the Cortex-M3 trace data from the ITM, and an off-chip Trace Port Analyzer, as shown in Figure 2-2 on page 82.





# 2.2.4 Cortex-M3 System Component Details

The Cortex-M3 includes the following system components:

SysTick

A 24-bit count-down timer that can be used as a Real-Time Operating System (RTOS) tick timer or as a simple counter (see "System Timer (SysTick)" on page 122).

Nested Vectored Interrupt Controller (NVIC)

An embedded interrupt controller that supports low latency interrupt processing (see "Nested Vectored Interrupt Controller (NVIC)" on page 123).

System Control Block (SCB)

The programming model interface to the processor. The SCB provides system implementation information and system control, including configuration, control, and reporting of system exceptions (see "System Control Block (SCB)" on page 125).

Memory Protection Unit (MPU)

Improves system reliability by defining the memory attributes for different memory regions. The MPU provides up to eight different regions and an optional predefined background region (see "Memory Protection Unit (MPU)" on page 125).

# 2.3 **Programming Model**

This section describes the Cortex-M3 programming model. In addition to the individual core register descriptions, information about the processor modes and privilege levels for software execution and stacks is included.

## 2.3.1 Processor Mode and Privilege Levels for Software Execution

The Cortex-M3 has two modes of operation:

Thread mode

Used to execute application software. The processor enters Thread mode when it comes out of reset.

Handler mode

Used to handle exceptions. When the processor has finished exception processing, it returns to Thread mode.

In addition, the Cortex-M3 has two privilege levels:

Unprivileged

In this mode, software has the following restrictions:

- Limited access to the MSR and MRS instructions and no use of the CPS instruction
- No access to the system timer, NVIC, or system control block
- Possibly restricted access to memory or peripherals
- Privileged

In this mode, software can use all the instructions and has access to all resources.

In Thread mode, the **CONTROL** register (see page 97) controls whether software execution is privileged or unprivileged. In Handler mode, software execution is always privileged.

Only privileged software can write to the **CONTROL** register to change the privilege level for software execution in Thread mode. Unprivileged software can use the SVC instruction to make a supervisor call to transfer control to privileged software.

#### 2.3.2 Stacks

The processor uses a full descending stack, meaning that the stack pointer indicates the last stacked item on the memory. When the processor pushes a new item onto the stack, it decrements the stack pointer and then writes the item to the new memory location. The processor implements two stacks:

the main stack and the process stack, with a pointer for each held in independent registers (see the **SP** register on page 87).

In Thread mode, the **CONTROL** register (see page 97) controls whether the processor uses the main stack or the process stack. In Handler mode, the processor always uses the main stack. The options for processor operations are shown in Table 2-1 on page 84.

Table 2-1. Summary of Processor Mode, Privilege Level, and Stack Use

Processor Mode	Use	Privilege Level	Stack Used
Thread	Applications	Privileged or unprivileged <sup>a</sup>	Main stack or process stack <sup>a</sup>
Handler	Exception handlers	Always privileged	Main stack

a. See CONTROL (page 97).

## 2.3.3 Register Map

Figure 2-3 on page 84 shows the Cortex-M3 register set. Table 2-2 on page 85 lists the Core registers. The core registers are not memory mapped and are accessed by register name, so the base address is n/a (not applicable) and there is no offset.



Figure 2-3. Cortex-M3 Register Set

Offset	Name	Туре	Reset	Description	See page
-	R0	R/W	-	Cortex General-Purpose Register 0	86
-	R1	R/W	-	Cortex General-Purpose Register 1	86
-	R2	R/W	-	Cortex General-Purpose Register 2	86
-	R3	R/W	-	Cortex General-Purpose Register 3	86
-	R4	R/W	-	Cortex General-Purpose Register 4	86
-	R5	R/W	-	Cortex General-Purpose Register 5	86
-	R6	R/W	_	Cortex General-Purpose Register 6	86
-	R7	R/W	_	Cortex General-Purpose Register 7	86
-	R8	R/W	_	Cortex General-Purpose Register 8	86
-	R9	R/W	_	Cortex General-Purpose Register 9	86
-	R10	R/W	_	Cortex General-Purpose Register 10	86
-	R11	R/W	_	Cortex General-Purpose Register 11	86
-	R12	R/W	_	Cortex General-Purpose Register 12	86
-	SP	R/W	-	Stack Pointer	87
-	LR	R/W	0xFFFF.FFFF	Link Register	88
-	PC	R/W	-	Program Counter	89
-	PSR	R/W	0x0100.0000	Program Status Register	90
-	PRIMASK	R/W	0x0000.0000	Priority Mask Register	94
-	FAULTMASK	R/W	0x0000.0000	Fault Mask Register	95
-	BASEPRI	R/W	0x0000.0000	Base Priority Mask Register	96
-	CONTROL	R/W	0x0000.0000	Control Register	97

Table 2-2. Processor Register Map

## 2.3.4 Register Descriptions

This section lists and describes the Cortex-M3 registers, in the order shown in Figure 2-3 on page 84. The core registers are not memory mapped and are accessed by register name rather than offset.

**Note:** The register type shown in the register descriptions refers to type during program execution in Thread mode and Handler mode. Debug access can differ.

Cortex General-Purpose Register 0 (R0)

Register 1: Cortex General-Purpose Register 0 (R0) Register 2: Cortex General-Purpose Register 1 (R1) Register 3: Cortex General-Purpose Register 2 (R2) Register 4: Cortex General-Purpose Register 3 (R3) Register 5: Cortex General-Purpose Register 4 (R4) Register 6: Cortex General-Purpose Register 5 (R5) Register 7: Cortex General-Purpose Register 6 (R6) Register 8: Cortex General-Purpose Register 7 (R7) Register 9: Cortex General-Purpose Register 7 (R7) Register 10: Cortex General-Purpose Register 9 (R9) Register 11: Cortex General-Purpose Register 10 (R10) Register 12: Cortex General-Purpose Register 11 (R11) Register 13: Cortex General-Purpose Register 12 (R12)

The **Rn** registers are 32-bit general-purpose registers for data operations and can be accessed from either privileged or unprivileged mode.

Type R/W, reset -31 25 30 29 28 27 24 16 26 23 22 21 20 19 18 17 DATA Туре R/W Reset 15 12 2 14 13 11 10 9 8 7 6 5 3 0 4 1 DATA Туре R/W Reset Bit/Field Name Description Туре Reset 31:0 DATA R/W Register data.

#### **Register 14: Stack Pointer (SP)**

The **Stack Pointer (SP)** is register R13. In Thread mode, the function of this register changes depending on the ASP bit in the **Control Register (CONTROL)** register. When the ASP bit is clear, this register is the **Main Stack Pointer (MSP)**. When the ASP bit is set, this register is the **Process Stack Pointer (PSP)**. On reset, the ASP bit is clear, and the processor loads the **MSP** with the value from address 0x0000.0000. The **MSP** can only be accessed in privileged mode; the **PSP** can be accessed in either privileged or unprivileged mode.

Type	R/W, res	et -														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	ſ	1	1 1	1	1 1	S	I I SP	[	1			1	r	r
Type Reset	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				1	1	1		s	i i SP		1			1	1	1
Type Reset	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:0		SF	<b>)</b>	R/	W	-	This	s field is t	he addro	ess of th	e stack p	ointer.			

# Stack Pointer (SP)

#### Register 15: Link Register (LR)

The **Link Register (LR)** is register R14, and it stores the return information for subroutines, function calls, and exceptions. **LR** can be accessed from either privileged or unprivileged mode.

EXC\_RETURN is loaded into **LR** on exception entry. See Table 2-10 on page 115 for the values and description.



July 03, 2014

## **Register 16: Program Counter (PC)**

Program Counter (PC)

The **Program Counter (PC)** is register R15, and it contains the current program address. On reset, the processor loads the **PC** with the value of the reset vector, which is at address 0x0000.0004. Bit 0 of the reset vector is loaded into the THUMB bit of the **EPSR** at reset and must be 1. The **PC** register can be accessed in either privileged or unprivileged mode.

Туре	R/W, res	set -														
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	I	1	ſ	1 1	P	C					ſ	I	'
Type Reset	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	I				P	C						I	'
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:0		PC	;	R/	W	-	This	field is t	he curre	nt progra	am addre	ess.			

#### **Register 17: Program Status Register (PSR)**

**Note:** This register is also referred to as **xPSR**.

The **Program Status Register (PSR)** has three functions, and the register bits are assigned to the different functions:

- Application Program Status Register (APSR), bits 31:27,
- Execution Program Status Register (EPSR), bits 26:24, 15:10
- Interrupt Program Status Register (IPSR), bits 6:0

The **PSR**, **IPSR**, and **EPSR** registers can only be accessed in privileged mode; the **APSR** register can be accessed in either privileged or unprivileged mode.

APSR contains the current state of the condition flags from previous instruction executions.

**EPSR** contains the Thumb state bit and the execution state bits for the If-Then (IT) instruction or the Interruptible-Continuable Instruction (ICI) field for an interrupted load multiple or store multiple instruction. Attempts to read the **EPSR** directly through application software using the MSR instruction always return zero. Attempts to write the **EPSR** using the MSR instruction in application software are always ignored. Fault handlers can examine the **EPSR** value in the stacked **PSR** to determine the operation that faulted (see "Exception Entry and Return" on page 113).

IPSR contains the exception type number of the current Interrupt Service Routine (ISR).

These registers can be accessed individually or as a combination of any two or all three registers, using the register name as an argument to the MSR or MRS instructions. For example, all of the registers can be read using **PSR** with the MRS instruction, or **APSR** only can be written to using **APSR** with the MSR instruction. page 90 shows the possible register combinations for the **PSR**. See the MRS and MSR instruction descriptions in the *Cortex*<sup>™</sup>-*M3/M4 Instruction Set Technical User's Manual* for more information about how to access the program status registers.

Register	Туре	Combination	
PSR	R/W <sup>a, b</sup>	APSR, EPSR, and IPSR	
IEPSR	RO	EPSR and IPSR	
IAPSR	R/W <sup>a</sup>	APSR and IPSR	
EAPSR	R/W <sup>b</sup>	APSR and EPSR	

#### Table 2-3. PSR Register Combinations

a. The processor ignores writes to the **IPSR** bits.

b. Reads of the EPSR bits return zero, and the processor ignores writes to these bits.

#### Program Status Register (PSR)

Type R/W, reset 0x0100.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	N	Z	С	V	Q	ICI	/ IT	THUMB	1	ſ		rese	rved			•
Туре	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			ICI	/ IT				reserved					ISRNUM			•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0							

Bit/Field	Name	Туре	Reset	Description
31	Ν	R/W	0	APSR Negative or Less Flag
				Value Description
				1 The previous operation result was negative or less than.
				0 The previous operation result was positive, zero, greater than, or equal.
				The value of this bit is only meaningful when accessing <b>PSR</b> or <b>APSR</b> .
30	Z	R/W	0	APSR Zero Flag
				Value Description
				1 The previous operation result was zero.
				0 The previous operation result was non-zero.
				The value of this bit is only meaningful when accessing <b>PSR</b> or <b>APSR</b> .
29	С	R/W	0	APSR Carry or Borrow Flag
				Value Description
				1 The previous add operation resulted in a carry bit or the previous subtract operation did not result in a borrow bit.
				0 The previous add operation did not result in a carry bit or the previous subtract operation resulted in a borrow bit.
				The value of this bit is only meaningful when accessing <b>PSR</b> or <b>APSR</b> .
28	V	R/W	0	APSR Overflow Flag
				Value Description
				1 The previous operation resulted in an overflow.
				0 The previous operation did not result in an overflow.
				The value of this bit is only meaningful when accessing <b>PSR</b> or <b>APSR</b> .
27	Q	R/W	0	APSR DSP Overflow and Saturation Flag
				Value Description
				1 DSP Overflow or saturation has occurred.
				0 DSP overflow or saturation has not occurred since reset or since the bit was last cleared.
				The value of this bit is only meaningful when accessing <b>PSR</b> or <b>APSR</b> .
				This bit is cleared by software using an MRS instruction.

Bit/Field	Name	Туре	Reset	Description
26:25	ICI / IT	RO	0x0	EPSR ICI / IT status
				These bits, along with bits 15:10, contain the Interruptible-Continuable Instruction (ICI) field for an interrupted load multiple or store multiple instruction or the execution state bits of the IT instruction.
				When EPSR holds the ICI execution state, bits 26:25 are zero.
				The If-Then block contains up to four instructions following an IT instruction. Each instruction in the block is conditional. The conditions for the instructions are either all the same, or some can be the inverse of others. See the <i>Cortex</i> <sup>TM</sup> - <i>M3/M4 Instruction Set Technical User's Manual</i> for more information.
				The value of this field is only meaningful when accessing <b>PSR</b> or <b>EPSR</b> .
24	THUMB	RO	1	EPSR Thumb State This bit indicates the Thumb state and should always be set. The following can clear the THUMB bit:
				■ The BLX, BX and POP{PC} instructions
				<ul> <li>Restoration from the stacked <b>xPSR</b> value on an exception return</li> </ul>
				<ul> <li>Bit 0 of the vector value on an exception entry or reset</li> </ul>
				Attempting to execute instructions when this bit is clear results in a fault or lockup. See "Lockup" on page 117 for more information.
				The value of this bit is only meaningful when accessing <b>PSR</b> or <b>EPSR</b> .
23:16	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:10	ICI / IT	RO	0x0	EPSR ICI / IT status
				These bits, along with bits 26:25, contain the Interruptible-Continuable Instruction (ICI) field for an interrupted load multiple or store multiple instruction or the execution state bits of the IT instruction.
				When an interrupt occurs during the execution of an LDM, STM, PUSH or POP instruction, the processor stops the load multiple or store multiple instruction operation temporarily and stores the next register operand in the multiple operation to bits 15:12. After servicing the interrupt, the processor returns to the register pointed to by bits 15:12 and resumes execution of the multiple load or store instruction. When <b>EPSR</b> holds the ICI execution state, bits 11:10 are zero.
				The If-Then block contains up to four instructions following a 16-bit IT instruction. Each instruction in the block is conditional. The conditions for the instructions are either all the same, or some can be the inverse of others. See the <i>Cortex</i> $M3/M4$ <i>Instruction Set Technical User's Manual</i> for more information.
				The value of this field is only meaningful when accessing <b>PSR</b> or <b>EPSR</b> .
9:7	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description	
6:0	ISRNUM	RO	0x00	<b>IPSR</b> ISR N This field co Service Rou	ntains the exception type number of the current Interrupt
				Value	Description
				0x00	Thread mode
				0x01	Reserved
				0x02	NMI
				0x03	Hard fault
				0x04	Memory management fault
				0x05	Bus fault
				0x06	Usage fault
				0x07-0x0A	Reserved
				0x0B	SVCall
				0x0C	Reserved for Debug
				0x0D	Reserved
				0x0E	PendSV
				0x0F	SysTick
				0x10	Interrupt Vector 0
				0x11	Interrupt Vector 1
				0x46	Interrupt Vector 54
				0x47-0x7F	Reserved

See "Exception Types" on page 108 for more information. The value of this field is only meaningful when accessing **PSR** or **IPSR**.

#### Register 18: Priority Mask Register (PRIMASK)

The **PRIMASK** register prevents activation of all exceptions with programmable priority. Reset, non-maskable interrupt (NMI), and hard fault are the only exceptions with fixed priority. Exceptions should be disabled when they might impact the timing of critical tasks. This register is only accessible in privileged mode. The MSR and MRS instructions are used to access the **PRIMASK** register, and the CPS instruction may be used to change the value of the **PRIMASK** register. See the *Cortex*<sup>™</sup>-*M3/M4 Instruction Set Technical User's Manual* for more information on these instructions. For more information on exception priority levels, see "Exception Types" on page 108.

#### Type R/W, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 20 16 22 21 19 18 17 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 PRIMAS reserved RO RO RO RO RO RO RO 0 RO RO RO RO RO RO RO RO R/W Туре 0 0 0 0 0 0 0 0 0 0 0 0 Reset 0 0 0 **Bit/Field** Name Type Reset Description 31:1 RO 0x0000.000 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 0 PRIMASK 0 R/W Priority Mask Value Description 1 Prevents the activation of all exceptions with configurable priority. No effect. 0

#### Priority Mask Register (PRIMASK)

## Register 19: Fault Mask Register (FAULTMASK)

The **FAULTMASK** register prevents activation of all exceptions except for the Non-Maskable Interrupt (NMI). Exceptions should be disabled when they might impact the timing of critical tasks. This register is only accessible in privileged mode. The MSR and MRS instructions are used to access the **FAULTMASK** register, and the CPS instruction may be used to change the value of the **FAULTMASK** register. See the *Cortex*<sup>™</sup>-*M3/M4 Instruction Set Technical User's Manual* for more information on these instructions. For more information on exception priority levels, see "Exception Types" on page 108.

#### Type R/W, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 16 18 17 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 Δ 3 2 1 0 AULTMAS reserved RO 0 RO RO RO RO RO R/W Туре 0 0 0 0 0 0 0 0 0 0 0 0 Reset 0 0 0 **Bit/Field** Name Type Reset Description 31:1 RO 0x0000.000 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 0 FAULTMASK 0 R/W Fault Mask Value Description 1 Prevents the activation of all exceptions except for NMI. 0 No effect. The processor clears the FAULTMASK bit on exit from any exception handler except the NMI handler.

Fault Mask Register (FAULTMASK)

#### Register 20: Base Priority Mask Register (BASEPRI)

The **BASEPRI** register defines the minimum priority for exception processing. When **BASEPRI** is set to a nonzero value, it prevents the activation of all exceptions with the same or lower priority level as the **BASEPRI** value. Exceptions should be disabled when they might impact the timing of critical tasks. This register is only accessible in privileged mode. For more information on exception priority levels, see "Exception Types" on page 108.

#### Base Priority Mask Register (BASEPRI)

Type R/W, reset 0x0000.0000

Type	1011,100	0. 0.000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1			1	1 1	rese	rved	1 1						
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1		rved	I				BASEPRI				reserved		•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	U	U	0	0	0	U	U	0	0	U	0	0	0	U	U
-	Bit/Field		Nam	20	TV	ре	Reset	Doc	cription							
L			Indii		i y	þe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x0000.00			ould not i						
										with futu					ed bit sh	nould be
								pres	erved a	cross a re	ead-mod	dify-write	operation	on.		
	7:5		BASE	PRI	R/	W	0x0	Bas	e Priority	/						
								Any	exception	on that ha	as a pro	grammat	ole priori	ty level v	vith the s	same or
										as the v						0
										to mask					e priority	levels.
								пığı	ler priori	ty except	lions na	ve iowei	priority i	eveis.		
								Valu	ue Desc	ription						
								0x0	All e	xceptions	are uni	masked.				
								0x1	All e	xceptions	s with pr	iority leve	el 1-7 ar	e maske	d.	
								0x2	All e	ceptions	s with pr	iority leve	el 2-7 ar	e maske	d.	
								0x3	All e	ceptions	s with pr	iority leve	el 3-7 ar	e maske	d.	
								0x4	All e	xceptions	s with pr	iority leve	el 4-7 ar	e maske	d.	
								0x5	All e	ceptions	s with pr	iority leve	el 5-7 ar	e maske	d.	
								0x6	All e	ceptions	s with pr	iority leve	el 6-7 ar	e maske	d.	
								0x7	All e	xceptions	s with pr	iority leve	el 7 are i	masked.		
	4:0		reserv	ved	R	0	0x0	Soft	ware sh	ould not i	ely on t	he value	of a res	erved bit	. To prov	/ide
								com	patibility	with futu	ire prod	ucts, the	value of	a reserv	•	
								pres	erved a	cross a re	ead-mod	dify-write	operatio	on.		

## **Register 21: Control Register (CONTROL)**

The **CONTROL** register controls the stack used and the privilege level for software execution when the processor is in Thread mode. This register is only accessible in privileged mode.

Handler mode always uses **MSP**, so the processor ignores explicit writes to the ASP bit of the **CONTROL** register when in Handler mode. The exception entry and return mechanisms automatically update the **CONTROL** register based on the EXC\_RETURN value (see Table 2-10 on page 115). In an OS environment, threads running in Thread mode should use the process stack and the kernel and exception handlers should use the main stack. By default, Thread mode uses **MSP**. To switch the stack pointer used in Thread mode to **PSP**, either use the MSR instruction to set the ASP bit, as detailed in the *Cortex*<sup>TM</sup>-*M3/M4 Instruction Set Technical User's Manual*, or perform an exception return to Thread mode with the appropriate EXC\_RETURN value, as shown in Table 2-10 on page 115.

**Note:** When changing the stack pointer, software must use an ISB instruction immediately after the MSR instruction, ensuring that instructions after the ISB execute use the new stack pointer. See the *Cortex™-M3/M4 Instruction Set Technical User's Manual*.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ			1		1		1 1	rese	rved	1	1	1	r	r	1	1
pe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RC 0
sel	15	14	13	12	11	10		8	7	6	5	4	3	2	1	0
Г	15	14	13	12		10	9 reser	1	-	1		4		2	ASP	ТМР
pe L	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/V
set	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
в	lit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:2		reserv	/ed	R	0 (	0x0000.00	com	patibility	ould not with futi cross a r	ure prod	ucts, the	value of	a reserv		
	31:2 1		reserv		R(		0.0000x00	com pres	patibility erved a	with fut	ure prod	ucts, the	value of	a reserv		
								com pres Activ	patibility erved a	with futi cross a r Pointer	ure prod	ucts, the	value of	a reserv		
								com pres Activ	patibility erved a ve Stack ue Desc	with futi cross a r Pointer	ure produ ead-moo	ucts, the dify-write	value of operatio	a reserv		
								com pres Activ Valu	patibility served a ve Stack ue Desc <b>PSP</b>	with futu cross a r Pointer cription	ure produ ead-moo	ucts, the dify-write ack point	value of operation	a reserv		
								com pres Activ Valu 1 0 In H	patibility served av ve Stack ue Desc <b>PSP</b> <b>MSP</b> andler n	with futu cross a r Pointer cription is the cu	ure produ ead-moo urrent sta urrent sta s bit read	ucts, the dify-write ack point ack point ds as zei	value of operation er. ter ro and ig	a reservon.	rites. Th	hould
				5		W		com pres Activ Valu 1 0 In H Cort	patibility served a ve Stack ue Desc <b>PSP</b> <b>MSP</b> andler n tex-M3 u	with fut cross a r c Pointer cription is the cu is the cu onde, this	ure produ ead-moo urrent sta urrent sta s bit read his bit au	ucts, the dify-write ack point ack point ds as zer utomatica	value of operation er. ter ro and ig	a reservon.	rites. Th	hould
	1		ASI	5	R/	W	0	com pres Activ Valu 1 0 In H Cort Thre	patibility served a ve Stack ue Desc <b>PSP</b> <b>MSP</b> andler n tex-M3 u	with futu cross a r cription is the cu is the cu is the cu node, this updates t e Privile	ure produ ead-moo urrent sta urrent sta s bit read his bit au	ucts, the dify-write ack point ack point ack point ds as zer utomatica	value of operation er. ter ro and ig	a reservon.	rites. Th	hould
	1		ASI	5	R/	W	0	com pres Activ Valu 1 0 In H Cort Thre	patibility served a ve Stack ue Desc <b>PSP</b> <b>MSP</b> andler n sex-M3 u ead Mod	with futu cross a r cription is the cu is the cu is the cu node, this updates t e Privile	ure produ ead-moo urrent sta urrent sta s bit read his bit au ge Level	ucts, the dify-write ack point ack point ds as zeu utomatica	value of operation er. der ro and ig ally on ex	a reservon.	ved bit sl rites. Th return.	e

Control Register (CONTROL)

## 2.3.5 Exceptions and Interrupts

The Cortex-M3 processor supports interrupts and system exceptions. The processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions. An exception changes the normal flow of software control. The processor uses Handler mode to handle all exceptions except for reset. See "Exception Entry and Return" on page 113 for more information.

The NVIC registers control interrupt handling. See "Nested Vectored Interrupt Controller (NVIC)" on page 123 for more information.

#### 2.3.6 Data Types

The Cortex-M3 supports 32-bit words, 16-bit halfwords, and 8-bit bytes. The processor also supports 64-bit data transfer instructions. All instruction and data memory accesses are little endian. See "Memory Regions, Types and Attributes" on page 100 for more information.

## 2.4 Memory Model

This section describes the processor memory map, the behavior of memory accesses, and the bit-banding features. The processor has a fixed memory map that provides up to 4 GB of addressable memory.

The memory map for the LM3S9B92 controller is provided in Table 2-4 on page 98. In this manual, register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

The regions for SRAM and peripherals include bit-band regions. Bit-banding provides atomic operations to bit data (see "Bit-Banding" on page 103).

The processor reserves regions of the Private peripheral bus (PPB) address range for core peripheral registers (see "Cortex-M3 Peripherals" on page 122).

**Note:** Within the memory map, all reserved space returns a bus fault when read or written.

Start	End	Description	For details, see page
Memory			
0x0000.0000	0x0003.FFFF	On-chip Flash	317
0x0004.0000	0x00FF.FFFF	Reserved	-
0x0100.0000	0x1FFF.FFFF	Reserved for ROM	309
0x2000.0000	0x2001.FFFF	Bit-banded on-chip SRAM	309
0x2002.0000	0x21FF.FFFF	Reserved	-
0x2200.0000	0x222F.FFFF	Bit-band alias of bit-banded on-chip SRAM starting at 0x2000.0000	309
0x2230.0000	0x3FFF.FFFF	Reserved	-
FiRM Peripherals			I
0x4000.0000	0x4000.0FFF	Watchdog timer 0	582
0x4000.1000	0x4000.1FFF	Watchdog timer 1	582
0x4000.2000	0x4000.3FFF	Reserved	-
0x4000.4000	0x4000.4FFF	GPIO Port A	416
0x4000.5000	0x4000.5FFF	GPIO Port B	416
0x4000.6000	0x4000.6FFF	GPIO Port C	416

#### Table 2-4. Memory Map

Start	End	Description	For details, see page
0x4000.7000	0x4000.7FFF	GPIO Port D	416
0x4000.8000	0x4000.8FFF	SSIO	762
0x4000.9000	0x4000.9FFF	SSI1	762
0x4000.A000	0x4000.BFFF	Reserved	-
0x4000.C000	0x4000.CFFF	UART0	698
0x4000.D000	0x4000.DFFF	UART1	698
0x4000.E000	0x4000.EFFF	UART2	698
0x4000.F000	0x4001.FFFF	Reserved	-
Peripherals			
0x4002.0000	0x4002.0FFF	I <sup>2</sup> C 0	806
0x4002.1000	0x4002.1FFF	l <sup>2</sup> C 1	806
0x4002.2000	0x4002.3FFF	Reserved	-
0x4002.4000	0x4002.4FFF	GPIO Port E	416
0x4002.5000	0x4002.5FFF	GPIO Port F	416
0x4002.6000	0x4002.6FFF	GPIO Port G	416
0x4002.7000	0x4002.7FFF	GPIO Port H	416
0x4002.8000	0x4002.8FFF	PWM	1142
0x4002.9000	0x4002.BFFF	Reserved	-
0x4002.C000	0x4002.CFFF	QEI0	1211
0x4002.D000	0x4002.DFFF	QEI1	1211
0x4002.E000	0x4002.FFFF	Reserved	-
0x4003.0000	0x4003.0FFF	Timer 0	548
0x4003.1000	0x4003.1FFF	Timer 1	548
0x4003.2000	0x4003.2FFF	Timer 2	548
0x4003.3000	0x4003.3FFF	Timer 3	548
0x4003.4000	0x4003.7FFF	Reserved	-
0x4003.8000	0x4003.8FFF	ADC0	626
0x4003.9000	0x4003.9FFF	ADC1	626
0x4003.A000	0x4003.BFFF	Reserved	-
0x4003.C000	0x4003.CFFF	Analog Comparators	1114
0x4003.D000	0x4003.DFFF	GPIO Port J	416
0x4003.E000	0x4003.FFFF	Reserved	-
0x4004.0000	0x4004.0FFF	CAN0 Controller	885
0x4004.1000	0x4004.1FFF	CAN1 Controller	885
0x4004.2000	0x4004.7FFF	Reserved	-
0x4004.8000	0x4004.8FFF	Ethernet Controller	929
0x4004.9000	0x4004.FFFF	Reserved	-
0x4005.0000	0x4005.0FFF	USB	1002
0x4005.1000	0x4005.3FFF	Reserved	-
0x4005.4000	0x4005.4FFF	1 <sup>2</sup> S0	840
0x4005.5000	0x4005.7FFF	Reserved	-

#### Table 2-4. Memory Map (continued)

Start	End	Description	For details, see page
0x4005.8000	0x4005.8FFF	GPIO Port A (AHB aperture)	416
0x4005.9000	0x4005.9FFF	GPIO Port B (AHB aperture)	416
0x4005.A000	0x4005.AFFF	GPIO Port C (AHB aperture)	416
0x4005.B000	0x4005.BFFF	GPIO Port D (AHB aperture)	416
0x4005.C000	0x4005.CFFF	GPIO Port E (AHB aperture)	416
0x4005.D000	0x4005.DFFF	GPIO Port F (AHB aperture)	416
0x4005.E000	0x4005.EFFF	GPIO Port G (AHB aperture)	416
0x4005.F000	0x4005.FFFF	GPIO Port H (AHB aperture)	416
0x4006.0000	0x4006.0FFF	GPIO Port J (AHB aperture)	416
0x4006.1000	0x400C.FFFF	Reserved	-
0x400D.0000	0x400D.0FFF	EPI 0	490
0x400D.1000	0x400F.CFFF	Reserved	-
0x400F.D000	0x400F.DFFF	Flash memory control	317
0x400F.E000	0x400F.EFFF	System control	217
0x400F.F000	0x400F.FFFF	μDMA	367
0x4010.0000	0x41FF.FFFF	Reserved	-
0x4200.0000	0x43FF.FFFF	Bit-banded alias of 0x4000.0000 through 0x400F.FFFF	-
0x4400.0000	0x5FFF.FFFF	Reserved	-
0x6000.0000	0xDFFF.FFFF	EPI0 mapped peripheral and RAM	-
Private Peripheral Bu	s		
0xE000.0000	0xE000.0FFF	Instrumentation Trace Macrocell (ITM) 81	
0xE000.1000	0xE000.1FFF	Data Watchpoint and Trace (DWT)	81
0xE000.2000	0xE000.2FFF	Flash Patch and Breakpoint (FPB)	81
0xE000.3000	0xE000.DFFF	Reserved	-
0xE000.E000	0xE000.EFFF	Cortex-M3 Peripherals (SysTick, NVIC, MPU and SCB) 130	
0xE000.F000	0xE003.FFFF	Reserved -	
0xE004.0000	0xE004.0FFF	Trace Port Interface Unit (TPIU)	82
0xE004.1000	0xFFFF.FFFF	Reserved -	

## 2.4.1 Memory Regions, Types and Attributes

The memory map and the programming of the MPU split the memory map into regions. Each region has a defined memory type, and some regions have additional memory attributes. The memory type and attributes determine the behavior of accesses to the region.

The memory types are:

- Normal: The processor can re-order transactions for efficiency and perform speculative reads.
- Device: The processor preserves transaction order relative to other transactions to Device or Strongly Ordered memory.
- Strongly Ordered: The processor preserves transaction order relative to all other transactions.

The different ordering requirements for Device and Strongly Ordered memory mean that the memory system can buffer a write to Device memory but must not buffer a write to Strongly Ordered memory.

An additional memory attribute is Execute Never (XN), which means the processor prevents instruction accesses. A fault exception is generated only on execution of an instruction executed from an XN region.

## 2.4.2 Memory System Ordering of Memory Accesses

For most memory accesses caused by explicit memory access instructions, the memory system does not guarantee that the order in which the accesses complete matches the program order of the instructions, providing the order does not affect the behavior of the instruction sequence. Normally, if correct program execution depends on two memory accesses completing in program order, software must insert a memory barrier instruction between the memory access instructions (see "Software Ordering of Memory Accesses" on page 102).

However, the memory system does guarantee ordering of accesses to Device and Strongly Ordered memory. For two memory access instructions A1 and A2, if both A1 and A2 are accesses to either Device or Strongly Ordered memory, and if A1 occurs before A2 in program order, A1 is always observed before A2.

#### 2.4.3 Behavior of Memory Accesses

Table 2-5 on page 101 shows the behavior of accesses to each region in the memory map. See "Memory Regions, Types and Attributes" on page 100 for more information on memory types and the XN attribute. Stellaris devices may have reserved memory areas within the address ranges shown below (refer to Table 2-4 on page 98 for more information).

Address Range	Memory Region	Memory Type	Execute Never (XN)	Description
0x0000.0000 - 0x1FFF.FFFF	Code	Normal	-	This executable region is for program code. Data can also be stored here.
0x2000.0000 - 0x3FFF.FFFF	SRAM	Normal	-	This executable region is for data. Code can also be stored here. This region includes bit band and bit band alias areas (see Table 2-6 on page 103).
0x4000.0000 - 0x5FFF.FFFF	Peripheral	Device	XN	This region includes bit band and bit band alias areas (see Table 2-7 on page 103).
0x6000.0000 - 0x9FFF.FFF	External RAM	Normal	-	This executable region is for data.
0xA000.0000 - 0xDFFF.FFFF	External device	Device	XN	This region is for external device memory.
0xE000.0000- 0xE00F.FFFF	Private peripheral bus	Strongly Ordered	XN	This region includes the NVIC, system timer, and system control block.
0xE010.0000- 0xFFFF.FFFF	Reserved	-	-	-

#### Table 2-5. Memory Access Behavior

The Code, SRAM, and external RAM regions can hold programs. However, it is recommended that programs always use the Code region because the Cortex-M3 has separate buses that can perform instruction fetches and data accesses simultaneously.

The MPU can override the default memory access behavior described in this section. For more information, see "Memory Protection Unit (MPU)" on page 125.

The Cortex-M3 prefetches instructions ahead of execution and speculatively prefetches from branch target addresses.

## 2.4.4 Software Ordering of Memory Accesses

The order of instructions in the program flow does not always guarantee the order of the corresponding memory transactions for the following reasons:

- The processor can reorder some memory accesses to improve efficiency, providing this does not affect the behavior of the instruction sequence.
- The processor has multiple bus interfaces.
- Memory or devices in the memory map have different wait states.
- Some memory accesses are buffered or speculative.

"Memory System Ordering of Memory Accesses" on page 101 describes the cases where the memory system guarantees the order of memory accesses. Otherwise, if the order of memory accesses is critical, software must include memory barrier instructions to force that ordering. The Cortex-M3 has the following memory barrier instructions:

- The Data Memory Barrier (DMB) instruction ensures that outstanding memory transactions complete before subsequent memory transactions.
- The Data Synchronization Barrier (DSB) instruction ensures that outstanding memory transactions complete before subsequent instructions execute.
- The Instruction Synchronization Barrier (ISB) instruction ensures that the effect of all completed memory transactions is recognizable by subsequent instructions.

Memory barrier instructions can be used in the following situations:

- MPU programming
  - If the MPU settings are changed and the change must be effective on the very next instruction, use a DSB instruction to ensure the effect of the MPU takes place immediately at the end of context switching.
  - Use an ISB instruction to ensure the new MPU setting takes effect immediately after programming the MPU region or regions, if the MPU configuration code was accessed using a branch or call. If the MPU configuration code is entered using exception mechanisms, then an ISB instruction is not required.
- Vector table

If the program changes an entry in the vector table and then enables the corresponding exception, use a DMB instruction between the operations. The DMB instruction ensures that if the exception is taken immediately after being enabled, the processor uses the new exception vector.

Self-modifying code

If a program contains self-modifying code, use an ISB instruction immediately after the code modification in the program. The ISB instruction ensures subsequent instruction execution uses the updated program.

Memory map switching

If the system contains a memory map switching mechanism, use a DSB instruction after switching the memory map in the program. The DSB instruction ensures subsequent instruction execution uses the updated memory map.

Dynamic exception priority change

When an exception priority has to change when the exception is pending or active, use DSB instructions after the change. The change then takes effect on completion of the DSB instruction.

Memory accesses to Strongly Ordered memory, such as the System Control Block, do not require the use of DMB instructions.

For more information on the memory barrier instructions, see the *Cortex*™-*M3/M4 Instruction Set Technical User's Manual*.

#### 2.4.5 Bit-Banding

A bit-band region maps each word in a bit-band alias region to a single bit in the bit-band region. The bit-band regions occupy the lowest 1 MB of the SRAM and peripheral memory regions. Accesses to the 32-MB SRAM alias region map to the 1-MB SRAM bit-band region, as shown in Table 2-6 on page 103. Accesses to the 32-MB peripheral alias region map to the 1-MB peripheral bit-band region, as shown in Table 2-7 on page 103. For the specific address range of the bit-band regions, see Table 2-4 on page 98.

**Note:** A word access to the SRAM or the peripheral bit-band alias region maps to a single bit in the SRAM or peripheral bit-band region.

A word access to a bit band address results in a word access to the underlying memory, and similarly for halfword and byte accesses. This allows bit band accesses to match the access requirements of the underlying peripheral.

Address Range		Momony Degion	Instruction and Data Assesses
Start	End	Memory Region	Instruction and Data Accesses
0x2000.0000	0x2001.FFFF	SRAM bit-band region	Direct accesses to this memory range behave as SRAM memory accesses, but this region is also bit addressable through bit-band alias.
0x2200.0000	0x222F.FFFF	SRAM bit-band alias	Data accesses to this region are remapped to bit band region. A write operation is performed as read-modify-write. Instruction accesses are not remapped.

 Table 2-6. SRAM Memory Bit-Banding Regions

Table 2-7. Peripheral Memor	y Bit-Banding Regions
-----------------------------	-----------------------

Address Range		Memory Region	Instruction and Data Accesses
Start	End		Instruction and Data Accesses
0x4000.0000	0x400F.FFFF	Peripheral bit-band region	Direct accesses to this memory range behave as peripheral memory accesses, but this region is also bit addressable through bit-band alias.
0x4200.0000	0x43FF.FFFF	Peripheral bit-band alias	Data accesses to this region are remapped to bit band region. A write operation is performed as read-modify-write. Instruction accesses are not permitted.

The following formula shows how the alias region maps onto the bit-band region:

bit\_word\_offset = (byte\_offset x 32) + (bit\_number x 4)

bit\_word\_addr = bit\_band\_base + bit\_word\_offset

where:

```
bit_word_offset
```

The position of the target bit in the bit-band memory region.

#### bit\_word\_addr

The address of the word in the alias memory region that maps to the targeted bit.

#### bit\_band\_base

The starting address of the alias region.

byte\_offset

The number of the byte in the bit-band region that contains the targeted bit.

```
bit_number
```

The bit position, 0-7, of the targeted bit.

Figure 2-4 on page 105 shows examples of bit-band mapping between the SRAM bit-band alias region and the SRAM bit-band region:

■ The alias word at 0x23FF.FFE0 maps to bit 0 of the bit-band byte at 0x200F.FFFF:

```
0x23FF.FFE0 = 0x2200.0000 + (0x000F.FFFF*32) + (0*4)
```

■ The alias word at 0x23FF.FFFC maps to bit 7 of the bit-band byte at 0x200F.FFFF:

0x23FF.FFFC = 0x2200.0000 + (0x000F.FFFF\*32) + (7\*4)

■ The alias word at 0x2200.0000 maps to bit 0 of the bit-band byte at 0x2000.0000:

0x2200.0000 = 0x2200.0000 + (0\*32) + (0\*4)

■ The alias word at 0x2200.001C maps to bit 7 of the bit-band byte at 0x2000.0000:

0x2200.001C = 0x2200.0000+ (0\*32) + (7\*4)

#### Figure 2-4. Bit-Band Mapping



#### 2.4.5.1 Directly Accessing an Alias Region

Writing to a word in the alias region updates a single bit in the bit-band region.

Bit 0 of the value written to a word in the alias region determines the value written to the targeted bit in the bit-band region. Writing a value with bit 0 set writes a 1 to the bit-band bit, and writing a value with bit 0 clear writes a 0 to the bit-band bit.

Bits 31:1 of the alias word have no effect on the bit-band bit. Writing 0x01 has the same effect as writing 0xFF. Writing 0x00 has the same effect as writing 0x0E.

When reading a word in the alias region, 0x0000.0000 indicates that the targeted bit in the bit-band region is clear and 0x0000.0001 indicates that the targeted bit in the bit-band region is set.

#### 2.4.5.2 Directly Accessing a Bit-Band Region

"Behavior of Memory Accesses" on page 101 describes the behavior of direct byte, halfword, or word accesses to the bit-band regions.

#### 2.4.6 Data Storage

The processor views memory as a linear collection of bytes numbered in ascending order from zero. For example, bytes 0-3 hold the first stored word, and bytes 4-7 hold the second stored word. Data is stored in little-endian format, with the least-significant byte (lsbyte) of a word stored at the lowest-numbered byte, and the most-significant byte (msbyte) stored at the highest-numbered byte. Figure 2-5 on page 106 illustrates how data is stored.

#### Figure 2-5. Data Storage



## 2.4.7 Synchronization Primitives

The Cortex-M3 instruction set includes pairs of synchronization primitives which provide a non-blocking mechanism that a thread or process can use to obtain exclusive access to a memory location. Software can use these primitives to perform a guaranteed read-modify-write memory update sequence or for a semaphore mechanism.

A pair of synchronization primitives consists of:

- A Load-Exclusive instruction, which is used to read the value of a memory location and requests exclusive access to that location.
- A Store-Exclusive instruction, which is used to attempt to write to the same memory location and returns a status bit to a register. If this status bit is clear, it indicates that the thread or process gained exclusive access to the memory and the write succeeds; if this status bit is set, it indicates that the thread or process did not gain exclusive access to the memory and no write was performed.

The pairs of Load-Exclusive and Store-Exclusive instructions are:

- The word instructions LDREX and STREX
- The halfword instructions LDREXH and STREXH
- The byte instructions LDREXB and STREXB

Software must use a Load-Exclusive instruction with the corresponding Store-Exclusive instruction.

To perform an exclusive read-modify-write of a memory location, software must:

- 1. Use a Load-Exclusive instruction to read the value of the location.
- 2. Modify the value, as required.
- 3. Use a Store-Exclusive instruction to attempt to write the new value back to the memory location.
- 4. Test the returned status bit.

If the status bit is clear, the read-modify-write completed successfully. If the status bit is set, no write was performed, which indicates that the value returned at step 1 might be out of date. The software must retry the entire read-modify-write sequence.

Software can use the synchronization primitives to implement a semaphore as follows:

- **1.** Use a Load-Exclusive instruction to read from the semaphore address to check whether the semaphore is free.
- **2.** If the semaphore is free, use a Store-Exclusive to write the claim value to the semaphore address.
- **3.** If the returned status bit from step 2 indicates that the Store-Exclusive succeeded, then the software has claimed the semaphore. However, if the Store-Exclusive failed, another process might have claimed the semaphore after the software performed step 1.

The Cortex-M3 includes an exclusive access monitor that tags the fact that the processor has executed a Load-Exclusive instruction. The processor removes its exclusive access tag if:

- It executes a CLREX instruction.
- It executes a Store-Exclusive instruction, regardless of whether the write succeeds.
- An exception occurs, which means the processor can resolve semaphore conflicts between different threads.

For more information about the synchronization primitive instructions, see the Cortex<sup>™</sup>-M3/M4 Instruction Set Technical User's Manual.

# 2.5 Exception Model

The ARM Cortex-M3 processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions in Handler Mode. The processor state is automatically stored to the stack on an exception and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, enabling efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration.

Table 2-8 on page 109 lists all exception types. Software can set eight priority levels on seven of these exceptions (system handlers) as well as on 53 interrupts (listed in Table 2-9 on page 110).

Priorities on the system handlers are set with the NVIC **System Handler Priority n (SYSPRIn)** registers. Interrupts are enabled through the NVIC **Interrupt Set Enable n (ENn)** register and prioritized with the NVIC **Interrupt Priority n (PRIn)** registers. Priorities can be grouped by splitting priority levels into preemption priorities and subpriorities. All the interrupt registers are described in "Nested Vectored Interrupt Controller (NVIC)" on page 123.

Internally, the highest user-programmable priority (0) is treated as fourth priority, after a Reset, Non-Maskable Interrupt (NMI), and a Hard Fault, in that order. Note that 0 is the default priority for all the programmable priorities.

Important: After a write to clear an interrupt source, it may take several processor cycles for the NVIC to see the interrupt source de-assert. Thus if the interrupt clear is done as the last action in an interrupt handler, it is possible for the interrupt handler to complete while the NVIC sees the interrupt as still asserted, causing the interrupt handler to be re-entered errantly. This situation can be avoided by either clearing the interrupt source at the beginning of the interrupt handler or by performing a read or write after the write to clear the interrupt source (and flush the write buffer).

See "Nested Vectored Interrupt Controller (NVIC)" on page 123 for more information on exceptions and interrupts.

#### 2.5.1 Exception States

Each exception is in one of the following states:

- **Inactive.** The exception is not active and not pending.
- Pending. The exception is waiting to be serviced by the processor. An interrupt request from a peripheral or from software can change the state of the corresponding interrupt to pending.
- Active. An exception that is being serviced by the processor but has not completed.
  - **Note:** An exception handler can interrupt the execution of another exception handler. In this case, both exceptions are in the active state.
- Active and Pending. The exception is being serviced by the processor, and there is a pending exception from the same source.

#### 2.5.2 Exception Types

The exception types are:

- Reset. Reset is invoked on power up or a warm reset. The exception model treats reset as a special form of exception. When reset is asserted, the operation of the processor stops, potentially at any point in an instruction. When reset is deasserted, execution restarts from the address provided by the reset entry in the vector table. Execution restarts as privileged execution in Thread mode.
- NMI. A non-maskable Interrupt (NMI) can be signaled using the NMI signal or triggered by software using the Interrupt Control and State (INTCTRL) register. This exception has the highest priority other than reset. NMI is permanently enabled and has a fixed priority of -2. NMIs cannot be masked or prevented from activation by any other exception or preempted by any exception other than reset.
- Hard Fault. A hard fault is an exception that occurs because of an error during exception processing, or because an exception cannot be managed by any other exception mechanism. Hard faults have a fixed priority of -1, meaning they have higher priority than any exception with configurable priority.
- Memory Management Fault. A memory management fault is an exception that occurs because of a memory protection related fault, including access violation and no match. The MPU or the fixed memory protection constraints determine this fault, for both instruction and data memory transactions. This fault is used to abort instruction accesses to Execute Never (XN) memory regions, even if the MPU is disabled.
- Bus Fault. A bus fault is an exception that occurs because of a memory-related fault for an
  instruction or data memory transaction such as a prefetch fault or a memory access fault. This
  fault can be enabled or disabled.
- Usage Fault. A usage fault is an exception that occurs because of a fault related to instruction execution, such as:
  - An undefined instruction
  - An illegal unaligned access
  - Invalid state on instruction execution
– An error on exception return

An unaligned address on a word or halfword memory access or division by zero can cause a usage fault when the core is properly configured.

- SVCall. A supervisor call (SVC) is an exception that is triggered by the SVC instruction. In an OS environment, applications can use SVC instructions to access OS kernel functions and device drivers.
- Debug Monitor. This exception is caused by the debug monitor (when not halting). This exception
  is only active when enabled. This exception does not activate if it is a lower priority than the
  current activation.
- PendSV. PendSV is a pendable, interrupt-driven request for system-level service. In an OS environment, use PendSV for context switching when no other exception is active. PendSV is triggered using the Interrupt Control and State (INTCTRL) register.
- SysTick. A SysTick exception is an exception that the system timer generates when it reaches zero when it is enabled to generate an interrupt. Software can also generate a SysTick exception using the Interrupt Control and State (INTCTRL) register. In an OS environment, the processor can use this exception as system tick.
- Interrupt (IRQ). An interrupt, or IRQ, is an exception signaled by a peripheral or generated by a software request and fed through the NVIC (prioritized). All interrupts are asynchronous to instruction execution. In the system, peripherals use interrupts to communicate with the processor. Table 2-9 on page 110 lists the interrupts on the LM3S9B92 controller.

For an asynchronous exception, other than reset, the processor can execute another instruction between when the exception is triggered and when the processor enters the exception handler.

Privileged software can disable the exceptions that Table 2-8 on page 109 shows as having configurable priority (see the **SYSHNDCTRL** register on page 166 and the **DIS0** register on page 139).

For more information about hard faults, memory management faults, bus faults, and usage faults, see "Fault Handling" on page 115.

Exception Type	Vector Number	Priority <sup>a</sup>	Vector Address or Offset <sup>b</sup>	Activation
-	0	-	0x0000.0000	Stack top is loaded from the first entry of the vector table on reset.
Reset	1	-3 (highest)	0x0000.0004	Asynchronous
Non-Maskable Interrupt (NMI)	2	-2	0x0000.0008	Asynchronous
Hard Fault	3	-1	0x0000.000C	-
Memory Management	4	programmable <sup>c</sup>	0x0000.0010	Synchronous
Bus Fault	5	programmable <sup>c</sup>	0x0000.0014	Synchronous when precise and asynchronous when imprecise
Usage Fault	6	programmable <sup>c</sup>	0x0000.0018	Synchronous
-	7-10	-	-	Reserved
SVCall	11	programmable <sup>c</sup>	0x0000.002C	Synchronous
Debug Monitor	12	programmable <sup>c</sup>	0x0000.0030	Synchronous
-	13	-	-	Reserved

#### Table 2-8. Exception Types

Table 2-8.	Exception	Types	(continued)
------------	-----------	-------	-------------

Exception Type	Vector Number	Priority <sup>a</sup>	Vector Address or Offset <sup>b</sup>	Activation
PendSV	14	programmable <sup>c</sup>	0x0000.0038	Asynchronous
SysTick	15	programmable <sup>c</sup>	0x0000.003C	Asynchronous
Interrupts	16 and above	programmable <sup>d</sup>	0x0000.0040 and above	Asynchronous

a. 0 is the default priority for all the programmable priorities.

b. See "Vector Table" on page 111.

c. See SYSPRI1 on page 163.

d. See **PRIn** registers on page 147.

## Table 2-9. Interrupts

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Vector Address or Offset	Description
0-15	-	0x0000.0000 - 0x0000.003C	Processor exceptions
16	0	0x0000.0040	GPIO Port A
17	1	0x0000.0044	GPIO Port B
18	2	0x0000.0048	GPIO Port C
19	3	0x0000.004C	GPIO Port D
20	4	0x0000.0050	GPIO Port E
21	5	0x0000.0054	UART0
22	6	0x0000.0058	UART1
23	7	0x0000.005C	SSIO
24	8	0x0000.0060	I <sup>2</sup> C0
25	9	0x0000.0064	PWM Fault
26	10	0x0000.0068	PWM Generator 0
27	11	0x0000.006C	PWM Generator 1
28	12	0x0000.0070	PWM Generator 2
29	13	0x0000.0074	QEI0
30	14	0x0000.0078	ADC0 Sequence 0
31	15	0x0000.007C	ADC0 Sequence 1
32	16	0x0000.0080	ADC0 Sequence 2
33	17	0x0000.0084	ADC0 Sequence 3
34	18	0x0000.0088	Watchdog Timers 0 and 1
35	19	0x0000.008C	Timer 0A
36	20	0x0000.0090	Timer 0B
37	21	0x0000.0094	Timer 1A
38	22	0x0000.0098	Timer 1B
39	23	0x0000.009C	Timer 2A
40	24	0x0000.00A0	Timer 2B
41	25	0x0000.00A4	Analog Comparator 0
42	26	0x0000.00A8	Analog Comparator 1
43	27	0x0000.00AC	Analog Comparator 2
44	28	0x0000.00B0	System Control

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Vector Address or Offset	Description
45	29	0x0000.00B4	Flash Memory Control
46	30	0x0000.00B8	GPIO Port F
47	31	0x0000.00BC	GPIO Port G
48	32	0x0000.00C0	GPIO Port H
49	33	0x0000.00C4	UART2
50	34	0x0000.00C8	SSI1
51	35	0x0000.00CC	Timer 3A
52	36	0x0000.00D0	Timer 3B
53	37	0x0000.00D4	I <sup>2</sup> C1
54	38	0x0000.00D8	QEI1
55	39	0x0000.00DC	CAN0
56	40	0x0000.00E0	CAN1
57	41	-	Reserved
58	42	0x0000.00E8	Ethernet Controller
59	43	-	Reserved
60	44	0x0000.00F0	USB
61	45	0x0000.00F4	PWM Generator 3
62	46	0x0000.00F8	µDMA Software
63	47	0x0000.00FC	µDMA Error
64	48	0x0000.0100	ADC1 Sequence 0
65	49	0x0000.0104	ADC1 Sequence 1
66	50	0x0000.0108	ADC1 Sequence 2
67	51	0x0000.010C	ADC1 Sequence 3
68	52	0x0000.0110	1 <sup>2</sup> S0
69	53	0x0000.0114	EPI
70	54	0x0000.0118	GPIO Port J

#### Table 2-9. Interrupts (continued)

## 2.5.3 Exception Handlers

The processor handles exceptions using:

- Interrupt Service Routines (ISRs). Interrupts (IRQx) are the exceptions handled by ISRs.
- **Fault Handlers.** Hard fault, memory management fault, usage fault, and bus fault are fault exceptions handled by the fault handlers.
- System Handlers. NMI, PendSV, SVCall, SysTick, and the fault exceptions are all system exceptions that are handled by system handlers.

## 2.5.4 Vector Table

The vector table contains the reset value of the stack pointer and the start addresses, also called exception vectors, for all exception handlers. The vector table is constructed using the vector address or offset shown in Table 2-8 on page 109. Figure 2-6 on page 112 shows the order of the exception

vectors in the vector table. The least-significant bit of each vector must be 1, indicating that the exception handler is Thumb code

#### Figure 2-6. Vector Table

Exception number	IRQ number	Offset	Vector
70	54	0x0118	IRQ54
18 17 16 15 14 13 12 11 10 9 8 7	2 1 0 -1 -2 -5	0x004C 0x0048 0x0044 0x0040 0x003C 0x0038	IRQ2 IRQ1 IRQ0 Systick PendSV Reserved Reserved SVCall Reserved
6	-10	0x0018	Usage fault
5	-11	0x0014	Bus fault
4	-12	0x0010	Memory management fault
3	-13	0x000C	Hard fault
2	-14	0x0008	NMI
1		0x0000	Reset
		0x0000	Initial SP value

On system reset, the vector table is fixed at address 0x0000.0000. Privileged software can write to the **Vector Table Offset (VTABLE)** register to relocate the vector table start address to a different memory location, in the range 0x0000.0200 to 0x3FFF.FE00 (see "Vector Table" on page 111). Note that when configuring the **VTABLE** register, the offset must be aligned on a 512-byte boundary.

## 2.5.5 Exception Priorities

As Table 2-8 on page 109 shows, all exceptions have an associated priority, with a lower priority value indicating a higher priority and configurable priorities for all exceptions except Reset, Hard fault, and NMI. If software does not configure any priorities, then all exceptions with a configurable priority have a priority of 0. For information about configuring exception priorities, see page 163 and page 147.

**Note:** Configurable priority values for the Stellaris implementation are in the range 0-7. This means that the Reset, Hard fault, and NMI exceptions, with fixed negative priority values, always have higher priority than any other exception.

For example, assigning a higher priority value to IRQ[0] and a lower priority value to IRQ[1] means that IRQ[1] has higher priority than IRQ[0]. If both IRQ[1] and IRQ[0] are asserted, IRQ[1] is processed before IRQ[0].

If multiple pending exceptions have the same priority, the pending exception with the lowest exception number takes precedence. For example, if both IRQ[0] and IRQ[1] are pending and have the same priority, then IRQ[0] is processed before IRQ[1].

When the processor is executing an exception handler, the exception handler is preempted if a higher priority exception occurs. If an exception occurs with the same priority as the exception being handled, the handler is not preempted, irrespective of the exception number. However, the status of the new interrupt changes to pending.

## 2.5.6 Interrupt Priority Grouping

To increase priority control in systems with interrupts, the NVIC supports priority grouping. This grouping divides each interrupt priority register entry into two fields:

- An upper field that defines the group priority
- A lower field that defines a subpriority within the group

Only the group priority determines preemption of interrupt exceptions. When the processor is executing an interrupt exception handler, another interrupt with the same group priority as the interrupt being handled does not preempt the handler.

If multiple pending interrupts have the same group priority, the subpriority field determines the order in which they are processed. If multiple pending interrupts have the same group priority and subpriority, the interrupt with the lowest IRQ number is processed first.

For information about splitting the interrupt priority fields into group priority and subpriority, see page 157.

## 2.5.7 Exception Entry and Return

Descriptions of exception handling use the following terms:

- Preemption. When the processor is executing an exception handler, an exception can preempt the exception handler if its priority is higher than the priority of the exception being handled. See "Interrupt Priority Grouping" on page 113 for more information about preemption by an interrupt. When one exception preempts another, the exceptions are called nested exceptions. See "Exception Entry" on page 114 more information.
- Return. Return occurs when the exception handler is completed, and there is no pending exception with sufficient priority to be serviced and the completed exception handler was not handling a late-arriving exception. The processor pops the stack and restores the processor state to the state it had before the interrupt occurred. See "Exception Return" on page 115 for more information.
- Tail-Chaining. This mechanism speeds up exception servicing. On completion of an exception handler, if there is a pending exception that meets the requirements for exception entry, the stack pop is skipped and control transfers to the new exception handler.
- Late-Arriving. This mechanism speeds up preemption. If a higher priority exception occurs during state saving for a previous exception, the processor switches to handle the higher priority exception and initiates the vector fetch for that exception. State saving is not affected by late

arrival because the state saved is the same for both exceptions. Therefore, the state saving continues uninterrupted. The processor can accept a late arriving exception until the first instruction of the exception handler of the original exception enters the execute stage of the processor. On return from the exception handler of the late-arriving exception, the normal tail-chaining rules apply.

### 2.5.7.1 Exception Entry

Exception entry occurs when there is a pending exception with sufficient priority and either the processor is in Thread mode or the new exception is of higher priority than the exception being handled, in which case the new exception preempts the original exception.

When one exception preempts another, the exceptions are nested.

Sufficient priority means the exception has more priority than any limits set by the mask registers (see **PRIMASK** on page 94, **FAULTMASK** on page 95, and **BASEPRI** on page 96). An exception with less priority than this is pending but is not handled by the processor.

When the processor takes an exception, unless the exception is a tail-chained or a late-arriving exception, the processor pushes information onto the current stack. This operation is referred to as *stacking* and the structure of eight data words is referred to as *stack frame*.

#### Figure 2-7. Exception Stack Frame



Immediately after stacking, the stack pointer indicates the lowest address in the stack frame.

The stack frame includes the return address, which is the address of the next instruction in the interrupted program. This value is restored to the **PC** at exception return so that the interrupted program resumes.

In parallel to the stacking operation, the processor performs a vector fetch that reads the exception handler start address from the vector table. When stacking is complete, the processor starts executing the exception handler. At the same time, the processor writes an EXC\_RETURN value to the LR, indicating which stack pointer corresponds to the stack frame and what operation mode the processor was in before the entry occurred.

If no higher-priority exception occurs during exception entry, the processor starts executing the exception handler and automatically changes the status of the corresponding pending interrupt to active.

If another higher-priority exception occurs during exception entry, known as late arrival, the processor starts executing the exception handler for this exception and does not change the pending status of the earlier exception.

## 2.5.7.2 Exception Return

Exception return occurs when the processor is in Handler mode and executes one of the following instructions to load the EXC\_RETURN value into the **PC**:

- An LDM or POP instruction that loads the PC
- A BX instruction using any register
- An LDR instruction with the **PC** as the destination

EXC\_RETURN is the value loaded into the **LR** on exception entry. The exception mechanism relies on this value to detect when the processor has completed an exception handler. The lowest four bits of this value provide information on the return stack and processor mode. Table 2-10 on page 115 shows the EXC\_RETURN values with a description of the exception return behavior.

EXC\_RETURN bits 31:4 are all set. When this value is loaded into the **PC**, it indicates to the processor that the exception is complete, and the processor initiates the appropriate exception return sequence.

EXC_RETURN[31:0]	Description
0xFFFF.FFF0	Reserved
0xFFFF.FFF1	Return to Handler mode.
	Exception return uses state from MSP.
	Execution uses <b>MSP</b> after return.
0xFFFF.FFF2 - 0xFFFF.FFF8	Reserved
0xFFFF.FFF9	Return to Thread mode.
	Exception return uses state from MSP.
	Execution uses <b>MSP</b> after return.
0xFFFF.FFFA - 0xFFFF.FFFC	Reserved
0xFFFF.FFFD	Return to Thread mode.
	Exception return uses state from <b>PSP</b> .
	Execution uses <b>PSP</b> after return.
0xFFFF.FFFE - 0xFFFF.FFFF	Reserved

#### Table 2-10. Exception Return Behavior

# 2.6 Fault Handling

Faults are a subset of the exceptions (see "Exception Model" on page 107). The following conditions generate a fault:

- A bus error on an instruction fetch or vector table load or a data access.
- An internally detected error such as an undefined instruction or an attempt to change state with a BX instruction.
- Attempting to execute an instruction from a memory region marked as Non-Executable (XN).
- An MPU fault because of a privilege violation or an attempt to access an unmanaged region.

# 2.6.1 Fault Types

Table 2-11 on page 116 shows the types of fault, the handler used for the fault, the corresponding fault status register, and the register bit that indicates the fault has occurred. See page 170 for more information about the fault status registers.

Fault	Handler	Fault Status Register	Bit Name
Bus error on a vector read	Hard fault	Hard Fault Status (HFAULTSTAT)	VECT
Fault escalated to a hard fault	Hard fault	Hard Fault Status (HFAULTSTAT)	FORCED
MPU or default memory mismatch on instruction access	Memory management fault	Memory Management Fault Status (MFAULTSTAT)	IERR <sup>a</sup>
MPU or default memory mismatch on data access	Memory management fault	Memory Management Fault Status (MFAULTSTAT)	DERR
MPU or default memory mismatch on exception stacking	Memory management fault	Memory Management Fault Status (MFAULTSTAT)	MSTKE
MPU or default memory mismatch on exception unstacking	Memory management fault	Memory Management Fault Status (MFAULTSTAT)	MUSTKE
Bus error during exception stacking	Bus fault	Bus Fault Status (BFAULTSTAT)	BSTKE
Bus error during exception unstacking	Bus fault	Bus Fault Status (BFAULTSTAT)	BUSTKE
Bus error during instruction prefetch	Bus fault	Bus Fault Status (BFAULTSTAT)	IBUS
Precise data bus error	Bus fault	Bus Fault Status (BFAULTSTAT)	PRECISE
Imprecise data bus error	Bus fault	Bus Fault Status (BFAULTSTAT)	IMPRE
Attempt to access a coprocessor	Usage fault	Usage Fault Status (UFAULTSTAT)	NOCP
Undefined instruction	Usage fault	Usage Fault Status (UFAULTSTAT)	UNDEF
Attempt to enter an invalid instruction set state <sup>b</sup>	Usage fault	Usage Fault Status (UFAULTSTAT)	INVSTAT
Invalid EXC_RETURN value	Usage fault	Usage Fault Status (UFAULTSTAT)	INVPC
Illegal unaligned load or store	Usage fault	Usage Fault Status (UFAULTSTAT)	UNALIGN
Divide by 0	Usage fault	Usage Fault Status (UFAULTSTAT)	DIV0

a. Occurs on an access to an XN region even if the MPU is disabled.

b. Attempting to use an instruction set other than the Thumb instruction set, or returning to a non load-store-multiple instruction with ICI continuation.

## 2.6.2 Fault Escalation and Hard Faults

All fault exceptions except for hard fault have configurable exception priority (see **SYSPRI1** on page 163). Software can disable execution of the handlers for these faults (see **SYSHNDCTRL** on page 166).

Usually, the exception priority, together with the values of the exception mask registers, determines whether the processor enters the fault handler, and whether a fault handler can preempt another fault handler as described in "Exception Model" on page 107.

In some situations, a fault with configurable priority is treated as a hard fault. This process is called priority escalation, and the fault is described as *escalated to hard fault*. Escalation to hard fault occurs when:

A fault handler causes the same kind of fault as the one it is servicing. This escalation to hard fault occurs because a fault handler cannot preempt itself because it must have the same priority as the current priority level.

- A fault handler causes a fault with the same or lower priority as the fault it is servicing. This situation happens because the handler for the new fault cannot preempt the currently executing fault handler.
- An exception handler causes a fault for which the priority is the same as or lower than the currently executing exception.
- A fault occurs and the handler for that fault is not enabled.

If a bus fault occurs during a stack push when entering a bus fault handler, the bus fault does not escalate to a hard fault. Thus if a corrupted stack causes a fault, the fault handler executes even though the stack push for the handler failed. The fault handler operates but the stack contents are corrupted.

**Note:** Only Reset and NMI can preempt the fixed priority hard fault. A hard fault can preempt any exception other than Reset, NMI, or another hard fault.

## 2.6.3 Fault Status Registers and Fault Address Registers

The fault status registers indicate the cause of a fault. For bus faults and memory management faults, the fault address register indicates the address accessed by the operation that caused the fault, as shown in Table 2-12 on page 117.

Handler	Status Register Name	Address Register Name	Register Description
Hard fault	Hard Fault Status (HFAULTSTAT)	-	page 176
Memory management	Memory Management Fault Status	Memory Management Fault	page 170
fault	(MFAULTSTAT)	Address (MMADDR)	page 177
Bus fault	Bus Fault Status (BFAULTSTAT)	Bus Fault Address	page 170
		(FAULTADDR)	page 178
Usage fault	Usage Fault Status (UFAULTSTAT)	-	page 170

Table 2-12. Fault Status and Fault Address Registers

## 2.6.4 Lockup

The processor enters a lockup state if a hard fault occurs when executing the NMI or hard fault handlers. When the processor is in the lockup state, it does not execute any instructions. The processor remains in lockup state until it is reset, an NMI occurs, or it is halted by a debugger.

**Note:** If the lockup state occurs from the NMI handler, a subsequent NMI does not cause the processor to leave the lockup state.

# 2.7 Power Management

The Cortex-M3 processor sleep modes reduce power consumption:

- Sleep mode stops the processor clock.
- Deep-sleep mode stops the system clock and switches off the PLL and Flash memory.

The SLEEPDEEP bit of the **System Control (SYSCTRL)** register selects which sleep mode is used (see page 159). For more information about the behavior of the sleep modes, see "System Control" on page 213.

This section describes the mechanisms for entering sleep mode and the conditions for waking up from sleep mode, both of which apply to Sleep mode and Deep-sleep mode.

## 2.7.1 Entering Sleep Modes

This section describes the mechanisms software can use to put the processor into one of the sleep modes.

The system can generate spurious wake-up events, for example a debug operation wakes up the processor. Therefore, software must be able to put the processor back into sleep mode after such an event. A program might have an idle loop to put the processor back to sleep mode.

#### 2.7.1.1 Wait for Interrupt

The wait for interrupt instruction, WFI, causes immediate entry to sleep mode unless the wake-up condition is true (see "Wake Up from WFI or Sleep-on-Exit" on page 118). When the processor executes a WFI instruction, it stops executing instructions and enters sleep mode. See the *Cortex*<sup>™</sup>-*M*3/*M*4 *Instruction Set Technical User's Manual* for more information.

#### 2.7.1.2 Wait for Event

The wait for event instruction, WFE, causes entry to sleep mode conditional on the value of a one-bit event register. When the processor executes a WFE instruction, it checks the event register. If the register is 0, the processor stops executing instructions and enters sleep mode. If the register is 1, the processor clears the register and continues executing instructions without entering sleep mode.

If the event register is 1, the processor must not enter sleep mode on execution of a WFE instruction. Typically, this situation occurs if an SEV instruction has been executed. Software cannot access this register directly.

See the Cortex<sup>™</sup>-M3/M4 Instruction Set Technical User's Manual for more information.

#### 2.7.1.3 Sleep-on-Exit

If the SLEEPEXIT bit of the **SYSCTRL** register is set, when the processor completes the execution of all exception handlers, it returns to Thread mode and immediately enters sleep mode. This mechanism can be used in applications that only require the processor to run when an exception occurs.

## 2.7.2 Wake Up from Sleep Mode

The conditions for the processor to wake up depend on the mechanism that cause it to enter sleep mode.

#### 2.7.2.1 Wake Up from WFI or Sleep-on-Exit

Normally, the processor wakes up only when the NVIC detects an exception with sufficient priority to cause exception entry. Some embedded systems might have to execute system restore tasks after the processor wakes up and before executing an interrupt handler. Entry to the interrupt handler can be delayed by setting the PRIMASK bit and clearing the FAULTMASK bit. If an interrupt arrives that is enabled and has a higher priority than current exception priority, the processor wakes up but does not execute the interrupt handler until the processor clears PRIMASK. For more information about **PRIMASK** and **FAULTMASK**, see page 94 and page 95.

#### 2.7.2.2 Wake Up from WFE

The processor wakes up if it detects an exception with sufficient priority to cause exception entry.

In addition, if the SEVONPEND bit in the **SYSCTRL** register is set, any new pending interrupt triggers an event and wakes up the processor, even if the interrupt is disabled or has insufficient priority to cause exception entry. For more information about **SYSCTRL**, see page 159.

# 2.8 Instruction Set Summary

The processor implements a version of the Thumb instruction set. Table 2-13 on page 119 lists the supported instructions.

Note: In Table 2-13 on page 119:

- Angle brackets, <>, enclose alternative forms of the operand
- Braces, {}, enclose optional operands
- The Operands column is not exhaustive
- Op2 is a flexible second operand that can be either a register or a constant
- Most instructions can use an optional condition code suffix

For more information on the instructions and operands, see the instruction descriptions in the *Cortex*™-*M3/M4 Instruction Set Technical User's Manual*.

Mnemonic	Operands	Brief Description	Flags	
ADC, ADCS	{Rd,} Rn, Op2	Add with carry	N,Z,C,V	
ADD, ADDS	{Rd,} Rn, Op2	Add	N,Z,C,V	
ADD, ADDW	{Rd,} Rn , #imm12	Add	N,Z,C,V	
ADR	Rd, label	Load PC-relative address	-	
AND, ANDS	{Rd,} Rn, Op2	Logical AND	N,Z,C	
ASR, ASRS	Rd, Rm, <rs #n></rs #n>	Arithmetic shift right	N,Z,C	
В	label	Branch	-	
BFC	Rd, #lsb, #width	Bit field clear	-	
BFI	Rd, Rn, #lsb, #width	Bit field insert	-	
BIC, BICS	{Rd,} Rn, Op2	Bit clear	N,Z,C	
BKPT	#imm	Breakpoint	-	
BL	label	Branch with link	-	
BLX	Rm	Branch indirect with link	-	
BX	Rm	Branch indirect	-	
CBNZ	Rn, label	Compare and branch if non-zero	-	
CBZ	Rn, label	Compare and branch if zero	-	
CLREX	-	Clear exclusive	-	
CLZ	Rd, Rm	Count leading zeros	-	
CMN	Rn, Op2	Compare negative	N,Z,C,V	
CMP	Rn, Op2	Compare	N,Z,C,V	
CPSID	i	Change processor state, disable interrupts	-	
CPSIE	i	Change processor state, enable interrupts	-	
DMB	-	Data memory barrier	-	
DSB	-	Data synchronization barrier	-	

Mnemonic	Operands	Brief Description	Flags
EOR, EORS	{Rd,} Rn, Op2	Exclusive OR	N,Z,C
ISB	-	Instruction synchronization barrier	-
IT	-	If-Then condition block	-
LDM	Rn{!}, reglist	Load multiple registers, increment after	-
LDMDB, LDMEA	Rn{!}, reglist	Load multiple registers, decrement before	-
LDMFD, LDMIA	Rn{!}, reglist	Load multiple registers, increment after	-
LDR	Rt, [Rn, #offset]	Load register with word	-
LDRB, LDRBT	Rt, [Rn, #offset]	Load register with byte	-
LDRD	Rt, Rt2, [Rn, #offset]	Load register with two bytes	-
LDREX	Rt, [Rn, #offset]	Load register exclusive	-
LDREXB	Rt, [Rn]	Load register exclusive with byte	-
LDREXH	Rt, [Rn]	Load register exclusive with halfword	-
LDRH, LDRHT	Rt, [Rn, #offset]	Load register with halfword	-
LDRSB, LDRSBT	Rt, [Rn, #offset]	Load register with signed byte	-
LDRSH, LDRSHT	Rt, [Rn, #offset]	Load register with signed halfword	-
LDRT	Rt, [Rn, #offset]	Load register with word	-
LSL, LSLS	Rd, Rm, <rs #n></rs #n>	Logical shift left	N,Z,C
LSR, LSRS	Rd, Rm, <rs #n=""  =""></rs>	Logical shift right	N,Z,C
MLA	Rd, Rn, Rm, Ra	Multiply with accumulate, 32-bit result	-
MLS	Rd, Rn, Rm, Ra	Multiply and subtract, 32-bit result	-
MOV, MOVS	Rd, Op2	Move	N,Z,C
MOV, MOVW	Rd, #imm16	Move 16-bit constant	N,Z,C
MOVT	Rd, #imm16	Move top	-
MRS	Rd, spec_reg	Move from special register to general register	-
MSR	spec_reg, Rm	Move from general register to special register	N,Z,C,V
MUL, MULS	{Rd,} Rn, Rm	Multiply, 32-bit result	N,Z
MVN, MVNS	Rd, Op2	Move NOT	N,Z,C
NOP	-	No operation	-
ORN, ORNS	{Rd,} Rn, Op2	Logical OR NOT	N,Z,C
ORR, ORRS	{Rd,} Rn, Op2	Logical OR	N,Z,C
POP	reglist	Pop registers from stack	-
PUSH	reglist	Push registers onto stack	-
RBIT	Rd, Rn	Reverse bits	-
REV	Rd, Rn	Reverse byte order in a word	-
REV16	Rd, Rn	Reverse byte order in each halfword	-
REVSH	Rd, Rn	Reverse byte order in bottom halfword and sign extend	-
ROR, RORS	Rd, Rm, <rs #n></rs #n>	Rotate right	N,Z,C
RRX, RRXS	Rd, Rm	Rotate right with extend	N,Z,C

Table 2-13. Cortex-M3 Instruction Summary (continued)

Mnemonic	Operands	Brief Description	Flags
RSB, RSBS	{Rd,} Rn, Op2	Reverse subtract	N,Z,C,V
SBC, SBCS	{Rd,} Rn, Op2	Subtract with carry	N,Z,C,V
SBFX	Rd, Rn, #lsb, #width	Signed bit field extract	-
SDIV	{Rd,} Rn, Rm	Signed divide	-
SEV	-	Send event	-
SMLAL	RdLo, RdHi, Rn, Rm	Signed multiply with accumulate (32x32+64), 64-bit result	-
SMULL	RdLo, RdHi, Rn, Rm	Signed multiply (32x32), 64-bit result	-
SSAT	Rd, #n, Rm {,shift #s}	Signed saturate	Q
STM	Rn{!}, reglist	Store multiple registers, increment after	-
STMDB, STMEA	Rn{!}, reglist	Store multiple registers, decrement before	-
STMFD, STMIA	Rn{!}, reglist	Store multiple registers, increment after	-
STR	Rt, [Rn {, #offset}]	Store register word	-
STRB, STRBT	Rt, [Rn {, #offset}]	Store register byte	-
STRD	Rt, Rt2, [Rn {, #offset}]	Store register two words	-
STREX	Rt, Rt, [Rn {, #offset}]	Store register exclusive	-
STREXB	Rd, Rt, [Rn]	Store register exclusive byte	-
STREXH	Rd, Rt, [Rn]	Store register exclusive halfword	-
STRH, STRHT	Rt, [Rn {, #offset}]	Store register halfword	-
STRSB, STRSBT	Rt, [Rn {, #offset}]	Store register signed byte	-
STRSH, STRSHT	Rt, [Rn {, #offset}]	Store register signed halfword	-
STRT	Rt, [Rn {, #offset}]	Store register word	-
SUB, SUBS	{Rd,} Rn, Op2	Subtract	N,Z,C,V
SUB, SUBW	{Rd,} Rn, #imm12	Subtract 12-bit constant	N,Z,C,V
SVC	#imm	Supervisor call	-
SXTB	{Rd,} Rm {,ROR #n}	Sign extend a byte	-
SXTH	{Rd,} Rm {,ROR #n}	Sign extend a halfword	-
ГВВ	[Rn, Rm]	Table branch byte	-
ГВН	[Rn, Rm, LSL #1]	Table branch halfword	-
ГЕQ	Rn, Op2	Test equivalence	N,Z,C
IST	Rn, Op2	Test	N,Z,C
JBFX	Rd, Rn, #lsb, #width	Unsigned bit field extract	-
JDIV	{Rd,} Rn, Rm	Unsigned divide	-
JMLAL	RdLo, RdHi, Rn, Rm	Unsigned multiply with accumulate (32x32+32+32), 64-bit result	-
JMULL	RdLo, RdHi, Rn, Rm	Unsigned multiply (32x 2), 64-bit result	-
JSAT	Rd, #n, Rm {,shift #s}	Unsigned Saturate	Q
JXTB	{Rd,} Rm, {,ROR #n}	Zero extend a Byte	-
JXTH	{Rd,} Rm, {,ROR #n}	Zero extend a Halfword	-
NFE	-	Wait for event	-
WFI	-	Wait for interrupt	-

Table 2-13. Cortex-M3 Instruction Summary (continued)

# 3 Cortex-M3 Peripherals

This chapter provides information on the Stellaris<sup>®</sup> implementation of the Cortex-M3 processor peripherals, including:

■ SysTick (see page 122)

Provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism.

- Nested Vectored Interrupt Controller (NVIC) (see page 123)
  - Facilitates low-latency exception and interrupt handling
  - Controls power management
  - Implements system control registers
- System Control Block (SCB) (see page 125)

Provides system implementation information and system control, including configuration, control, and reporting of system exceptions.

Memory Protection Unit (MPU) (see page 125)

Supports the standard ARMv7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

Table 3-1 on page 122 shows the address map of the Private Peripheral Bus (PPB). Some peripheral register regions are split into two address regions, as indicated by two addresses listed.

Address	Core Peripheral	Description (see page)
0xE000.E010-0xE000.E01F	System Timer	122
0xE000.E100-0xE000.E4EF	Nested Vectored Interrupt Controller	123
0xE000.EF00-0xE000.EF03		
0xE000.E008-0xE000.E00F	System Control Block	125
0xE000.ED00-0xE000.ED3F		
0xE000.ED90-0xE000.EDB8	Memory Protection Unit	125

Table 3-1. Core Peripheral Register Regions

# 3.1 Functional Description

This chapter provides information on the Stellaris implementation of the Cortex-M3 processor peripherals: SysTick, NVIC, SCB and MPU.

## 3.1.1 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick, which provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example as:

- An RTOS tick timer that fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.

- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter used to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNT bit in the STCTRL control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

The timer consists of three registers:

- SysTick Control and Status (STCTRL): A control and status counter to configure its clock, enable the counter, enable the SysTick interrupt, and determine counter status.
- SysTick Reload Value (STRELOAD): The reload value for the counter, used to provide the counter's wrap value.
- SysTick Current Value (STCURRENT): The current value of the counter.

When enabled, the timer counts down on each clock from the reload value to zero, reloads (wraps) to the value in the **STRELOAD** register on the next clock edge, then decrements on subsequent clocks. Clearing the **STRELOAD** register disables the counter on the next wrap. When the counter reaches zero, the COUNT status bit is set. The COUNT bit clears on reads.

Writing to the **STCURRENT** register clears the register and the COUNT status bit. The write does not trigger the SysTick exception logic. On a read, the current value is the value of the register at the time the register is accessed.

The SysTick counter runs on the system clock. If this clock signal is stopped for low power mode, the SysTick counter stops. Ensure software uses aligned word accesses to access the SysTick registers.

Note: When the processor is halted for debugging, the counter does not decrement.

## 3.1.2 Nested Vectored Interrupt Controller (NVIC)

This section describes the Nested Vectored Interrupt Controller (NVIC) and the registers it uses. The NVIC supports:

- 53 interrupts.
- A programmable priority level of 0-7 for each interrupt. A higher level corresponds to a lower priority, so level 0 is the highest interrupt priority.
- Low-latency exception and interrupt handling.
- Level and pulse detection of interrupt signals.
- Dynamic reprioritization of interrupts.
- Grouping of priority values into group priority and subpriority fields.
- Interrupt tail-chaining.
- An external Non-maskable interrupt (NMI).

The processor automatically stacks its state on exception entry and unstacks this state on exception exit, with no instruction overhead, providing low latency exception handling.

### 3.1.2.1 Level-Sensitive and Pulse Interrupts

The processor supports both level-sensitive and pulse interrupts. Pulse interrupts are also described as edge-triggered interrupts.

A level-sensitive interrupt is held asserted until the peripheral deasserts the interrupt signal. Typically this happens because the ISR accesses the peripheral, causing it to clear the interrupt request. A pulse interrupt is an interrupt signal sampled synchronously on the rising edge of the processor clock. To ensure the NVIC detects the interrupt, the peripheral must assert the interrupt signal for at least one clock cycle, during which the NVIC detects the pulse and latches the interrupt.

When the processor enters the ISR, it automatically removes the pending state from the interrupt (see "Hardware and Software Control of Interrupts" on page 124 for more information). For a level-sensitive interrupt, if the signal is not deasserted before the processor returns from the ISR, the interrupt becomes pending again, and the processor must execute its ISR again. As a result, the peripheral can hold the interrupt signal asserted until it no longer needs servicing.

#### 3.1.2.2 Hardware and Software Control of Interrupts

The Cortex-M3 latches all interrupts. A peripheral interrupt becomes pending for one of the following reasons:

- The NVIC detects that the interrupt signal is High and the interrupt is not active.
- The NVIC detects a rising edge on the interrupt signal.
- Software writes to the corresponding interrupt set-pending register bit, or to the Software Trigger Interrupt (SWTRIG) register to make a Software-Generated Interrupt pending. See the INT bit in the PEND0 register on page 141 or SWTRIG on page 149.

A pending interrupt remains pending until one of the following:

- The processor enters the ISR for the interrupt, changing the state of the interrupt from pending to active. Then:
  - For a level-sensitive interrupt, when the processor returns from the ISR, the NVIC samples the interrupt signal. If the signal is asserted, the state of the interrupt changes to pending, which might cause the processor to immediately re-enter the ISR. Otherwise, the state of the interrupt changes to inactive.
  - For a pulse interrupt, the NVIC continues to monitor the interrupt signal, and if this is pulsed the state of the interrupt changes to pending and active. In this case, when the processor returns from the ISR the state of the interrupt changes to pending, which might cause the processor to immediately re-enter the ISR.

If the interrupt signal is not pulsed while the processor is in the ISR, when the processor returns from the ISR the state of the interrupt changes to inactive.

- Software writes to the corresponding interrupt clear-pending register bit
  - For a level-sensitive interrupt, if the interrupt signal is still asserted, the state of the interrupt does not change. Otherwise, the state of the interrupt changes to inactive.

 For a pulse interrupt, the state of the interrupt changes to inactive, if the state was pending or to active, if the state was active and pending.

# 3.1.3 System Control Block (SCB)

The System Control Block (SCB) provides system implementation information and system control, including configuration, control, and reporting of the system exceptions.

## 3.1.4 Memory Protection Unit (MPU)

This section describes the Memory protection unit (MPU). The MPU divides the memory map into a number of regions and defines the location, size, access permissions, and memory attributes of each region. The MPU supports independent attribute settings for each region, overlapping regions, and export of memory attributes to the system.

The memory attributes affect the behavior of memory accesses to the region. The Cortex-M3 MPU defines eight separate memory regions, 0-7, and a background region.

When memory regions overlap, a memory access is affected by the attributes of the region with the highest number. For example, the attributes for region 7 take precedence over the attributes of any region that overlaps region 7.

The background region has the same memory access attributes as the default memory map, but is accessible from privileged software only.

The Cortex-M3 MPU memory map is unified, meaning that instruction accesses and data accesses have the same region settings.

If a program accesses a memory location that is prohibited by the MPU, the processor generates a memory management fault, causing a fault exception and possibly causing termination of the process in an OS environment. In an OS environment, the kernel can update the MPU region setting dynamically based on the process to be executed. Typically, an embedded OS uses the MPU for memory protection.

Configuration of MPU regions is based on memory types (see "Memory Regions, Types and Attributes" on page 100 for more information).

Table 3-2 on page 125 shows the possible MPU region attributes. See the section called "MPU Configuration for a Stellaris Microcontroller" on page 129 for guidelines for programming a microcontroller implementation.

Memory Type Description		
Strongly Ordered	All accesses to Strongly Ordered memory occur in program order.	
Device	Memory-mapped peripherals	
Normal	Normal memory	

Table 3-2. Memory Attributes Summary

To avoid unexpected behavior, disable the interrupts before updating the attributes of a region that the interrupt handlers might access.

Ensure software uses aligned accesses of the correct size to access MPU registers:

- Except for the MPU Region Attribute and Size (MPUATTR) register, all MPU registers must be accessed with aligned word accesses.
- The **MPUATTR** register can be accessed with byte or aligned halfword or word accesses.

The processor does not support unaligned accesses to MPU registers.

When setting up the MPU, and if the MPU has previously been programmed, disable unused regions to prevent any previous region settings from affecting the new MPU setup.

#### 3.1.4.1 Updating an MPU Region

To update the attributes for an MPU region, the **MPU Region Number (MPUNUMBER)**, **MPU Region Base Address (MPUBASE)** and **MPUATTR** registers must be updated. Each register can be programmed separately or with a multiple-word write to program all of these registers. You can use the **MPUBASEx** and **MPUATTRx** aliases to program up to four regions simultaneously using an STM instruction.

#### Updating an MPU Region Using Separate Words

This example simple code configures one region:

```
; R1 = region number
; R2 = size/enable
; R3 = attributes
; R4 = address
LDR R0,=MPUNUMBER ; 0xE000ED98, MPU region number register
STR R1, [R0, #0x0] ; Region Number
STR R4, [R0, #0x4] ; Region Base Address
STRH R2, [R0, #0x8] ; Region Size and Enable
STRH R3, [R0, #0xA] ; Region Attribute
```

Disable a region before writing new region settings to the MPU if you have previously enabled the region being changed. For example:

```
; R1 = region number
; R2 = size/enable
; R3 = attributes
; R4 = address
                         ; 0xE000ED98, MPU region number register
; Region Number
LDR R0,=MPUNUMBER
STR R1, [R0, #0x0]
BIC R2, R2, #1
                           ; Disable
STRH R2, [R0, #0x8]
STR R4, [R0, #0x4]
STRH R3, [R0, #0xA]
                           ; Region Size and Enable
                           ; Region Base Address
                           ; Region Attribute
ORR R2, #1
                             ; Enable
STRH R2, [R0, #0x8]
                            ; Region Size and Enable
```

Software must use memory barrier instructions:

- Before MPU setup, if there might be outstanding memory transfers, such as buffered writes, that might be affected by the change in MPU settings.
- After MPU setup, if it includes memory transfers that must use the new MPU settings.

However, memory barrier instructions are not required if the MPU setup process starts by entering an exception handler, or is followed by an exception return, because the exception entry and exception return mechanism cause memory barrier behavior.

Software does not need any memory barrier instructions during MPU setup, because it accesses the MPU through the Private Peripheral Bus (PPB), which is a Strongly Ordered memory region.

For example, if all of the memory access behavior is intended to take effect immediately after the programming sequence, then a DSB instruction and an ISB instruction should be used. A DSB is required after changing MPU settings, such as at the end of context switch. An ISB is required if the code that programs the MPU region or regions is entered using a branch or call. If the programming sequence is entered using a return from exception, or by taking an exception, then an ISB is not required.

#### Updating an MPU Region Using Multi-Word Writes

The MPU can be programmed directly using multi-word writes, depending how the information is divided. Consider the following reprogramming:

```
; R1 = region number
; R2 = address
; R3 = size, attributes in one
LDR R0, =MPUNUMBER ; 0xE000ED98, MPU region number register
STR R1, [R0, #0x0] ; Region Number
STR R2, [R0, #0x4] ; Region Base Address
STR R3, [R0, #0x8] ; Region Attribute, Size and Enable
```

An STM instruction can be used to optimize this:

```
; R1 = region number
; R2 = address
; R3 = size, attributes in one
LDR R0, =MPUNUMBER ; 0xE000ED98, MPU region number register
STM R0, {R1-R3} ; Region number, address, attribute, size and enable
```

This operation can be done in two words for pre-packed information, meaning that the **MPU Region Base Address (MPUBASE)** register (see page 183) contains the required region number and has the VALID bit set. This method can be used when the data is statically packed, for example in a boot loader:

#### Subregions

Regions of 256 bytes or more are divided into eight equal-sized subregions. Set the corresponding bit in the SRD field of the **MPU Region Attribute and Size (MPUATTR)** register (see page 185) to disable a subregion. The least-significant bit of the SRD field controls the first subregion, and the most-significant bit controls the last subregion. Disabling a subregion means another region overlapping the disabled range matches instead. If no other enabled region overlaps the disabled subregion, the MPU issues a fault.

Regions of 32, 64, and 128 bytes do not support subregions. With regions of these sizes, the SRD field must be configured to  $0 \times 00$ , otherwise the MPU behavior is unpredictable.

#### Example of SRD Use

Two regions with the same base address overlap. Region one is 128 KB, and region two is 512 KB. To ensure the attributes from region one apply to the first 128 KB region, configure the SRD field for region two to 0x03 to disable the first two subregions, as Figure 3-1 on page 128 shows.

#### Figure 3-1. SRD Use Example



#### 3.1.4.2 MPU Access Permission Attributes

The access permission bits, TEX, S, C, B, AP, and XN of the **MPUATTR** register, control access to the corresponding memory region. If an access is made to an area of memory without the required permissions, then the MPU generates a permission fault.

Table 3-3 on page 128 shows the encodings for the TEX, C, B, and S access permission bits. All encodings are shown for completeness, however the current implementation of the Cortex-M3 does not support the concept of cacheability or shareability. Refer to the section called "MPU Configuration for a Stellaris Microcontroller" on page 129 for information on programming the MPU for Stellaris implementations.

TEX	S	С	В	Memory Type	Shareability	Other Attributes
000b	x <sup>a</sup>	0	0	Strongly Ordered	Shareable	-
000	x <sup>a</sup>	0	1	Device	Shareable	-
000	0	1	0	Normal	Not shareable	
000	1	1	0	Normal	Shareable	Outer and inner
000	0	1	1	Normal	Not shareable	write-through. No write allocate.
000	1	1	1	Normal	Shareable	
001	0	0	0	Normal	Not shareable	Outer and inner
001	1	0	0	Normal	Shareable	noncacheable.
001	x <sup>a</sup>	0	1	Reserved encoding	-	-
001	x <sup>a</sup>	1	0	Reserved encoding	-	-
001	0	1	1	Normal	Not shareable	Outer and inner
001	1	1	1	Normal	Shareable	write-back. Write and read allocate.
010	x <sup>a</sup>	0	0	Device	Not shareable	Nonshared Device.
010	x <sup>a</sup>	0	1	Reserved encoding	-	-
010	x <sup>a</sup>	1	x <sup>a</sup>	Reserved encoding	-	-

Table 3-3. TEX, S, C, and B Bit Field Encoding

TEX	S	С	В	Memory Type	Shareability	Other Attributes
1BB	0	А	A	Normal	Not shareable	Cached memory (BB =
1BB	1	A	A	Normal	Shareable	outer policy, AA = inner policy).
						See Table 3-4 for the encoding of the AA and BB bits.

Table 3-3, TEX	S, C, and B Bit Field Encoding	(continued)
	o, o, and b bit i ford Enfording	(continuou)

a. The MPU ignores the value of this bit.

Table 3-4 on page 129 shows the cache policy for memory attribute encodings with a TEX value in the range of 0x4-0x7.

Table 3-4. Cache Policy for Memory Attribute Encoding

Encoding, AA or BB	Corresponding Cache Policy	
00	Non-cacheable	
01	Write back, write and read allocate	
10	Write through, no write allocate	
11	Write back, no write allocate	

Table 3-5 on page 129 shows the AP encodings in the **MPUATTR** register that define the access permissions for privileged and unprivileged software.

Table 3-5. AP Bit Field Encoding

AP Bit Field	Privileged Permissions	Unprivileged Permissions	Description
000	No access	No access	All accesses generate a permission fault.
001	R/W	No access	Access from privileged software only.
010	R/W	RO	Writes by unprivileged software generate a permission fault.
011	R/W	R/W	Full access.
100	Unpredictable	Unpredictable	Reserved.
101	RO	No access	Reads by privileged software only.
110	RO	RO	Read-only, by privileged or unprivileged software.
111	RO	RO	Read-only, by privileged or unprivileged software.

#### MPU Configuration for a Stellaris Microcontroller

Stellaris microcontrollers have only a single processor and no caches. As a result, the MPU should be programmed as shown in Table 3-6 on page 129.

#### Table 3-6. Memory Region Attributes for Stellaris Microcontrollers

Memory Region	TEX	S	С	В	Memory Type and Attributes
Flash memory	000b	0	1	0	Normal memory, non-shareable, write-through
Internal SRAM	000b	1	1	0	Normal memory, shareable, write-through
External SRAM	000b	1	1	1	Normal memory, shareable, write-back, write-allocate
Peripherals	000b	1	0	1	Device memory, shareable

In current Stellaris microcontroller implementations, the shareability and cache policy attributes do not affect the system behavior. However, using these settings for the MPU regions can make the application code more portable. The values given are for typical situations.

## 3.1.4.3 MPU Mismatch

When an access violates the MPU permissions, the processor generates a memory management fault (see "Exceptions and Interrupts" on page 98 for more information). The **MFAULTSTAT** register indicates the cause of the fault. See page 170 for more information.

# 3.2 Register Map

Table 3-7 on page 130 lists the Cortex-M3 Peripheral SysTick, NVIC, MPU and SCB registers. The offset listed is a hexadecimal increment to the register's address, relative to the Core Peripherals base address of 0xE000.E000.

**Note:** Register spaces that are not used are reserved for future or internal use. Software should not modify any reserved memory address.

Offset	Name	Туре	Reset	Description	See page
System T	imer (SysTick) Registers				I
0x010	STCTRL	R/W	0x0000.0004	SysTick Control and Status Register	133
0x014	STRELOAD	R/W	0x0000.0000	SysTick Reload Value Register	135
0x018	STCURRENT	R/WC	0x0000.0000	SysTick Current Value Register	136
Nested V	ectored Interrupt Control	ler (NVIC)	Registers		
0x100	EN0	R/W	0x0000.0000	Interrupt 0-31 Set Enable	137
0x104	EN1	R/W	0x0000.0000	Interrupt 32-54 Set Enable	138
0x180	DISO	R/W	0x0000.0000	Interrupt 0-31 Clear Enable	139
0x184	DIS1	R/W	0x0000.0000	Interrupt 32-54 Clear Enable	140
0x200	PEND0	R/W	0x0000.0000	Interrupt 0-31 Set Pending	141
0x204	PEND1	R/W	0x0000.0000	Interrupt 32-54 Set Pending	142
0x280	UNPEND0	R/W	0x0000.0000	Interrupt 0-31 Clear Pending	143
0x284	UNPEND1	R/W	0x0000.0000	Interrupt 32-54 Clear Pending	144
0x300	ACTIVE0	RO	0x0000.0000	Interrupt 0-31 Active Bit	145
0x304	ACTIVE1	RO	0x0000.0000	Interrupt 32-54 Active Bit	146
0x400	PRI0	R/W	0x0000.0000	Interrupt 0-3 Priority	147
0x404	PRI1	R/W	0x0000.0000	Interrupt 4-7 Priority	147
0x408	PRI2	R/W	0x0000.0000	Interrupt 8-11 Priority	147
0x40C	PRI3	R/W	0x0000.0000	Interrupt 12-15 Priority	147
0x410	PRI4	R/W	0x0000.0000	Interrupt 16-19 Priority	147

Table 3-7. Peripherals Register Map

Offset	Name	Туре	Reset	Description	See page
0x414	PRI5	R/W	0x0000.0000	Interrupt 20-23 Priority	147
0x418	PRI6	R/W	0x0000.0000	Interrupt 24-27 Priority	147
0x41C	PRI7	R/W	0x0000.0000	Interrupt 28-31 Priority	147
0x420	PRI8	R/W	0x0000.0000	Interrupt 32-35 Priority	147
0x424	PRI9	R/W	0x0000.0000	Interrupt 36-39 Priority	147
0x428	PRI10	R/W	0x0000.0000	Interrupt 40-43 Priority	147
0x42C	PRI11	R/W	0x0000.0000	Interrupt 44-47 Priority	147
0x430	PRI12	R/W	0x0000.0000	Interrupt 48-51 Priority	147
0x434	PRI13	R/W	0x0000.0000	Interrupt 52-54 Priority	147
0xF00	SWTRIG	WO	0x0000.0000	Software Trigger Interrupt	149
System C	ontrol Block (SCB) Regi	sters			
0x008	ACTLR	R/W	0x0000.0000	Auxiliary Control	150
0xD00	CPUID	RO	0x412F.C230	CPU ID Base	152
0xD04	INTCTRL	R/W	0x0000.0000	Interrupt Control and State	153
0xD08	VTABLE	R/W	0x0000.0000	Vector Table Offset	156
0xD0C	APINT	R/W	0xFA05.0000	Application Interrupt and Reset Control	157
0xD10	SYSCTRL	R/W	0x0000.0000	System Control	159
0xD14	CFGCTRL	R/W	0x0000.0200	Configuration and Control	161
0xD18	SYSPRI1	R/W	0x0000.0000	System Handler Priority 1	163
0xD1C	SYSPRI2	R/W	0x0000.0000	System Handler Priority 2	164
0xD20	SYSPRI3	R/W	0x0000.0000	System Handler Priority 3	165
0xD24	SYSHNDCTRL	R/W	0x0000.0000	System Handler Control and State	166
0xD28	FAULTSTAT	R/W1C	0x0000.0000	Configurable Fault Status	170
0xD2C	HFAULTSTAT	R/W1C	0x0000.0000	Hard Fault Status	176
0xD34	MMADDR	R/W	-	Memory Management Fault Address	177
0xD38	FAULTADDR	R/W	-	Bus Fault Address	178
Memory I	Protection Unit (MPU) Re	gisters		1	
0xD90	MPUTYPE	RO	0x0000.0800	МРИ Туре	179
0xD94	MPUCTRL	R/W	0x0000.0000	MPU Control	180
0xD98	MPUNUMBER	R/W	0x0000.0000	MPU Region Number	182
0xD9C	MPUBASE	R/W	0x0000.0000	MPU Region Base Address	183
0xDA0	MPUATTR	R/W	0x0000.0000	MPU Region Attribute and Size	185

Table 3-7. Peripherals Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0xDA4	MPUBASE1	R/W	0x0000.0000	MPU Region Base Address Alias 1	183
0xDA8	MPUATTR1	R/W	0x0000.0000	MPU Region Attribute and Size Alias 1	185
0xDAC	MPUBASE2	R/W	0x0000.0000	MPU Region Base Address Alias 2	183
0xDB0	MPUATTR2	R/W	0x0000.0000	MPU Region Attribute and Size Alias 2	185
0xDB4	MPUBASE3	R/W	0x0000.0000	MPU Region Base Address Alias 3	183
0xDB8	MPUATTR3	R/W	0x0000.0000	MPU Region Attribute and Size Alias 3	185

Table 3-7. Peripherals Register Map (continued)

# 3.3 System Timer (SysTick) Register Descriptions

This section lists and describes the System Timer registers, in numerical order by address offset.

# Register 1: SysTick Control and Status Register (STCTRL), offset 0x010

**Note:** This register can only be accessed from privileged mode.

The SysTick **STCTRL** register enables the SysTick features.

#### SysTick Control and Status Register (STCTRL)

Base 0xE000.E000 Offset 0x010 Type R/W, reset 0x0000.0004

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I							reserved	1		1					COUNT
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Γ	r		1		1		reserved		r	l.	I	1		CLK_SRC	INTEN	ENABLE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 1	R/W 0	R/W 0
В	it/Field		Nam	ne	Ty	ре	Reset	Des	cription							
:	31:17		reserv	ved	R	C	0x000	com	patibility	with futu	ure prod	he value ucts, the dify-write	value o	served bit. f a reserv on.	To proved bit sl	vide nould be
	16		COU	NT	R	С	0	Cou	nt Flag							
								Valu	ue	Descrip	otion					
								0			sTick tim was rea		ot count	ed to 0 sir	nce the I	ast time
								1		•	sTick tin was rea		counted	to 0 since	e the las	t time
								is w If re <sup>Mas</sup> the Deb	ritten wit ad by the terTyp COUNT b	h any va e debugg e bit in th it is not o face V5 /	llue. ger using he <b>AHB-</b> changed	the DAI AP Con by the d	P, this b t <b>rol Reç</b> lebugge	the <b>STCU</b> it is cleare <b>gister</b> is c er read. Se n for more	ed only i lear. Ot ee the A	if the herwise, <i>IRM</i> ®
	15:3		reserv	ved	R	C	0x000	com	patibility	with futu	ure prod		value o	served bit. f a reserv on.		
	2		CLK_S	SRC	R/	W	1	Cloc	ck Sourc	е						
								Valu	ue Desc	ription						
								0		nal refei		ock. (Not	implem	ented for	most S	tellaris
								1	Syste	em clock						
												ce clock operate.		nplemente	ed, this l	bit must

Bit/Field	Name	Туре	Reset	Descripti	on
1	INTEN	R/W	0	Interrupt	Enable
				Value	Description
				0	Interrupt generation is disabled. Software can use the COUNT bit to determine if the counter has ever reached 0.
				1	An interrupt is generated to the NVIC when SysTick counts to 0.
0	ENABLE	R/W	0	Enable	
				Value	Description
				0	The counter is disabled.
				1	Enables SysTick to operate in a multi-shot way. That is, the counter loads the RELOAD value and begins counting down. On reaching 0, the COUNT bit is set and an interrupt is generated if enabled by INTEN. The counter then loads the RELOAD value again and begins counting.

## Register 2: SysTick Reload Value Register (STRELOAD), offset 0x014

Note: This register can only be accessed from privileged mode.

The **STRELOAD** register specifies the start value to load into the **SysTick Current Value** (**STCURRENT**) register when the counter reaches 0. The start value can be between 0x1 and 0x00FF.FFFF. A start value of 0 is possible but has no effect because the SysTick interrupt and the COUNT bit are activated when counting from 1 to 0.

SysTick can be configured as a multi-shot timer, repeated over and over, firing every N+1 clock pulses, where N is any value from 1 to 0x00FF.FFFF. For example, if a tick interrupt is required every 100 clock pulses, 99 must be written into the RELOAD field.

Base 0xE000.E000 Offset 0x014 Type R/W, reset 0x0000.0000 31 30 29 28 21 20 16 27 26 25 24 23 22 19 18 17 RELOAD reserved RO RO RO RO RO RO RO RO R/W R/W R/W R/W R/W R/W R/W R/W Туре 0 0 0 0 0 0 Reset 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 3 2 0 1 RELOAD R/W R/W R/W Туре R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Reset Description Туре 31:24 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 23:0 RELOAD R/W 0x00.0000 **Reload Value** Value to load into the SysTick Current Value (STCURRENT) register when the counter reaches 0.

SysTick Reload Value Register (STRELOAD)

# Register 3: SysTick Current Value Register (STCURRENT), offset 0x018

Note: This register can only be accessed from privileged mode.

The **STCURRENT** register contains the current value of the SysTick counter.

#### SysTick Current Value Register (STCURRENT)

Base 0xE000.E000

Offset 0x018 Type R/WC, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1	rese	rved		1 1		CURRENT								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	1	1			1 1	CUR	RENT	1	1	1	1 1	1	1	1	
Туре	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
E	Bit/Field Name Type Rese								cription								
	31:24		reser	ved	R	0	0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
	23:0		CURR	ENT	R/V	VC	0x00.000	0 Cur	rent Valu	e							
									s field cor read-mo					0			
									s register aring this			0	,			0	

# 3.4 NVIC Register Descriptions

This section lists and describes the NVIC registers, in numerical order by address offset.

The NVIC registers can only be fully accessed from privileged mode, but interrupts can be pended while in unprivileged mode by enabling the **Configuration and Control (CFGCTRL)** register. Any other unprivileged mode access causes a bus fault.

Ensure software uses correctly aligned register accesses. The processor does not support unaligned accesses to NVIC registers.

An interrupt can enter the pending state even if it is disabled.

Before programming the **VTABLE** register to relocate the vector table, ensure the vector table entries of the new vector table are set up for fault handlers, NMI, and all enabled exceptions such as interrupts. For more information, see page 156.

## Register 4: Interrupt 0-31 Set Enable (EN0), offset 0x100

Note: This register can only be accessed from privileged mode.

The **EN0** register enables interrupts and shows which interrupts are enabled. Bit 0 corresponds to Interrupt 0; bit 31 corresponds to Interrupt 31.

See Table 2-9 on page 110 for interrupt assignments.

If a pending interrupt is enabled, the NVIC activates the interrupt based on its priority. If an interrupt is not enabled, asserting its interrupt signal changes the interrupt state to pending, but the NVIC never activates the interrupt, regardless of its priority.



# Register 5: Interrupt 32-54 Set Enable (EN1), offset 0x104

Note: This register can only be accessed from privileged mode.

The **EN1** register enables interrupts and shows which interrupts are enabled. Bit 0 corresponds to Interrupt 32; bit 22 corresponds to Interrupt 54. See Table 2-9 on page 110 for interrupt assignments.

If a pending interrupt is enabled, the NVIC activates the interrupt based on its priority. If an interrupt is not enabled, asserting its interrupt signal changes the interrupt state to pending, but the NVIC never activates the interrupt, regardless of its priority.

Interrupt 32-54 Set Enable (EN1)

#### Base 0xE000.E000 Offset 0x104

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	reserved		1 1				1	1	INT	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Ì	Î	i		1 1	11	NT	I	Î	Ì	1	Ì	ſ	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:23		reser	ved	R	0	0x00	com	patibility	ould not with futu cross a r	ure prod	ucts, the	value of	a reserv		
	22:0		IN	г	R/	W	0x00.0000	) Inte	rrupt En	able						
								Val	ue	Descrip	otion					
								0		On a re	ead, indi	cates the	e interrup	ot is disa	bled.	
										On a w	rite, no	effect.				
								1		On a re	ead, indi	cates the	e interrup	ot is enat	oled.	
										On a w	rite, ena	bles the	interrup	t.		
								A bi	t can on	lv be clea	ared by	settina th	ne corres	pondina	TNT[n]	bit in

A bit can only be cleared by setting the corresponding  ${\tt INT[n]}$  bit in the  ${\tt DIS1}$  register.

# Register 6: Interrupt 0-31 Clear Enable (DIS0), offset 0x180

Note: This register can only be accessed from privileged mode.

The **DISO** register disables interrupts. Bit 0 corresponds to Interrupt 0; bit 31 corresponds to Interrupt 31.

See Table 2-9 on page 110 for interrupt assignments.



On a write, no effect.

1 On a read, indicates the interrupt is enabled.

On a write, clears the corresponding INT[n] bit in the **EN0** register, disabling interrupt [n].

# Register 7: Interrupt 32-54 Clear Enable (DIS1), offset 0x184

Note: This register can only be accessed from privileged mode.

The DIS1 register disables interrupts. Bit 0 corresponds to Interrupt 32; bit 22 corresponds to Interrupt 54. See Table 2-9 on page 110 for interrupt assignments.

Interrupt 32-54 Clear Enable (DIS1)

Base 0xE000.E000 Offset 0x184 Type R/W, reset 0x0000.0000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	I	reserved	1	1				1	1	INT			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	1	î.	1 1	1	I NT	1	1	1	1	Î	Î	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit/Field Name 31:23 reserved					pe O	Reset 0x00	Soff com pres	patibility served a	v with fut cross a i	ure pro	the value ducts, the odify-write	value of	a reser	•	ovide should be
	22:0		II	NT	R/	W	0x00.000		rrupt Dis							
								Val	ue Deso	cription						
								0	On a	read, in	idicates	the interr	rupt is dis	sabled.		
									On a	write, n	o effect					
								1	On a	read, in	dicates	the interr	rupt is er	abled.		

On a write, clears the corresponding INT[n] bit in the EN1 register, disabling interrupt [n].

## Register 8: Interrupt 0-31 Set Pending (PEND0), offset 0x200

Note: This register can only be accessed from privileged mode.

The **PEND0** register forces interrupts into the pending state and shows which interrupts are pending. Bit 0 corresponds to Interrupt 0; bit 31 corresponds to Interrupt 31.

See Table 2-9 on page 110 for interrupt assignments.

Interrupt 0-31 Set Pending (PEND0) Base 0xE000.E000 Offset 0x200 Type R/W, reset 0x0000.0000 31 30 29 28 24 27 26 25 23 22 21 20 19 18 17 16 INT R/W R/W R/W R/W R/W R/M R/W Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 15 14 13 12 11 10 9 7 6 5 4 3 2 1 0 INT R/W Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Description Name Туре Reset 0x0000.0000 31:0 INT R/W Interrupt Set Pending Value Description 0 On a read, indicates that the interrupt is not pending. On a write, no effect. On a read, indicates that the interrupt is pending. 1 On a write, the corresponding interrupt is set to pending even if it is disabled. If the corresponding interrupt is already pending, setting a bit has no effect. A bit can only be cleared by setting the corresponding INT[n] bit in the UNPEND0 register.

# Register 9: Interrupt 32-54 Set Pending (PEND1), offset 0x204

Note: This register can only be accessed from privileged mode.

The **PEND1** register forces interrupts into the pending state and shows which interrupts are pending. Bit 0 corresponds to Interrupt 32; bit 22 corresponds to Interrupt 54. See Table 2-9 on page 110 for interrupt assignments.

Interrupt 32-54 Set Pending (PEND1)

Base 0xE000.E000 Offset 0x204

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[	l	r	1	r	reserved						1	I	INT	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I	I	1	I				11	NT	I	1	1	1 1	1	1	1
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
B	Bit/Field		Nan	ne	Ту	ре	Reset	Des	criptior	1						
	31:23		reser	ved	R	0	0x00	x00 Software should not rely on the value of a reserved bi compatibility with future products, the value of a reserved preserved across a read-modify-write operation.						•		
	22:0	2:0 INT			R/	W	0x00.0000	Inte	rrupt Se	et Pendin	g					
								Val	ue	Descript	ion					
								0		On a rea	ad, indica	ates that	the inter	rupt is n	ot pendi	ng.
										On a wr	ite, no ef	fect.				
								1		On a rea	ad, indica	ates that	the inter	rupt is p	ending.	
										On a wri even if if			nding inte	errupt is	set to pe	ending
								lf th effe		sponding	interrup	t is alrea	dy pendi	ng, settir	ng a bit ł	nas no

A bit can only be cleared by setting the corresponding INT[n] bit in the **UNPEND1** register.

## Register 10: Interrupt 0-31 Clear Pending (UNPEND0), offset 0x280

Note: This register can only be accessed from privileged mode.

The **UNPEND0** register shows which interrupts are pending and removes the pending state from interrupts. Bit 0 corresponds to Interrupt 0; bit 31 corresponds to Interrupt 31.

See Table 2-9 on page 110 for interrupt assignments.

Interrupt 0-31 Clear Pending (UNPEND0)

Base 0xE000.E000

Offset 0x280 Type R/W, reset 0x0000.0000

31 30 29 28 24 27 26 25 23 22 21 20 19 18 17 16 INT R/W R/W R/W R/W R/W R/M R/W Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 15 14 13 12 11 10 9 7 6 5 4 3 2 1 0 INT Туре R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Description Name Туре Reset 31:0 INT R/W 0x0000.0000 Interrupt Clear Pending

Value Description

0 On a read, indicates that the interrupt is not pending. On a write, no effect.

1 On a read, indicates that the interrupt is pending.

On a write, clears the corresponding INT[n] bit in the **PEND0** register, so that interrupt [n] is no longer pending.

Setting a bit does not affect the active state of the corresponding interrupt.

# Register 11: Interrupt 32-54 Clear Pending (UNPEND1), offset 0x284

Note: This register can only be accessed from privileged mode.

The **UNPEND1** register shows which interrupts are pending and removes the pending state from interrupts. Bit 0 corresponds to Interrupt 32; bit 22 corresponds to Interrupt 54. See Table 2-9 on page 110 for interrupt assignments.

Interrupt 32-54 Clear Pending (UNPEND1)

Base 0xE000.E000

Offset 0x284 Type R/W, reset 0x0000.0000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,															
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	reserved	1	1 1		1		1	1	INT	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	T	1 1	1	1 1	11	NT	I	1	I	1	1	1	T
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:23			ved	R	0	0x00	com	patibility	ould not / with fut cross a r	ure prod	ucts, the	value of	a reserv	•	
	22:0		IN	г	R/	W	0x00.0000	Inte	rrupt Cle	ear Pend	ing					
								Val	ue Deso	cription						
								0	On a	a read, in	dicates t	that the i	nterrupt	is not pe	ndina.	
								-		a write, n						
								1		a read, in		that the i	nterrupt	is pendir	ng.	
										a write, cl			•	•	0	PEND1

interrupt.

register, so that interrupt [n] is no longer pending.

Setting a bit does not affect the active state of the corresponding
### Register 12: Interrupt 0-31 Active Bit (ACTIVE0), offset 0x300

Note: This register can only be accessed from privileged mode.

The ACTIVE0 register indicates which interrupts are active. Bit 0 corresponds to Interrupt 0; bit 31 corresponds to Interrupt 31.

See Table 2-9 on page 110 for interrupt assignments.

#### Caution - Do not manually set or clear the bits in this register.

Interrupt 0-31 Active Bit (ACTIVE0)

Base 0xE000.E000 Offset 0x300 Type RO, reset 0x0000.0000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	I	1	1			<b>ו</b> או	I NT I	I	ſ	I		1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	Γ	1	1			<b>I</b> 11	I NT I	Γ		I		1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0							

Bit/Field	Name	Туре	Reset	Description
31:0	INT	RO	0x0000.0000	Interrupt Active

Value Description

0 The corresponding interrupt is not active.

1 The corresponding interrupt is active, or active and pending.

# Register 13: Interrupt 32-54 Active Bit (ACTIVE1), offset 0x304

**Note:** This register can only be accessed from privileged mode.

The **ACTIVE1** register indicates which interrupts are active. Bit 0 corresponds to Interrupt 32; bit 22 corresponds to Interrupt 54. See Table 2-9 on page 110 for interrupt assignments.

#### Caution - Do not manually set or clear the bits in this register.

Interrupt 32-54 Active Bit (ACTIVE1)

Base 0xE000.E000

Offset 0x304 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•		reserved		1 1					1	INT		I	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1		, ,		1 1	11	NT I			1			I	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	be	Reset	Des	cription							
	31:23		reserv	/ed	R	C	0x00	com	tware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	22:0		INT	-	R	С	0x00.0000	Inte	rrupt Act	ive						
								Val	ue Desc	ription						

0 The corresponding interrupt is not active.

1 The corresponding interrupt is active, or active and pending.

Register 14: Interrupt 0-3 Priority (PRI0), offset 0x400 Register 15: Interrupt 4-7 Priority (PRI1), offset 0x404 Register 16: Interrupt 8-11 Priority (PRI2), offset 0x408 Register 17: Interrupt 12-15 Priority (PRI3), offset 0x40C Register 18: Interrupt 16-19 Priority (PRI4), offset 0x410 Register 19: Interrupt 20-23 Priority (PRI5), offset 0x414 Register 20: Interrupt 24-27 Priority (PRI6), offset 0x418 Register 21: Interrupt 28-31 Priority (PRI6), offset 0x412 Register 22: Interrupt 32-35 Priority (PRI8), offset 0x420 Register 23: Interrupt 36-39 Priority (PRI9), offset 0x424 Register 24: Interrupt 40-43 Priority (PRI9), offset 0x428 Register 25: Interrupt 44-47 Priority (PRI10), offset 0x420 Register 26: Interrupt 48-51 Priority (PRI12), offset 0x430 Register 27: Interrupt 52-54 Priority (PRI13), offset 0x434

**Note:** This register can only be accessed from privileged mode.

The **PRIn** registers provide 3-bit priority fields for each interrupt. These registers are byte accessible. Each register holds four priority fields that are assigned to interrupts as follows:

PRIn Register Bit Field	Interrupt
Bits 31:29	Interrupt [4n+3]
Bits 23:21	Interrupt [4n+2]
Bits 15:13	Interrupt [4n+1]
Bits 7:5	Interrupt [4n]

See Table 2-9 on page 110 for interrupt assignments.

Each priority level can be split into separate group priority and subpriority fields. The PRIGROUP field in the **Application Interrupt and Reset Control (APINT)** register (see page 157) indicates the position of the binary point that splits the priority and subpriority fields.

These registers can only be accessed from privileged mode.

### Interrupt 0-3 Priority (PRI0)

Base Offse	0xE000. t 0x400	E000 et 0x0000		,																								
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16												
[		INTD	I			reserved	1 1			INTC	I		ı	reserved														
Type Reset	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0												
г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0												
		INTB				reserved				INTA			I	reserved		-												
Type Reset	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0												
B	it/Field		Nam	ne	Ту	ре	Reset	Des	cription																			
	31:29 INTD		R/	W	0x0	Interrupt Priority for Interrupt [4n+3] This field holds a priority value, 0-7, for the int [4n+3], where n is the number of the <b>Interrupt</b> <b>PRI0</b> , and so on). The lower the value, the gre corresponding interrupt.						Priority	register	(n=0 for														
	compatibility with fu				vare should not rely on the value of a reserved bit. To provide patibility with future products, the value of a reserved bit should be erved across a read-modify-write operation.																							
	23:21		INT	С	R/	W	0x0	Interrupt Priority for Interrupt [4n+2] This field holds a priority value, 0-7, for the interrupt with [4n+2], where n is the number of the Interrupt Priority n PRI0, and so on). The lower the value, the greater the p corresponding interrupt.					register (n=0 for e priority of the															
	20:16		reserv	ved	R	0	0x0	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.																			
	15:13 INTB			15:13 INTB			INTB			INTB			INTB			INTB			0x0	This [4n+ <b>PRI</b>	⊦1], wher <b>0</b> , and so	lds a pric e n is the o on). Th	ority valu e number ie lower t	e, 0-7, fo of the <b>Ir</b>	nterrupt	errupt wi <b>Priority</b> eater the	register	(n=0 for
	12:8				on the value of a reserved bit. To provide products, the value of a reserved bit should be -modify-write operation.																							
	7:5	INTA R/W 0x0 Interrupt Priority for Interrupt [4n]																										
								This field holds a priority value, 0-7,			e, 0-7, fo f the <b>Int</b> o	e Interrupt Priority register (n=0 for																
	4:0		reserv	ved	R	0	0x0	com		with futu	ure produ	ucts, the	value of	erved bit a reserv on.	•													

### Register 28: Software Trigger Interrupt (SWTRIG), offset 0xF00

Note: Only privileged software can enable unprivileged access to the SWTRIG register.

Writing an interrupt number to the **SWTRIG** register generates a Software Generated Interrupt (SGI). See Table 2-9 on page 110 for interrupt assignments.

When the MAINPEND bit in the **Configuration and Control (CFGCTRL)** register (see page 161) is set, unprivileged software can access the **SWTRIG** register.

Software Trigger Interrupt (SWTRIG)

Base 0xE000.E000 Offset 0xF00

	et 0xF00 WO, res	et 0x000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	, , , , , , , , , , , , , , , , , , ,		1 1	rese	erved			1	1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	resei	rved	1 1		1			1	IN	<b>i</b> TID	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:6		reser	ved	R	C	0x0000.00	com	npatibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	5:0		INT	ID	W	0	0x00	Inte	rrupt ID							
						This field holds the interrupt ID of the required SGI. For example, a val of 0x3 generates an interrupt on IRQ3.							, a value			

# 3.5 System Control Block (SCB) Register Descriptions

This section lists and describes the System Control Block (SCB) registers, in numerical order by address offset. The SCB registers can only be accessed from privileged mode.

All registers must be accessed with aligned word accesses except for the **FAULTSTAT** and **SYSPRI1-SYSPRI3** registers, which can be accessed with byte or aligned halfword or word accesses. The processor does not support unaligned accesses to system control block registers.

# Register 29: Auxiliary Control (ACTLR), offset 0x008

Note: This register can only be accessed from privileged mode.

The **ACTLR** register provides disable bits for IT folding, write buffer use for accesses to the default memory map, and interruption of multi-cycle instructions. By default, this register is set to provide optimum performance from the Cortex-M3 processor and does not normally require modification.

	R/W, rese 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Γ	r		1	· · · ·	r	<u> </u>	1 1	resei		[	r	r	1	1	1	1
ype L	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
set	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Г	15	14	13	12	11	10	9 reserved	8	7	6	5	4	3	2 DISFOLD		
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
Sel	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	t/Field		Nam	ie	Ту	ре	Reset	Desc	cription							
:	31:3 2		reserv	ved	R	0	0x00	com	patibility	with fut		ucts, the	value o	served bi of a reser ion.	•	
	2		DISFOLD			W	0	0 Disable IT Folding								
	Z							Valu	ie Desc	ription						
								0	No e	ffect.						
								1	Disal	oles IT f	olding.					
								In sc in ar is ca caus	ome situa n IT bloc lled <i>IT fo</i> se jitter i	ations, th k while i <i>blding</i> , ar n looping	e proces t is still e nd impro	executing ves perfo sk must a	the IT ormance avoid jit	ecuting th instruction e, Howev ter, set th ng.	on. This l er, IT fol	behav ding c
	1		DISWE	BUF	R/	w	0	In sc in ar is ca caus befo	ome situa n IT bloc lled <i>IT fo</i> se jitter i	ations, th k while i olding, ar n looping uting the	e proces t is still e nd impro g. If a tas	executing ves perfo sk must a	the IT ormance avoid jit	instruction e, Howev ter, set th	on. This l er, IT fol	behav ding c
	1		DISWE	BUF	R/	W	0	In sc in ar is ca caus befo Disa	ome situa n IT bloc lled <i>IT fc</i> se jitter in re execu	ations, th k while i olding, ar n looping uting the e Buffer	e proces t is still e nd impro g. If a tas	executing ves perfo sk must a	the IT ormance avoid jit	instruction e, Howev ter, set th	on. This l er, IT fol	behav ding c
	1		DISWE	BUF	R/	W	0	In sc in ar is ca caus befo Disa	ome situa n IT bloc lled <i>IT fc</i> se jitter in re execu ble Write	ations, th k while i olding, ar n looping uting the e Buffer ription	e proces t is still e nd impro g. If a tas	executing ves perfo sk must a	the IT ormance avoid jit	instruction e, Howev ter, set th	on. This l er, IT fol	behav ding c
	1		DISWE	BUF	R/	W	0	In sc in ar is ca caus befo Disa Valu	ome situa n IT bloc lled <i>IT fc</i> se jitter in re execu ble Write ue Desc No e Disal In thi perfo	ations, th k while i olding, ar n looping uting the e Buffer ription ffect. bles write s situatio rmance	e proces t is still e nd impro g. If a tas task, to e buffer u on, all bu is decre	xecuting ves perfo k must a disable se durin s faults ased bee	g the II ormance avoid jit IIT foldi g defau are pre- cause a	instruction e, Howev ter, set th	on. This l er, IT fol e DISFC y map ac faults bu to memo	behav ding c DLD bi ccesse t ory mu

Bit/Field	Name	Туре	Reset	Description
0	DISMCYC	R/W	0	Disable Interrupts of Multiple Cycle Instructions
				Value Description
				0 No effect.
				1 Disables interruption of load multiple and store multiple instructions. In this situation, the interrupt latency of the processor is increased because any LDM or STM must complete before the processor can stack the current state and enter the interrupt handler.

# Register 30: CPU ID Base (CPUID), offset 0xD00

**Note:** This register can only be accessed from privileged mode.

The **CPUID** register contains the ARM® Cortex <sup>™</sup>-M3 processor part number, version, and implementation information.

Base Offse	J ID Bas 0xE000.E t 0xD00 RO, reset	E000	-													
r	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•		1P					V	AR			C	N	•
Type Reset	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 0	RO 1	RO 1	RO 1	RO 1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		1	1		PAF	RTNO		1 1		1	•		RI	EV	•
Type Reset	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:24		IMF	5	R	0	0x41	Imp	lementer	Code						
								Val	ue Desc	ription						
									1 ARM	•						
	23:20		VAF	२	R	0	0x2	Vari	ant Num	ber						
								Val	ue Desc	ription						
								0x2	2 The		in the rnp	on produ	ct revisio	on identif	ier, for e:	kample,
	19:16		COI	N	R	0	0xF	Con	istant							
								Val	ue Desc	rintion						
								0xF		•	s as 0xF.					
	15:4		PART	NO	R	0	0xC23	Par	t Numbe	r						
								\/al	ue Des	cription						
										•	processo	r.				
	3:0		RE	V	R	0	0x0	Rev	ision Nu	mber						
								Val	ue Desc	ription						
								Value Description 0x0 The pn value in the rnpn product revision identifier, for exam the 0 in r2p0.							xample,	

### Register 31: Interrupt Control and State (INTCTRL), offset 0xD04

**Note:** This register can only be accessed from privileged mode.

Interrupt Control and State (INTCTRL)

The **INCTRL** register provides a set-pending bit for the NMI exception, and set-pending and clear-pending bits for the PendSV and SysTick exceptions. In addition, bits in this register indicate the exception number of the exception being processed, whether there are preempted active exceptions, the exception number of the highest priority pending exception, and whether any interrupts are pending.

When writing to **INCTRL**, the effect is unpredictable when writing a 1 to both the PENDSV and UNPENDSV bits, or writing a 1 to both the PENDSTSET and PENDSTCLR bits.

Base Offse	0xE000.E 0xE000.E t 0xD04 R/W, rese	000		0 (1110												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	NMISET	rese	rved	PENDSV	UNPENDSV	PENDSTSET	PENDSTCLR	reserved	ISRPRE	ISRPEND		reserved			VECPEND	
Type Reset	R/W 0	RO 0	RO 0	R/W 0	WO 0	R/W 0	WO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ	VECF	PEND		RETBASE		rese	rved		'		•	VECACT			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei	0	U	U	U	0	0	0	0	0	U	0	U	U	0	U	0
E	Bit/Field		Nar	ne	Ту	ре	Reset	Des	cription							
	31		NMIS	SET	R/	W	0	NMI	Set Per	nding						
								Valu	ue Desc	ription						
								0	On a	read, inc	licates	an NMI e	exception	is not p	ending.	
								On a write, no effect.								
								1 On a read, indicates an NMI exception is pend							ling.	
									On a	write, ch	anges	the NMI e	exception	state t	o pending	<b>]</b> .
								ente this this	ers the N bit, and bit by the	MI excep clears thi	tion ha s bit on ception	ndler as entering handler	soon as i the inter returns 1	t registe rupt ha only if	lly the pro ers the se ndler. A re the NMI s ler.	tting of ead of
30:29 reserved RO 0x0 Software should not rely on the v compatibility with future products preserved across a read-modify-v		ucts, the	value of	a reser	•											
	28		PEN	DSV	R/	W	0	Pen	dSV Set	Pending						
								Valu	ue Desc	ription						
								0	On a	read, inc	licates	a PendS	V excepti	on is no	ot pending	g.
									On a	write, no	effect.					
								1	On a	read, inc	licates	a PendS	V excepti	on is pe	ending.	
									On a	write, ch	anges	the Pend	SV excep	otion sta	ate to per	iding.
										oit is the o s bit is cl					eption sta NDSV bit.	te to

Bit/Field	Name	Туре	Reset	Description
27	UNPENDSV	WO	0	PendSV Clear Pending
				<ul> <li>Value Description</li> <li>On a write, no effect.</li> <li>On a write, removes the pending state from the PendSV exception.</li> </ul>
				This bit is write only; on a register read, its value is unknown.
26	PENDSTSET	R/W	0	SysTick Set Pending
				<ul> <li>Value Description</li> <li>On a read, indicates a SysTick exception is not pending. On a write, no effect.</li> <li>On a read, indicates a SysTick exception is pending. On a write, changes the SysTick exception state to pending.</li> </ul>
				This bit is cleared by writing a 1 to the PENDSTCLR bit.
25	PENDSTCLR	WO	0	<ul> <li>SysTick Clear Pending</li> <li>Value Description</li> <li>On a write, no effect.</li> <li>1 On a write, removes the pending state from the SysTick exception.</li> <li>This bit is write only; on a register read, its value is unknown.</li> </ul>
24	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23	ISRPRE	RO	0	Debug Interrupt Handling         Value       Description         0       The release from halt does not take an interrupt.         1       The release from halt takes an interrupt.         This bit is only meaningful in Debug mode and reads as zero when the processor is not in Debug mode.
22	ISRPEND	RO	0	Interrupt PendingValueDescription0No interrupt is pending.1An interrupt is pending.This bit provides status for all interrupts excluding NMI and Faults.
21:19	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
18:12	VECPEND	RO	0x00	Interrupt Pending Vector Number This field contains the exception number of the highest priority pending enabled exception. The value indicated by this field includes the effect of the <b>BASEPRI</b> and <b>FAULTMASK</b> registers, but not any effect of the <b>PRIMASK</b> register.
				Value Description
				0x00 No exceptions are pending
				0x01 Reserved
				0x02 NMI
				0x03 Hard fault
				0x04 Memory management fault
				0x05 Bus fault
				0x06 Usage fault
				0x07-0x0A Reserved
				0x0B SVCall
				0x0C Reserved for Debug
				0x0D Reserved
				0x0E PendSV
				0x0F SysTick
				0x10 Interrupt Vector 0
				0x11 Interrupt Vector 1
				0x46 Interrupt Vector 54
				0x47-0x7F Reserved
11	RETBASE	RO	0	Return to Base
				Value Description
				0 There are preempted active exceptions to execute.
				1 There are no active exceptions, or the currently executing exception is the only active exception.
				This bit provides status for all interrupts excluding NMI and Faults. This bit only has meaning if the processor is currently executing an ISR (the <b>Interrupt Program Status (IPSR)</b> register is non-zero).
10:7	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:0	VECACT	RO	0x00	Interrupt Pending Vector Number
				This field contains the active exception number. The exception numbers can be found in the description for the VECPEND field. If this field is clear, the processor is in Thread mode. This field contains the same value as the ISRNUM field in the <b>IPSR</b> register.
				Subtract 16 from this value to obtain the IRQ number required to index into the Interrupt Set Enable (ENn), Interrupt Clear Enable (DISn), Interrupt Set Pending (PENDn), Interrupt Clear Pending (UNPENDn), and Interrupt Priority (PRIn) registers (see page 90).

# Register 32: Vector Table Offset (VTABLE), offset 0xD08

Note: This register can only be accessed from privileged mode.

The **VTABLE** register indicates the offset of the vector table base address from memory address 0x0000.0000.

#### Vector Table Offset (VTABLE)

Base 0xE000.E000 Offset 0xD08 Type R/W, reset 0x0000.0000

	,																	
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	rese	rved	BASE			•			1	OFFSET	•			•	•			
Туре	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			1	OFFSET		1	'			1	1	reserved		1				
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription									
	31:30		reserv	ved	R	0	0x0	Soft	ware sh	ould not	relv on t	he value	of a res	erved bit		/ide		
	01.00		10001	- Cu			0X0	x0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be										
								pres	served a	cross a r	ead-mod	dify-write	operatio	on.				
	29		BAS	F	R/	<b>^</b>	0	Vec	tor Table	Rase								
	25		DAG	· <b>L</b>	1.7	vv	0	VEC		Dase								
								Valu	ue Deso	cription								
								0	The	vector ta	ble is in	the code	memor	y region.				
								1	The	vector ta	ble is in	the SRA	M memo	ory regio	n.			
														, ,				
	28:9		OFFS	CT	D	w	0x000.00	Voc	tor Table	Offect								
	20.9		0113	) _ I	FV/	vv	0,000.00	When configuring the OFFSET field, the offset must be aligned to the								to the		
												n the ve						
										•		aligned						
					_	_									_			
	8:0		reserv	ved	R	0	0x00					he value			•			
												ucts, the dify-write			reu bit Si	iouiu be		
								p.00										

### Register 33: Application Interrupt and Reset Control (APINT), offset 0xD0C

Note: This register can only be accessed from privileged mode.

The **APINT** register provides priority grouping control for the exception model, endian status for data accesses, and reset control of the system. To write to this register, 0x05FA must be written to the VECTKEY field, otherwise the write is ignored.

The PRIGROUP field indicates the position of the binary point that splits the INTx fields in the **Interrupt Priority (PRIx)** registers into separate group priority and subpriority fields. Table 3-8 on page 157 shows how the PRIGROUP value controls this split. The bit numbers in the Group Priority Field and Subpriority Field columns in the table refer to the bits in the INTA field. For the INTB field, the corresponding bits are 15:13; for INTC, 23:21; and for INTD, 31:29.

**Note:** Determining preemption of an exception uses only the group priority field.

PRIGROUP Bit Field	Binary Point <sup>a</sup>	Group Priority Field		Group Priorities	Subpriorities
0x0 - 0x4	bxxx.	[7:5]	None	8	1
0x5	bxx.y	[7:6]	[5]	4	2
0x6	bx.yy	[7]	[6:5]	2	4
0x7	b.ууу	None	[7:5]	1	8

#### Table 3-8. Interrupt Priority Levels

a. INTx field showing the binary point. An x denotes a group priority field bit, and a y denotes a subpriority field bit.

Application Interrupt and Reset Control (APINT)

Base 0xE000.E000 Offset 0xD0C

Type R/W, reset 0xFA05.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								VEC	ſKEY		1 1			1		
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	0	1	0	0	0	0	0	0	1	0	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ENDIANESS		rese	rved			PRIGROUP		1	ſ	reserved		1	SYSRESREQ	VECTCLRACT	VECTRESET
Туре	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	RO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:16	VECTKEY	R/W	0xFA05	Register Key This field is used to guard against accidental writes to this register. 0x05FA must be written to this field in order to change the bits in this register. On a read, 0xFA05 is returned.
15	ENDIANESS	RO	0	Data Endianess The Stellaris implementation uses only little-endian mode so this is cleared to 0.
14:11	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
10:8	PRIGROUP	R/W	0x0	Interrupt Priority Grouping This field determines the split of group priority from subpriority (see Table 3-8 on page 157 for more information).
7:3	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	SYSRESREQ	WO	0	System Reset Request
				Value Description
				0 No effect.
				<ol> <li>Resets the core and all on-chip peripherals except the Debug interface.</li> </ol>
				This bit is automatically cleared during the reset of the core and reads as 0.
1	VECTCLRACT	WO	0	Clear Active NMI / Fault
				This bit is reserved for Debug use and reads as 0. This bit must be written as a 0, otherwise behavior is unpredictable.
0	VECTRESET	WO	0	System Reset
				This bit is reserved for Debug use and reads as 0. This bit must be written as a 0, otherwise behavior is unpredictable.

# Register 34: System Control (SYSCTRL), offset 0xD10

**Note:** This register can only be accessed from privileged mode.

The **SYSCTRL** register controls features of entry to and exit from low-power state.

Syst	em Co	ntrol (S	SYSCTR	L)												
Base Offse	0xE000. t 0xD10 R/W, res	E000														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ĺ		ı	1			1	1 1	rese	erved	[	1	1	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					1	reserve			1			SEVONPEND	reserved	SLEEPDEEP	SLEEPEXIT	reserved
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	R/W 0	R/W 0	RO 0
В	lit/Field		Nam	ne	Τv	ре	Reset	Des	cription							
_					. ,	<b>P O</b>			•							
	31:5		reser	ved	R	0	0x0000.00	com	ware sho patibility served ac	with fut	ure prod	ucts, the	value of	a reserv		
	4		SEVON	PEND	R/	W	0	Wal	ke Up on	Pending	9					
								Val	ue Desc	ription						
								0	-			ots or eve e exclud		wake up	the pro	cessor;
								1			nts and a the proc	all interru cessor.	pts, inclu	ding disa	abled int	errupts,
								wak	en an eve es up the	e proces	sor from	NWFE. If t	he proce	essor is r	not waitir	-
									nt, the ev							
									process ernal eve		vakes up	p on exe	cution of	a sev ir	structior	n or an
	3		reserv	ved	R	0	0	0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.								
	2		SLEEP	DEEP	R/	W	0	Dee	p Sleep	Enable						
								Val	ue Desc	ription						
								0	Use	Sleep m	ode as t	he low p	ower mo	de.		
								1	Use	Deep-sle	eep mod	le as the	low pow	er mode		

Bit/Field	Name	Туре	Reset	Description
1	SLEEPEXIT	R/W	0	Sleep on ISR Exit
				Value Description
				0 When returning from Handler mode to Thread mode, do not sleep when returning to Thread mode.
				1 When returning from Handler mode to Thread mode, enter sleep or deep sleep on return from an ISR.
				Setting this bit enables an interrupt-driven application to avoid returning to an empty main application.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

# Register 35: Configuration and Control (CFGCTRL), offset 0xD14

Note: This register can only be accessed from privileged mode.

Configuration and Control (CFGCTRL)

The **CFGCTRL** register controls entry to Thread mode and enables: the handlers for NMI, hard fault and faults escalated by the **FAULTMASK** register to ignore bus faults; trapping of divide by zero and unaligned accesses; and access to the **SWTRIG** register by unprivileged software (see page 149).

Base Offse	0xE000.E t 0xD14 R/W, rese	000	0.0200	(CFGC	IKL)											
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•					rese	rved			1		1	1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•		rese	rved	•			BFHFNMIGN		reserved		DIV0	UNALIGNED	reserved		BASETHR
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 1	R/W 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0
В	it/Field		Nam	ne	Тур	be	Reset	Des	cription							
:	31:10		reserv	ved	R	C	0x0000.0	com	patibility	ould not i with futu cross a re	ire prod	ucts, the	value of	a reser	•	
9 STKALIGN R/W 1 Stack Alignment on Exception Entry																
								0 1 On e indic	The exceptio cate the	cription stack is 4 stack is 8 n entry, tl stack alig o restore	b-byte al ne proce	ligned. essor us On retu	rn from tl	he exce		
	8		BFHFNI	MIGN	RA	N	0	This caus the I	bit enal sed by lo nard fau	Fault in N bles hand bad and s lt, NMI, a	llers wit tore ins	h priority	s. The se	tting of t	his bit ap	
								Valu 0	ue Deso Data lock-	bus faul	ts cause	ed by loa	id and st	ore instr	uctions o	ause a
								1		dlers runr ed by loa	0 1			•	ata bus f	aults
								men	nory. Th	only when e normal etect con	use of t	his bit is	to probe	e system	-	
	7:5		reser	ved	R	C	0x0	com	patibility	ould not i with futu cross a re	ire prod	ucts, the	value of	a reserv	•	

Bit/Field	Name	Туре	Reset	Description
4	DIV0	R/W	0	Trap on Divide by 0 This bit enables faulting or halting when the processor executes an SDIV or UDIV instruction with a divisor of 0.
				Value Description 0 Do not trap on divide by 0. A divide by zero returns a quotient
				of 0.
				1 Trap on divide by 0.
3	UNALIGNED	R/W	0	Trap on Unaligned Access
				Value Description
				0 Do not trap on unaligned halfword and word accesses.
				1 Trap on unaligned halfword and word accesses. An unaligned access generates a usage fault.
				Unaligned LDM, STM, LDRD, and STRD instructions always fault regardless of whether UNALIGNED is set.
2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	MAINPEND	R/W	0	Allow Main Interrupt Trigger
				Value Description
				0 Disables unprivileged software access to the <b>SWTRIG</b> register.
				1 Enables unprivileged software access to the <b>SWTRIG</b> register (see page 149).
0	BASETHR	R/W	0	Thread State Control
				Value Description
				0 The processor can enter Thread mode only when no exception is active.
				1 The processor can enter Thread mode from any level under the control of an EXC_RETURN value (see "Exception Return" on page 115 for more information).

### Register 36: System Handler Priority 1 (SYSPRI1), offset 0xD18

**Note:** This register can only be accessed from privileged mode.

The SYSPRI1 register configures the priority level, 0 to 7 of the usage fault, bus fault, and memory management fault exception handlers. This register is byte-accessible.

#### System Handler Priority 1 (SYSPRI1)

Base 0xE000.E000 Offset 0xD18 Type R/W, reset 0x0000.0000

71	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1	rese	rved	ſ	т т			USAGE	1		r			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[	1	BUS	1			reserved	1 1			MEM	1		r	reserved		
Type Reset	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0
B	Bit/Field		Nam	ne	Ту	/pe	Reset	Des	scription							
	31:24		reserv	ved	R	20	0x00							erved bit		
									npatibility served a					f a reserv on.	ed bit sł	nould be
	23:21		USA	GE	R	/W	0x0	Usa	ige Fault	Priority						
	20.21		00/0	0L			0,00		-	-	the prior	ity level	of the us	sage fauli	t. Config	urable
								prio prio	•	es are in	the rang	je 0-7, w	ith lowe	r values h	naving h	igher
	20:16		reser	und	D	20	0x0			ould not	roly on t	ho valuo	of a ros	erved bit	To prov	<i>i</i> ido
	20.10		TESET	veu			0.00	con	npatibility	with fut	ure prod	ucts, the	value of	f a reserv		
								pre	served a	cross a r	ead-moo	dify-write	operation	on.		
	15:13		BU	S	R	/W	0x0		Fault Pr							
														fault. Cor having h		
	12:8		reserv	ved	R	RO	0x0	Sof	tware sh	ould not	rely on t	he value	of a res	erved bit	. To prov	/ide
									npatibility served a		•			f a reserv on	ed bit sh	nould be
	7:5		MEM R/W			/W	0x0		mory Ma							
	7.5			IVI	R.	/ v v	0.00		-	0			of the me	emorv ma	nageme	ent fault.
								This field configures the priority level of the memory management fault. Configurable priority values are in the range 0-7, with lower values having higher priority.								
	4:0		reserved			RO								erved bit	•	
									npatibility served a					f a reserv on.	ed bit sł	nould be

# Register 37: System Handler Priority 2 (SYSPRI2), offset 0xD1C

**Note:** This register can only be accessed from privileged mode.

The SYSPRI2 register configures the priority level, 0 to 7 of the SVCall handler. This register is byte-accessible.

#### System Handler Priority 2 (SYSPRI2)

Base 0xE000.E000 Offset 0xD1C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		SVC					1 1			reserved				1	1	
Type Reset	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Neset																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•					• •	rese	rved					•		•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Туј	be	Reset	Des	cription							
	31:29		SVC	2	R/	W	0x0	SVC	Call Prior	itv						
	31:29 SVC R/W 0x0							This field configures the priority level of SVCall. Configurable priority values are in the range 0-7, with lower values having higher priority.								
	28:0		reserv	ved	R	0 C	x000.0000	com	patibility	with futu	ire produ	he value ucts, the lify-write	value of	a reserv		

### Register 38: System Handler Priority 3 (SYSPRI3), offset 0xD20

**Note:** This register can only be accessed from privileged mode.

The SYSPRI3 register configures the priority level, 0 to 7 of the SysTick exception and PendSV handlers. This register is byte-accessible.

#### System Handler Priority 3 (SYSPRI3)

Base 0xE000.E000 Offset 0xD20 Type R/W, reset 0x0000.0000

	,															
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I	TICK				reserved	1 I			PENDSV	1			reserved		•
Туре	R/W	R/W	R/W	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I			rese	rved	1				DEBUG	1			reserved		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:29		TICI	к	R	W	0x0	Sys	Tick Exc	eption Pi	riority					
								This	s field co	nfiaures	the prior	itv level	of the Sv	sTick ex	ception.	
										0	•		-	-7, with l	•	
								havi	ing highe	er priority	<i>'</i> .		•			
	28:24		reserv	vod	D	0	0x0	Soft	wara ch	ould not i	roly on t	ho valuo	of a ros	erved bit	To prov	<i>ii</i> do
	20.24		IESEIN	/eu		0	0.00							a reserv		
										cross a r	•					
	~~ ~ /				_			_								
	23:21		PEND	SV	R/	Ŵ	0x0		dSV Pric	,						
														SV. Confi		
								valu	les are ir	i the rang	ge 0-7, v	vith lowe	r values	having h	ligner pr	iority.
	20:8		reserv	/ed	R	0	0x000	Soft	ware sh	ould not i	rely on t	he value	of a res	erved bit	. To prov	vide
														a reserv	ed bit sh	nould be
								pres	served a	cross a r	ead-mod	dify-write	operatio	on.		
	7:5		DEBL	JG	R/	W	0x0	Deb	ug Prior	ity						
				-					0		the prior	itv level i	of Debu	g. Config	urable n	riority
														having h		
					_	-										
	4:0		reserv	/ed	R	0	0x0.0000							erved bit		
										cross a r				a reserv	eu bit Sr	ioula pe
								pies	sciveu a	0035 d 1	cau-mot	iny-write	operation			

### Register 39: System Handler Control and State (SYSHNDCTRL), offset 0xD24

Note: This register can only be accessed from privileged mode.

The **SYSHNDCTRL** register enables the system handlers, and indicates the pending status of the usage fault, bus fault, memory management fault, and SVC exceptions as well as the active status of the system handlers.

If a system handler is disabled and the corresponding fault occurs, the processor treats the fault as a hard fault.

This register can be modified to change the pending or active status of system exceptions. An OS kernel can write to the active bits to perform a context switch that changes the current exception type.

Caution – Software that changes the value of an active bit in this register without correct adjustment to the stacked content can cause the processor to generate a fault exception. Ensure software that writes to this register retains and subsequently restores the current active status.

If the value of a bit in this register must be modified after enabling the system handlers, a read-modify-write procedure must be used to ensure that only the required bit is modified.

System Handler Control and State (SYSHNDCTRL)

Base 0xE000.E000 Offset 0xD24

Type R/W, reset 0x0000.0000

	,																
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1	т т т		ſ	reserved		1	1	т т		1	USAGE	BUS	MEM	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	SVC	BUSP	MEMP	USAGEP	TICK	PNDSV	reserved	MON	SVCA		reserved		USGA	reserved	BUSA	MEMA	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	RO	R/W	R/W	RO	RO	RO	R/W	RO	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
E	lit/Field		21				Reset	Description									
	31:19		reser	ved	0	0x000	com	patibility	with fut	rely on th ure produ ead-mod	cts, the	value of	a reserv				
	18		USAGE			R/W 0			ge Fault	Enable							
								Valu	ue Desc	cription							
								0 Disables the usage fault exception.									
								1	Enat	oles the	usage fau	ilt excep	otion.				
	17		BU	S	R/	W	0	Bus	Fault Er	nable							
								Vali	ue Desc	ription							
								0	0 Disables the bus fault exception.								
								1	Enat	les the l	bus fault (	excentio	n				
									Linat			shoopiic					

Bit/Field	Name	Туре	Reset	Description
16	MEM	R/W	0	Memory Management Fault Enable
				<ul> <li>Value Description</li> <li>Disables the memory management fault exception.</li> <li>Enables the memory management fault exception.</li> </ul>
15	SVC	R/W	0	SVC Call Pending Value Description
				0 An SVC call exception is not pending.
				1 An SVC call exception is pending.
				This bit can be modified to change the pending status of the SVC call exception.
14	BUSP	R/W	0	Bus Fault Pending
				Value Description
				0 A bus fault exception is not pending.
				1 A bus fault exception is pending.
				This bit can be modified to change the pending status of the bus fault exception.
13	MEMP	R/W	0	Memory Management Fault Pending
				Value Description
				0 A memory management fault exception is not pending.
				1 A memory management fault exception is pending.
				This bit can be modified to change the pending status of the memory management fault exception.
12	USAGEP	R/W	0	Usage Fault Pending
				Value Description
				0 A usage fault exception is not pending.
				1 A usage fault exception is pending.
				This bit can be modified to change the pending status of the usage fault exception.
11	TICK	R/W	0	SysTick Exception Active
				Value Description
				0 A SysTick exception is not active.
				1 A SysTick exception is active.
				This bit can be modified to change the active status of the SysTick exception, however, see the Caution above before setting this bit.

Bit/Field	Name	Туре	Reset	Description
10	PNDSV	R/W	0	PendSV Exception Active
				Value Description
				0 A PendSV exception is not active.
				1 A PendSV exception is active.
				This bit can be modified to change the active status of the PendSV exception, however, see the Caution above before setting this bit.
9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	MON	R/W	0	Debug Monitor Active
				Value Description
				0 The Debug monitor is not active.
				1 The Debug monitor is active.
7	SVCA	R/W	0	SVC Call Active
				Value Description
				0 SVC call is not active.
				1 SVC call is active.
				This bit can be modified to change the active status of the SVC call exception, however, see the Caution above before setting this bit.
6:4	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	USGA	R/W	0	Usage Fault Active
				Value Description
				0 Usage fault is not active.
				1 Usage fault is active.
				This bit can be modified to change the active status of the usage fault exception, however, see the Caution above before setting this bit.
2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	BUSA	R/W	0	Bus Fault Active
				Value Description
				0 Bus fault is not active.
				1 Bus fault is active.
				This bit can be modified to change the active status of the bus fault exception, however, see the Caution above before setting this bit.

Bit/Field	Name	Туре	Reset	Description
0	MEMA	R/W	0	Memory Management Fault Active
				<ul> <li>Value Description</li> <li>Memory management fault is not active.</li> <li>Memory management fault is active.</li> <li>This bit can be modified to change the active status of the memory management fault exception, however, see the Caution above before</li> </ul>
				setting this bit.

### Register 40: Configurable Fault Status (FAULTSTAT), offset 0xD28

Note: This register can only be accessed from privileged mode.

The **FAULTSTAT** register indicates the cause of a memory management fault, bus fault, or usage fault. Each of these functions is assigned to a subregister as follows:

- Usage Fault Status (UFAULTSTAT), bits 31:16
- Bus Fault Status (BFAULTSTAT), bits 15:8
- Memory Management Fault Status (MFAULTSTAT), bits 7:0

FAULTSTAT is byte accessible. FAULTSTAT or its subregisters can be accessed as follows:

- The complete FAULTSTAT register, with a word access to offset 0xD28
- The MFAULTSTAT, with a byte access to offset 0xD28
- The MFAULTSTAT and BFAULTSTAT, with a halfword access to offset 0xD28
- The **BFAULTSTAT**, with a byte access to offset 0xD29
- The UFAULTSTAT, with a halfword access to offset 0xD2A

Bits are cleared by writing a 1 to them.

Configurable Foult Status (FALIL TSTAT)

In a fault handler, the true faulting address can be determined by:

- 1. Read and save the Memory Management Fault Address (MMADDR) or Bus Fault Address (FAULTADDR) value.
- 2. Read the MMARV bit in MFAULTSTAT, or the BFARV bit in BFAULTSTAT to determine if the MMADDR or FAULTADDR contents are valid.

Software must follow this sequence because another higher priority exception might change the **MMADDR** or **FAULTADDR** value. For example, if a higher priority handler preempts the current fault handler, the other fault might change the **MMADDR** or **FAULTADDR** value.

Con	figurab	le Fault	Status	(FAULI	ISTAT)											
Offse	0xE000.l t 0xD28	E000 reset 0x00														
туре																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			rese	rved			DIV0	UNALIGN		rese	rved	•	NOCP	INVPC	INVSTAT	UNDEF
Туре	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C	RO	RO	RO	RO	R/W1C	R/W1C	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BFARV	rese	rved	BSTKE	BUSTKE	IMPRE	PRECISE	IBUS	MMARV	rese	rved	MSTKE	MUSTKE	reserved	DERR	IERR
Туре	R/W1C	RO	RO	R/W1C	R/W1C	R/W1C	R/W1C	R/W1C	R/W1C	RO	RO	R/W1C	R/W1C	RO	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field			ре	Reset	Description Software should not rely o										
	31:26		reserv	/ed	R	0	0x00	Soft	ware sho	uld not i	relv on t	he value	of a res	erved hit		/ide

Bit/Field	Name	Туре	Reset	Description
25	DIV0	R/W1C	0	Divide-by-Zero Usage Fault
				Value Description
				0 No divide-by-zero fault has occurred, or divide-by-zero trapping is not enabled.
				1 The processor has executed an SDIV or UDIV instruction with a divisor of 0.
				When this bit is set, the <b>PC</b> value stacked for the exception return points to the instruction that performed the divide by zero.
				Trapping on divide-by-zero is enabled by setting the DIV0 bit in the Configuration and Control (CFGCTRL) register (see page 161).
				This bit is cleared by writing a 1 to it.
24	UNALIGN	R/W1C	0	Unaligned Access Usage Fault
				Value Description
				0 No unaligned access fault has occurred, or unaligned access trapping is not enabled.
				1 The processor has made an unaligned memory access.
				Unaligned LDM, STM, LDRD, and STRD instructions always fault regardless of the configuration of this bit.
				Trapping on unaligned access is enabled by setting the UNALIGNED bit in the CFGCTRL register (see page 161).
				This bit is cleared by writing a 1 to it.
23:20	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	NOCP	R/W1C	0	No Coprocessor Usage Fault
				Value Description
				0 A usage fault has not been caused by attempting to access a coprocessor.
				1 The processor has attempted to access a coprocessor.
				This bit is cleared by writing a 1 to it.
18	INVPC	R/W1C	0	Invalid PC Load Usage Fault
				Value Description
				0 A usage fault has not been caused by attempting to load an invalid <b>PC</b> value.
				1 The processor has attempted an illegal load of EXC_RETURN to the <b>PC</b> as a result of an invalid context or an invalid EXC_RETURN value.
				When this bit is set, the <b>PC</b> value stacked for the exception return points to the instruction that tried to perform the illegal load of the <b>PC</b> .
				This bit is cleared by writing a 1 to it.

Bit/Field	Name	Туре	Reset	Description
17	INVSTAT	R/W1C	0	Invalid State Usage Fault
				Value Description
				0 A usage fault has not been caused by an invalid state.
				1 The processor has attempted to execute an instruction that makes illegal use of the <b>EPSR</b> register.
				When this bit is set, the <b>PC</b> value stacked for the exception return points to the instruction that attempted the illegal use of the <b>Execution</b> <b>Program Status Register (EPSR)</b> register.
				This bit is not set if an undefined instruction uses the EPSR register.
				This bit is cleared by writing a 1 to it.
16	UNDEF	R/W1C	0	Undefined Instruction Usage Fault
				Value Description
				0 A usage fault has not been caused by an undefined instruction.
				1 The processor has attempted to execute an undefined instruction.
				When this bit is set, the <b>PC</b> value stacked for the exception return points to the undefined instruction.
				An undefined instruction is an instruction that the processor cannot decode.
				This bit is cleared by writing a 1 to it.
15	BFARV	R/W1C	0	Bus Fault Address Register Valid
				Value Description
				0 The value in the Bus Fault Address (FAULTADDR) register is not a valid fault address.
				1 The <b>FAULTADDR</b> register is holding a valid fault address.
				This bit is set after a bus fault, where the address is known. Other faults can clear this bit, such as a memory management fault occurring later.
				If a bus fault occurs and is escalated to a hard fault because of priority, the hard fault handler must clear this bit. This action prevents problems if returning to a stacked active bus fault handler whose <b>FAULTADDR</b> register value has been overwritten.
				This bit is cleared by writing a 1 to it.
14:13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
12	BSTKE	R/W1C	0	Stack Bus Fault
				Value Description
				0 No bus fault has occurred on stacking for exception entry.
				1 Stacking for an exception entry has caused one or more bus faults.
				When this bit is set, the <b>SP</b> is still adjusted but the values in the context area on the stack might be incorrect. A fault address is not written to the <b>FAULTADDR</b> register.
				This bit is cleared by writing a 1 to it.
11	BUSTKE	R/W1C	0	Unstack Bus Fault
				Value Description
				0 No bus fault has occurred on unstacking for a return from exception.
				1 Unstacking for a return from exception has caused one or more bus faults.
				This fault is chained to the handler. Thus, when this bit is set, the original return stack is still present. The <b>SP</b> is not adjusted from the failing return, a new save is not performed, and a fault address is not written to the <b>FAULTADDR</b> register.
				This bit is cleared by writing a 1 to it.
10	IMPRE	R/W1C	0	Imprecise Data Bus Error
				Value Description
				0 An imprecise data bus error has not occurred.
				1 A data bus error has occurred, but the return address in the stack frame is not related to the instruction that caused the error.
				When this bit is set, a fault address is not written to the FAULTADDR register.
				This fault is asynchronous. Therefore, if the fault is detected when the priority of the current process is higher than the bus fault priority, the bus fault becomes pending and becomes active only when the processor returns from all higher-priority processes. If a precise fault occurs before the processor enters the handler for the imprecise bus fault, the handler detects that both the IMPRE bit is set and one of the precise fault status bits is set.
				This bit is cleared by writing a 1 to it.
9	PRECISE	R/W1C	0	Precise Data Bus Error
				Value Description
				0 A precise data bus error has not occurred.
				<ol> <li>A data bus error has occurred, and the <b>PC</b> value stacked for the exception return points to the instruction that caused the fault.</li> </ol>
				When this bit is set, the fault address is written to the <b>FAULTADDR</b> register.
				This bit is cleared by writing a 1 to it.

Bit/Field	Name	Туре	Reset	Description
8	IBUS	R/W1C	0	Instruction Bus Error
				Value Description
				0 An instruction bus error has not occurred.
				1 An instruction bus error has occurred.
				The processor detects the instruction bus error on prefetching an instruction, but sets this bit only if it attempts to issue the faulting instruction.
				When this bit is set, a fault address is not written to the <b>FAULTADDR</b> register.
				This bit is cleared by writing a 1 to it.
7	MMARV	R/W1C	0	Memory Management Fault Address Register Valid
				Value Description
				0 The value in the <b>Memory Management Fault Address</b> (MMADDR) register is not a valid fault address.
				1 The <b>MMADDR</b> register is holding a valid fault address.
				If a memory management fault occurs and is escalated to a hard fault because of priority, the hard fault handler must clear this bit. This action prevents problems if returning to a stacked active memory management fault handler whose <b>MMADDR</b> register value has been overwritten.
				This bit is cleared by writing a 1 to it.
6:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	MSTKE	R/W1C	0	Stack Access Violation
				Value Description
				0 No memory management fault has occurred on stacking for exception entry.
				1 Stacking for an exception entry has caused one or more access violations.
				When this bit is set, the <b>SP</b> is still adjusted but the values in the context area on the stack might be incorrect. A fault address is not written to the <b>MMADDR</b> register.
				This bit is cleared by writing a 1 to it.

Bit/Field	Name	Туре	Reset	Description
3	MUSTKE	R/W1C	0	Unstack Access Violation
				Value Description
				0 No memory management fault has occurred on unstacking for a return from exception.
				1 Unstacking for a return from exception has caused one or more access violations.
				This fault is chained to the handler. Thus, when this bit is set, the original return stack is still present. The <b>SP</b> is not adjusted from the failing return, a new save is not performed, and a fault address is not written to the <b>MMADDR</b> register.
				This bit is cleared by writing a 1 to it.
2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	DERR	R/W1C	0	Data Access Violation
				Value Description
				0 A data access violation has not occurred.
				1 The processor attempted a load or store at a location that does not permit the operation.
				When this bit is set, the <b>PC</b> value stacked for the exception return points to the faulting instruction and the address of the attempted access is written to the <b>MMADDR</b> register.
				This bit is cleared by writing a 1 to it.
0	IERR	R/W1C	0	Instruction Access Violation
				Value Description
				0 An instruction access violation has not occurred.
				1 The processor attempted an instruction fetch from a location that does not permit execution.
				This fault occurs on any access to an XN region, even when the MPU is disabled or not present.
				When this bit is set, the <b>PC</b> value stacked for the exception return points to the faulting instruction and the address of the attempted access is not written to the <b>MMADDR</b> register.
				This bit is cleared by writing a 1 to it.

# Register 41: Hard Fault Status (HFAULTSTAT), offset 0xD2C

**Note:** This register can only be accessed from privileged mode.

The **HFAULTSTAT** register gives information about events that activate the hard fault handler.

Bits are cleared by writing a 1 to them.

#### Hard Fault Status (HFAULTSTAT)

Base 0xE000.E000

Offset 0xD2C Type R/W1C, reset 0x0000.0000

туре			00.0000					~ ~					40	10		10		
1	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	DBG	FORCED							rese									
Type Reset	R/W1C 0	R/W1C 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1 I	10				rese		· · ·		1			_	VECT	reserved		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
E	Bit/Field		Name			ре	Reset	Des	Description									
				~			•											
	31		DBO	j	R/W	/1C	0		Debug Event This bit is reserved for Debug use. This bit must be written as a 0,									
							otherwise behavior is unpredictable.									a U,		
	30		FORC	ED	R/W	/1C	0	Forced Hard Fault										
								Val	Value Description									
								0	0 No forced hard fault has occurred.									
								1	A for	ced hard	l fault ha	s been g	enerated	d by esc	alation o	f a fault		
												ity that ca it is disa		handled	l, either b	ecause		
									en this bi us registe					st read t	he other	fault		
									This bit is cleared by writing a 1 to it.									
						~	0.00			-	-		,					
	29:2		reserv	vea	R	0	0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
	1		VEC	т	R/W	/1C	0		Vector Table Read Fault									
								Val	ue Desc	rintion								
								Value Description 0 No bus fault has occurred on a vector table read.										
								1										
								This	s error is	always ł	nandled	by the ha	ard fault	handler.				
When this bit is set, the <b>PC</b> value stacked for the e to the instruction that was preempted by the exce											•		n points					
									s bit is cle		•	•	,					
	0		reser	ved	R	0	0	com	tware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv				

### Register 42: Memory Management Fault Address (MMADDR), offset 0xD34

Note: This register can only be accessed from privileged mode.

Memory Management Fault Address (MMADDR)

The **MMADDR** register contains the address of the location that generated a memory management fault. When an unaligned access faults, the address in the **MMADDR** register is the actual address that faulted. Because a single read or write instruction can be split into multiple aligned accesses, the fault address can be any address in the range of the requested access size. Bits in the **Memory Management Fault Status (MFAULTSTAT)** register indicate the cause of the fault and whether the value in the **MMADDR** register is valid (see page 170).

Base 0xE000.E000 Offset 0xD34 Type R/W, reset -31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 ADDR Туре R/W Reset 15 14 13 12 10 9 8 6 3 2 11 7 5 4 1 0 ADDR R/W R/W R/W R/W Туре R/W Reset **Bit/Field** Description Name Type Reset 31:0 ADDR R/W Fault Address When the MMARV bit of MFAULTSTAT is set, this field holds the address of the location that generated the memory management fault.

# Register 43: Bus Fault Address (FAULTADDR), offset 0xD38

Note: This register can only be accessed from privileged mode.

The **FAULTADDR** register contains the address of the location that generated a bus fault. When an unaligned access faults, the address in the **FAULTADDR** register is the one requested by the instruction, even if it is not the address of the fault. Bits in the **Bus Fault Status (BFAULTSTAT)** register indicate the cause of the fault and whether the value in the **FAULTADDR** register is valid (see page 170).



# 3.6 Memory Protection Unit (MPU) Register Descriptions

This section lists and describes the Memory Protection Unit (MPU) registers, in numerical order by address offset.

The MPU registers can only be accessed from privileged mode.

# Register 44: MPU Type (MPUTYPE), offset 0xD90

**Note:** This register can only be accessed from privileged mode.

The **MPUTYPE** register indicates whether the MPU is present, and if so, how many regions it supports.

Base Offse	J Type 0xE000.I t 0xD90 RO, rese	E000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I		•	rese	rved	•			RO RO RO RO RO RO RO							
Туре	RO	RO	RO	RO	RO	RO	RO	RO         RO<								RO
Reset	0	0	0	0	0	0	0								0	0
ı	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DREGION										-	reserved	I		-	SEPARATE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Report	Ū	Ū	Ū	Ū	·	Ŭ	Ũ	Ū	Ū	0	0	Ũ	Ŭ	Ũ	Ū	0
E	8it/Field		Name			Type R		Des	Description							
	31:24		reserved		R	0	0x00	com	patibility	with futu	ure prod	the value ucts, the dify-write	value of	a reserv	•	
	23:16		IREGION			0	0x00	Nun	nber of I	Regions						
								This	This field indicates the number of supported MPU instruction This field always contains 0x00. The MPU memory map is is described by the DREGION field.					•		
	15:8		DREG	ION	R	0	0x08	Nun	nber of D	Region	s					
								Valı	ue Desc	rintion						
										•	re are ei	ght supp	orted MI	PU data i	regions	
								0/10				gin oupp		e data .	egione	
	7:1		reserved		R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	0		SEPAF	RATE	R	0	0	Sep	arate or	Unified I	MPU					
							Value Description									
								Value Description								

0 Indicates the MPU is unified.

### Register 45: MPU Control (MPUCTRL), offset 0xD94

Note: This register can only be accessed from privileged mode.

The **MPUCTRL** register enables the MPU, enables the default memory map background region, and enables use of the MPU when in the hard fault, Non-maskable Interrupt (NMI), and **Fault Mask Register (FAULTMASK)** escalated handlers.

When the ENABLE and PRIVDEFEN bits are both set:

- For privileged accesses, the default memory map is as described in "Memory Model" on page 98. Any access by privileged software that does not address an enabled memory region behaves as defined by the default memory map.
- Any access by unprivileged software that does not address an enabled memory region causes a memory management fault.

Execute Never (XN) and Strongly Ordered rules always apply to the System Control Space regardless of the value of the ENABLE bit.

When the ENABLE bit is set, at least one region of the memory map must be enabled for the system to function unless the PRIVDEFEN bit is set. If the PRIVDEFEN bit is set and no regions are enabled, then only privileged software can operate.

When the ENABLE bit is clear, the system uses the default memory map, which has the same memory attributes as if the MPU is not implemented (see Table 2-5 on page 101 for more information). The default memory map applies to accesses from both privileged and unprivileged software.

When the MPU is enabled, accesses to the System Control Space and vector table are always permitted. Other areas are accessible based on regions and whether PRIVDEFEN is set.

Unless HFNMIENA is set, the MPU is not enabled when the processor is executing the handler for an exception with priority -1 or -2. These priorities are only possible when handling a hard fault or NMI exception or when **FAULTMASK** is enabled. Setting the HFNMIENA bit enables the MPU when operating with these two priorities.

#### MPU Control (MPUCTRL)

Offse	0xE000. t 0xD94 R/W, res	.E000 set 0x000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	I	1	1	ı	1 1	rese	rved		ı	1		ì	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[		1	1	1 I	1	1	I I I	1			1	1	Ì	PRIVDEEEN	HENMIENA	ENABLE
							reserved		1							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
Reset				0	0		RO	0						R/W	R/W	R/W

compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
Bit/Field	Name	Туре	Reset	Description
2	PRIVDEFEN	R/W	0	MPU Default Region
				This bit enables privileged software access to the default memory map.
				Value Description
				0 If the MPU is enabled, this bit disables use of the default memory map. Any memory access to a location not covered by any enabled region causes a fault.
				1 If the MPU is enabled, this bit enables use of the default memory map as a background region for privileged software accesses.
				When this bit is set, the background region acts as if it is region number -1. Any region that is defined and enabled has priority over this default map.
				If the MPU is disabled, the processor ignores this bit.
1	HFNMIENA	R/W	0	MPU Enabled During Faults
				This bit controls the operation of the MPU during hard fault, NMI, and <b>FAULTMASK</b> handlers.
				Value Description
				0 The MPU is disabled during hard fault, NMI, and <b>FAULTMASK</b> handlers, regardless of the value of the ENABLE bit.
				1 The MPU is enabled during hard fault, NMI, and <b>FAULTMASK</b> handlers.
				When the MPU is disabled and this bit is set, the resulting behavior is unpredictable.
0	ENABLE	R/W	0	MPU Enable
				Value Description
				0 The MPU is disabled.
				1 The MPU is enabled.
				When the MPU is disabled and the HFNMIENA bit is set, the resulting behavior is unpredictable.

# Register 46: MPU Region Number (MPUNUMBER), offset 0xD98

Note: This register can only be accessed from privileged mode.

The **MPUNUMBER** register selects which memory region is referenced by the **MPU Region Base Address (MPUBASE)** and **MPU Region Attribute and Size (MPUATTR)** registers. Normally, the required region number should be written to this register before accessing the **MPUBASE** or the **MPUATTR** register. However, the region number can be changed by writing to the **MPUBASE** register with the VALID bit set (see page 183). This write updates the value of the REGION field.

#### MPU Region Number (MPUNUMBER)

Base 0xE000.E000

Offset 0xD98 Type R/W, reset 0x0000.0000

Type	R/W, 165		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1					rese	erved		1	1		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[		Ĩ	1				reserved		1 I		Ì	1	1		NUMBER	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
B	Bit/Field		Nam	ie	Ту	ре	Reset	Des	scription							
	31:3		reserv	/ed	R	0 (	0x0000.000	con	tware sho npatibility served ac	with fut	ure produ	ucts, the	value of	a reserv	•	
	2:0		NUME	BER	R/	W	0x0	MP	U Region	to Acce	ess					
									s field ind <b>UATTR</b> re			•				

# Register 47: MPU Region Base Address (MPUBASE), offset 0xD9C Register 48: MPU Region Base Address Alias 1 (MPUBASE1), offset 0xDA4 Register 49: MPU Region Base Address Alias 2 (MPUBASE2), offset 0xDAC Register 50: MPU Region Base Address Alias 3 (MPUBASE3), offset 0xDB4

Note: This register can only be accessed from privileged mode.

The **MPUBASE** register defines the base address of the MPU region selected by the **MPU Region Number (MPUNUMBER)** register and can update the value of the **MPUNUMBER** register. To change the current region number and update the **MPUNUMBER** register, write the **MPUBASE** register with the VALID bit set.

The ADDR field is bits 31:*N* of the **MPUBASE** register. Bits (*N*-1):5 are reserved. The region size, as specified by the SIZE field in the **MPU Region Attribute and Size (MPUATTR)** register, defines the value of *N* where:

 $N = Log_2$  (Region size in bytes)

If the region size is configured to 4 GB in the **MPUATTR** register, there is no valid ADDR field. In this case, the region occupies the complete memory map, and the base address is 0x0000.0000.

The base address is aligned to the size of the region. For example, a 64-KB region must be aligned on a multiple of 64 KB, for example, at 0x0001.0000 or 0x0002.0000.



MPU Region Base Address (MPUBASE)

Bit/Field	Name	Туре	Reset	Description
4	VALID	WO	0	Region Number Valid
				Value Description
				0 The <b>MPUNUMBER</b> register is not changed and the processor updates the base address for the region specified in the <b>MPUNUMBER</b> register and ignores the value of the REGION field.
				1 The <b>MPUNUMBER</b> register is updated with the value of the REGION field and the base address is updated for the region specified in the REGION field.
				This bit is always read as 0.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2:0	REGION	R/W	0x0	Region Number
				On a write, contains the value to be written to the <b>MPUNUMBER</b> register. On a read, returns the current region number in the <b>MPUNUMBER</b> register.

# Register 51: MPU Region Attribute and Size (MPUATTR), offset 0xDA0 Register 52: MPU Region Attribute and Size Alias 1 (MPUATTR1), offset 0xDA8 Register 53: MPU Region Attribute and Size Alias 2 (MPUATTR2), offset 0xDB0 Register 54: MPU Region Attribute and Size Alias 3 (MPUATTR3), offset 0xDB8

Note: This register can only be accessed from privileged mode.

The **MPUATTR** register defines the region size and memory attributes of the MPU region specified by the **MPU Region Number (MPUNUMBER)** register and enables that region and any subregions.

The **MPUATTR** register is accessible using word or halfword accesses with the most-significant halfword holding the region attributes and the least-significant halfword holds the region size and the region and subregion enable bits.

The MPU access permission attribute bits, XN, AP, TEX, S, C, and B, control access to the corresponding memory region. If an access is made to an area of memory without the required permissions, then the MPU generates a permission fault.

The SIZE field defines the size of the MPU memory region specified by the **MPUNUMBER** register as follows:

(Region size in bytes) = 2<sup>(SIZE+1)</sup>

The smallest permitted region size is 32 bytes, corresponding to a SIZE value of 4. Table 3-9 on page 185 gives example SIZE values with the corresponding region size and value of N in the **MPU Region Base Address (MPUBASE)** register.

SIZE Encoding	Region Size	Value of N <sup>a</sup>	Note
00100b (0x4)	32 B	5	Minimum permitted size
01001b (0x9)	1 KB	10	-
10011b (0x13)	1 MB	20	-
11101b (0x1D)	1 GB	30	-
11111b (0x1F)	4 GB	No valid ADDR field in <b>MPUBASE</b> ; the region occupies the complete memory map.	Maximum possible size

#### Table 3-9. Example SIZE Field Values

a. Refers to the N parameter in the MPUBASE register (see page 183).

#### MPU Region Attribute and Size (MPUATTR)

Base 0xE000.E000 Offset 0xDA0 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		reserved		XN	reserved		AP	1	rese	rved		TEX		s	с	В
Туре	RO	RO	RO	R/W	RO	R/W	R/W	R/W	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		і і		SI	I I RD I			1	rese	rved		1	SIZE		1	ENABLE
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:29	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	XN	R/W	0	Instruction Access Disable
				Value Description
				0 Instruction fetches are enabled.
				1 Instruction fetches are disabled.
27	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
26:24	AP	R/W	0	Access Privilege
				For information on using this bit field, see Table 3-5 on page 129.
23:22	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
21:19	TEX	R/W	0x0	Type Extension Mask
				For information on using this bit field, see Table 3-3 on page 128.
18	S	R/W	0	Shareable
				For information on using this bit, see Table 3-3 on page 128.
17	С	R/W	0	Cacheable For information on using this bit, see Table 3-3 on page 128.
16	В	R/W	0	Bufferable
10	D	10,00	Ŭ	For information on using this bit, see Table 3-3 on page 128.
15:8	SRD	R/W	0x00	Subregion Disable Bits
				Value Description
				0 The corresponding subregion is enabled.
				1 The corresponding subregion is disabled.
				Region sizes of 128 bytes and less do not support subregions. When writing the attributes for such a region, configure the SRD field as 0x00. See the section called "Subregions" on page 127 for more information.
7:6	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:1	SIZE	R/W	0x0	Region Size Mask
				The SIZE field defines the size of the MPU memory region specified by the <b>MPUNUMBER</b> register. Refer to Table 3-9 on page 185 for more information.

Bit/Field	Name	Туре	Reset	Description
0	ENABLE	R/W	0	Region Enable
				Value Description
				0 The region is disabled.
				1 The region is enabled.

# 4 JTAG Interface

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is comprised of four pins: TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Stellaris<sup>®</sup> JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Stellaris JTAG instructions select the Stellaris TDO output. The multiplexer is controlled by the Stellaris JTAG controller, which has comprehensive programming for the ARM, Stellaris, and unimplemented JTAG instructions.

The Stellaris JTAG module has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions: BYPASS, IDCODE, SAMPLE/PRELOAD, EXTEST and INTEST
- ARM additional instructions: APACC, DPACC and ABORT
- Integrated ARM Serial Wire Debug (SWD)
  - Serial Wire JTAG Debug Port (SWJ-DP)
  - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
  - Data Watchpoint and Trace (DWT) unit for implementing watchpoints, trigger resources, and system profiling
  - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
  - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer

See the *ARM*® *Debug Interface V5 Architecture Specification* for more information on the ARM JTAG controller.

# 4.1 Block Diagram





# 4.2 Signal Description

The following table lists the external signals of the JTAG/SWD controller and describes the function of each. The JTAG/SWD controller signals are alternate functions for some GPIO signals, however note that the reset state of the pins is for the JTAG/SWD function. The JTAG/SWD controller signals are under commit protection and require a special process to be configured as GPIOs, see "Commit Control" on page 412. The column in the table below titled "Pin Mux/Pin Assignment" lists the GPIO pin placement for the JTAG/SWD controller signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 427) is set to choose the JTAG/SWD function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 445) to assign the JTAG/SWD controller signals to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 404.

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
SWCLK	80	PC0 (3)	I	TTL	JTAG/SWD CLK.
SWDIO	79	PC1 (3)	I/O	TTL	JTAG TMS and SWDIO.
SWO	77	PC3 (3)	0	TTL	JTAG TDO and SWO.
TCK	80	PC0 (3)	I	TTL	JTAG/SWD CLK.
TDI	78	PC2 (3)	I	TTL	JTAG TDI.
TDO	77	PC3 (3)	0	TTL	JTAG TDO and SWO.

Table 4-1. JTAG\_SWD\_SWO Signals (100LQFP)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
TMS	79	PC1 (3)	I	TTL	JTAG TMS and SWDIO.

#### Table 4-1. JTAG\_SWD\_SWO Signals (100LQFP) (continued)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

## Table 4-2. JTAG\_SWD\_SWO Signals (108BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
SWCLK	A9	PC0 (3)	I	TTL	JTAG/SWD CLK.
SWDIO	B9	PC1 (3)	I/O	TTL	JTAG TMS and SWDIO.
SWO	A10	PC3 (3)	0	TTL	JTAG TDO and SWO.
TCK	A9	PC0 (3)	I	TTL	JTAG/SWD CLK.
TDI	B8	PC2 (3)	I	TTL	JTAG TDI.
TDO	A10	PC3 (3)	0	TTL	JTAG TDO and SWO.
TMS	B9	PC1 (3)	I	TTL	JTAG TMS and SWDIO.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

# 4.3 Functional Description

A high-level conceptual drawing of the JTAG module is shown in Figure 4-1 on page 189. The JTAG module is composed of the Test Access Port (TAP) controller and serial shift chains with parallel update registers. The TAP controller is a simple state machine controlled by the TCK and TMS inputs. The current state of the TAP controller depends on the sequence of values captured on TMS at the rising edge of TCK. The TAP controller determines when the serial shift chains capture new data, shift data from TDI towards TDO, and update the parallel load registers. The current state of the TAP controller determines when the serial shift chains capture new data, shift data from TDI towards TDO, and update the parallel load registers. The current state of the Data Register (DR) chains is being accessed.

The serial shift chains with parallel load registers are comprised of a single Instruction Register (IR) chain and multiple Data Register (DR) chains. The current instruction loaded in the parallel load register determines which DR chain is captured, shifted, or updated during the sequencing of the TAP controller.

Some instructions, like EXTEST and INTEST, operate on data currently in a DR chain and do not capture, shift, or update any of the chains. Instructions that are not implemented decode to the BYPASS instruction to ensure that the serial path between TDI and TDO is always connected (see Table 4-4 on page 196 for a list of implemented instructions).

See "JTAG and Boundary Scan" on page 1310 for JTAG timing diagrams.

**Note:** Of all the possible reset sources, only Power-On reset (POR) and the assertion of the RST input have any effect on the JTAG module. The pin configurations are reset by both the RST input and POR, whereas the internal JTAG logic is only reset with POR. See "Reset Sources" on page 201 for more information on reset.

# 4.3.1 JTAG Interface Pins

The JTAG interface consists of four standard pins: TCK, TMS, TDI, and TDO. These pins and their associated state after a power-on reset or reset caused by the  $\overline{\text{RST}}$  input are given in Table 4-3. Detailed information on each pin follows. Refer to "General-Purpose Input/Outputs (GPIOs)" on page 404 for information on how to reprogram the configuration of these pins.

Pin Name	Data Direction	Internal Pull-Up	Internal Pull-Down	Drive Strength	Drive Value
TCK	Input	Enabled	Disabled	N/A	N/A
TMS	Input	Enabled	Disabled	N/A	N/A
TDI	Input	Enabled	Disabled	N/A	N/A
TDO	Output	Enabled	Disabled	2-mA driver	High-Z

# 4.3.1.1 Test Clock Input (TCK)

The TCK pin is the clock for the JTAG module. This clock is provided so the test logic can operate independently of any other system clocks and to ensure that multiple JTAG TAP controllers that are daisy-chained together can synchronously communicate serial test data between components. During normal operation, TCK is driven by a free-running clock with a nominal 50% duty cycle. When necessary, TCK can be stopped at 0 or 1 for extended periods of time. While TCK is stopped at 0 or 1, the state of the TAP controller does not change and data in the JTAG Instruction and Data Registers is not lost.

By default, the internal pull-up resistor on the TCK pin is enabled after reset, assuring that no clocking occurs if the pin is not driven from an external source. The internal pull-up and pull-down resistors can be turned off to save internal power as long as the TCK pin is constantly being driven by an external source (see page 433 and page 435).

# 4.3.1.2 Test Mode Select (TMS)

The TMS pin selects the next state of the JTAG TAP controller. TMS is sampled on the rising edge of TCK. Depending on the current TAP state and the sampled value of TMS, the next state may be entered. Because the TMS pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TMS to change on the falling edge of TCK.

Holding TMS high for five consecutive TCK cycles drives the TAP controller state machine to the Test-Logic-Reset state. When the TAP controller enters the Test-Logic-Reset state, the JTAG module and associated registers are reset to their default values. This procedure should be performed to initialize the JTAG controller. The JTAG Test Access Port state machine can be seen in its entirety in Figure 4-2 on page 192.

By default, the internal pull-up resistor on the TMS pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC1/TMS; otherwise JTAG communication could be lost (see page 433).

# 4.3.1.3 Test Data Input (TDI)

The TDI pin provides a stream of serial information to the IR chain and the DR chains. TDI is sampled on the rising edge of TCK and, depending on the current TAP state and the current instruction, may present this data to the proper shift register chain. Because the TDI pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TDI to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDI pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC2/TDI; otherwise JTAG communication could be lost (see page 433).

# 4.3.1.4 Test Data Output (TDO)

The TDO pin provides an output stream of serial information from the IR chain or the DR chains. The value of TDO depends on the current TAP state, the current instruction, and the data in the

chain being accessed. In order to save power when the JTAG port is not being used, the TDO pin is placed in an inactive drive state when not actively shifting out data. Because TDO can be connected to the TDI of another controller in a daisy-chain configuration, the *IEEE Standard 1149.1* expects the value on TDO to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDO pin is enabled after reset, assuring that the pin remains at a constant logic level when the JTAG port is not being used. The internal pull-up and pull-down resistors can be turned off to save internal power if a High-Z output value is acceptable during certain TAP controller states (see page 433 and page 435).

# 4.3.2 JTAG TAP Controller

The JTAG TAP controller state machine is shown in Figure 4-2. The TAP controller state machine is reset to the Test-Logic-Reset state on the assertion of a Power-On-Reset (POR). In order to reset the JTAG module after the microcontroller has been powered on, the TMS input must be held HIGH for five TCK clock cycles, resetting the TAP controller and all associated JTAG chains. Asserting the correct sequence on the TMS pin allows the JTAG module to shift in new instructions, shift in data, or idle during extended testing sequences. For detailed information on the function of the TAP controller and the operations that occur in each state, please refer to *IEEE Standard 1149.1*.



## Figure 4-2. Test Access Port State Machine

# 4.3.3 Shift Registers

The Shift Registers consist of a serial shift register chain and a parallel load register. The serial shift register chain samples specific information during the TAP controller's CAPTURE states and allows

this information to be shifted out on TDO during the TAP controller's SHIFT states. While the sampled data is being shifted out of the chain on TDO, new data is being shifted into the serial shift register on TDI. This new data is stored in the parallel load register during the TAP controller's UPDATE states. Each of the shift registers is discussed in detail in "Register Descriptions" on page 196.

# 4.3.4 Operational Considerations

Certain operational parameters must be considered when using the JTAG module. Because the JTAG pins can be programmed to be GPIOs, board configuration and reset conditions on these pins must be considered. In addition, because the JTAG module has integrated ARM Serial Wire Debug, the method for switching between these two operational modes is described below.

## 4.3.4.1 **GPIO** Functionality

When the microcontroller is reset with either a POR or RST, the JTAG/SWD port pins default to their JTAG/SWD configurations. The default configuration includes enabling digital functionality (DEN[3:0] set in the **Port C GPIO Digital Enable (GPIODEN)** register), enabling the pull-up resistors (PUE[3:0] set in the **Port C GPIO Pull-Up Select (GPIOPUR)** register), disabling the pull-down resistors (PDE[3:0] cleared in the **Port C GPIO Pull-Down Select (GPIOPDR)** register) and enabling the alternate hardware function (AFSEL[3:0] set in the **Port C GPIO Alternate Function Select (GPIOAFSEL)** register) on the JTAG/SWD pins. See page 427, page 433, page 435, and page 438.

It is possible for software to configure these pins as GPIOs after reset by clearing AFSEL[3:0] in the **Port C GPIOAFSEL** register. If the user does not require the JTAG/SWD port for debugging or board-level testing, this provides four more GPIOs for use in the design.

Caution – It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. As a result, the debugger may be locked out of the part. This issue can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is provided for the NMI pin (PB7) and the four JTAG/SWD pins (PC[3:0]). Writes to protected bits of the GPIO Alternate Function Select (GPIOAFSEL) register (see page 427), GPIO Pull Up Select (GPIOPUR) register (see page 433), GPIO Pull-Down Select (GPIOPDR) register (see page 435), and GPIO Digital Enable (GPIODEN) register (see page 438) are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 440) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 441) have been set.

#### 4.3.4.2 Communication with JTAG/SWD

Because the debug clock and the system clock can be running at different frequencies, care must be taken to maintain reliable communication with the JTAG/SWD interface. In the Capture-DR state, the result of the previous transaction, if any, is returned, together with a 3-bit ACK response. Software should check the ACK response to see if the previous operation has completed before initiating a new transaction. Alternatively, if the system clock is at least 8 times faster than the debug clock (TCK or SWCLK), the previous operation has enough time to complete and the ACK bits do not have to be checked.

# 4.3.4.3 Recovering a "Locked" Microcontroller

**Note:** Performing the sequence below restores the non-volatile registers discussed in "Non-Volatile Register Programming" on page 315 to their factory default values. The mass erase of the Flash memory caused by the sequence below occurs prior to the non-volatile registers being restored.

If software configures any of the JTAG/SWD pins as GPIO and loses the ability to communicate with the debugger, there is a debug port unlock sequence that can be used to recover the microcontroller. Performing a total of ten JTAG-to-SWD and SWD-to-JTAG switch sequences while holding the microcontroller in reset mass erases the Flash memory. The debug port unlock sequence is:

- **1.** Assert and hold the  $\overline{RST}$  signal.
- 2. Apply power to the device.
- **3.** Perform steps 1 and 2 of the JTAG-to-SWD switch sequence on the section called "JTAG-to-SWD Switching" on page 195.
- **4.** Perform steps 1 and 2 of the SWD-to-JTAG switch sequence on the section called "SWD-to-JTAG Switching" on page 195.
- **5.** Perform steps 1 and 2 of the JTAG-to-SWD switch sequence.
- **6.** Perform steps 1 and 2 of the SWD-to-JTAG switch sequence.
- 7. Perform steps 1 and 2 of the JTAG-to-SWD switch sequence.
- **8.** Perform steps 1 and 2 of the SWD-to-JTAG switch sequence.
- **9.** Perform steps 1 and 2 of the JTAG-to-SWD switch sequence.
- **10.** Perform steps 1 and 2 of the SWD-to-JTAG switch sequence.
- **11.** Perform steps 1 and 2 of the JTAG-to-SWD switch sequence.
- **12.** Perform steps 1 and 2 of the SWD-to-JTAG switch sequence.
- **13.** Release the  $\overline{RST}$  signal.
- 14. Wait 400 ms.
- **15.** Power-cycle the microcontroller.

#### 4.3.4.4 ARM Serial Wire Debug (SWD)

In order to seamlessly integrate the ARM Serial Wire Debug (SWD) functionality, a serial-wire debugger must be able to connect to the Cortex-M3 core without having to perform, or have any knowledge of, JTAG cycles. This integration is accomplished with a SWD preamble that is issued before the SWD session begins.

The switching preamble used to enable the SWD interface of the SWJ-DP module starts with the TAP controller in the Test-Logic-Reset state. From here, the preamble sequences the TAP controller through the following states: Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, and Test Logic Reset states.

Stepping through this sequence of the TAP state machine enables the SWD interface and disables the JTAG interface. For more information on this operation and the SWD interface, see the *ARM*® *Debug Interface V5 Architecture Specification*.

Because this sequence is a valid series of JTAG operations that could be issued, the ARM JTAG TAP controller is not fully compliant to the *IEEE Standard 1149.1*. This instance is the only one where the ARM JTAG TAP controller does not meet full compliance with the specification. Due to the low probability of this sequence occurring during normal operation of the TAP controller, it should not affect normal performance of the JTAG interface.

#### JTAG-to-SWD Switching

To switch the operating mode of the Debug Access Port (DAP) from JTAG to SWD mode, the external debug hardware must send the switching preamble to the microcontroller. The 16-bit TMS/SWDIO command for switching to SWD mode is defined as b1110.0111.1001.1110, transmitted LSB first. This command can also be represented as 0xE79E when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

- 1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO High to ensure that both JTAG and SWD are in their reset states.
- 2. Send the 16-bit JTAG-to-SWD switch command, 0xE79E, on TMS/SWDIO.
- 3. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO High to ensure that if SWJ-DP was already in SWD mode before sending the switch sequence, the SWD goes into the line reset state.

To verify that the Debug Access Port (DAP) has switched to the Serial Wire Debug (SWD) operating mode, perform a SWD READID operation. The ID value can be compared against the device's known ID to verify the switch.

# SWD-to-JTAG Switching

To switch the operating mode of the Debug Access Port (DAP) from SWD to JTAG mode, the external debug hardware must send a switch command to the microcontroller. The 16-bit TMS/SWDIO command for switching to JTAG mode is defined as b1110.0111.0011.1100, transmitted LSB first. This command can also be represented as 0xE73C when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

- 1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO High to ensure that both JTAG and SWD are in their reset states.
- 2. Send the 16-bit SWD-to-JTAG switch command, 0xE73C, on TMS/SWDIO.
- 3. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO High to ensure that if SWJ-DP was already in JTAG mode before sending the switch sequence, the JTAG goes into the Test Logic Reset state.

To verify that the Debug Access Port (DAP) has switched to the JTAG operating mode, set the JTAG Instruction Register (IR) to the IDCODE instruction and shift out the Data Register (DR). The DR value can be compared against the device's known IDCODE to verify the switch.

# 4.4 Initialization and Configuration

After a Power-On-Reset or an external reset ( $\overline{RST}$ ), the JTAG pins are automatically configured for JTAG communication. No user-defined initialization or configuration is needed. However, if the user

application changes these pins to their GPIO function, they must be configured back to their JTAG functionality before JTAG communication can be restored. To return the pins to their JTAG functions, enable the four JTAG pins (PC[3:0]) for their alternate function using the **GPIOAFSEL** register. In addition to enabling the alternate functions, any other changes to the GPIO pad configurations on the four JTAG pins (PC[3:0]) should be returned to their default settings.

# 4.5 Register Descriptions

The registers in the JTAG TAP Controller or Shift Register chains are not memory mapped and are not accessible through the on-chip Advanced Peripheral Bus (APB). Instead, the registers within the JTAG controller are all accessed serially through the TAP Controller. These registers include the Instruction Register and the six Data Registers.

# 4.5.1 Instruction Register (IR)

The JTAG TAP Instruction Register (IR) is a four-bit serial scan chain connected between the JTAG TDI and TDO pins with a parallel load register. When the TAP Controller is placed in the correct states, bits can be shifted into the IR. Once these bits have been shifted into the chain and updated, they are interpreted as the current instruction. The decode of the IR bits is shown in Table 4-4. A detailed explanation of each instruction, along with its associated Data Register, follows.

IR[3:0]	Instruction	Description
0x0	EXTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction onto the pads.
0x1	INTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction into the controller.
0x2	SAMPLE / PRELOAD	Captures the current I/O values and shifts the sampled values out of the Boundary Scan Chain while new preload data is shifted in.
0x8	ABORT	Shifts data into the ARM Debug Port Abort Register.
0xA	DPACC	Shifts data into and out of the ARM DP Access Register.
0xB	APACC	Shifts data into and out of the ARM AC Access Register.
0xE	IDCODE	Loads manufacturing information defined by the <i>IEEE Standard 1149.1</i> into the IDCODE chain and shifts it out.
0xF	BYPASS	Connects TDI to TDO through a single Shift Register chain.
All Others	Reserved	Defaults to the BYPASS instruction to ensure that ${\tt TDI}$ is always connected to ${\tt TDO}.$

#### Table 4-4. JTAG Instruction Register Commands

# 4.5.1.1 EXTEST Instruction

The EXTEST instruction is not associated with its own Data Register chain. Instead, the EXTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the EXTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the outputs and output enables are used to drive the GPIO pads rather than the signals coming from the core. With tests that drive known values out of the controller, this instruction can be used to verify connectivity. While the EXTEST instruction is present in the Instruction Register can be accessed to sample and shift out the current data and load new data into the Boundary Scan Data Register.

# 4.5.1.2 INTEST Instruction

The INTEST instruction is not associated with its own Data Register chain. Instead, the INTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the INTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the inputs are used to drive the signals going into the core rather than the signals coming from the GPIO pads. With tests that drive known values into the controller, this instruction can be used for testing. It is important to note that although the RST input pin is on the Boundary Scan Data Register chain, it is only observable. While the INTEST instruction is present in the Instruction Register, the Boundary Scan Data Register chain, it is only observable. Data Register chain be accessed to sample and shift out the current data and load new data into the Boundary Scan Data Register.

# 4.5.1.3 SAMPLE/PRELOAD Instruction

The SAMPLE/PRELOAD instruction connects the Boundary Scan Data Register chain between TDI and TDO. This instruction samples the current state of the pad pins for observation and preloads new test data. Each GPIO pad has an associated input, output, and output enable signal. When the TAP controller enters the Capture DR state during this instruction, the input, output, and output-enable signals to each of the GPIO pads are captured. These samples are serially shifted out on TDO while the TAP controller is in the Shift DR state and can be used for observation or comparison in various tests.

While these samples of the inputs, outputs, and output enables are being shifted out of the Boundary Scan Data Register, new data is being shifted into the Boundary Scan Data Register from TDI. Once the new data has been shifted into the Boundary Scan Data Register, the data is saved in the parallel load registers when the TAP controller enters the Update DR state. This update of the parallel load register preloads data into the Boundary Scan Data Register that is associated with each input, output, and output enable. This preloaded data can be used with the EXTEST and INTEST instructions to drive data into or out of the controller. See "Boundary Scan Data Register" on page 199 for more information.

# 4.5.1.4 ABORT Instruction

The ABORT instruction connects the associated ABORT Data Register chain between TDI and TDO. This instruction provides read and write access to the ABORT Register of the ARM Debug Access Port (DAP). Shifting the proper data into this Data Register clears various error bits or initiates a DAP abort of a previous request. See the "ABORT Data Register" on page 199 for more information.

# 4.5.1.5 DPACC Instruction

The DPACC instruction connects the associated DPACC Data Register chain between TDI and TDO. This instruction provides read and write access to the DPACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to the ARM debug and status registers. See "DPACC Data Register" on page 199 for more information.

#### 4.5.1.6 APACC Instruction

The APACC instruction connects the associated APACC Data Register chain between TDI and TDO. This instruction provides read and write access to the APACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to internal components and buses through the Debug Port. See "APACC Data Register" on page 199 for more information.

# 4.5.1.7 IDCODE Instruction

The IDCODE instruction connects the associated IDCODE Data Register chain between TDI and TDO. This instruction provides information on the manufacturer, part number, and version of the ARM core. This information can be used by testing equipment and debuggers to automatically configure input and output data streams. IDCODE is the default instruction loaded into the JTAG Instruction Register when a Power-On-Reset (POR) is asserted, or the Test-Logic-Reset state is entered. See "IDCODE Data Register" on page 198 for more information.

## 4.5.1.8 BYPASS Instruction

The BYPASS instruction connects the associated BYPASS Data Register chain between TDI and TDO. This instruction is used to create a minimum length serial path between the TDI and TDO ports. The BYPASS Data Register is a single-bit shift register. This instruction improves test efficiency by allowing components that are not needed for a specific test to be bypassed in the JTAG scan chain by loading them with the BYPASS instruction. See "BYPASS Data Register" on page 198 for more information.

## 4.5.2 Data Registers

The JTAG module contains six Data Registers. These serial Data Register chains include: IDCODE, BYPASS, Boundary Scan, APACC, DPACC, and ABORT and are discussed in the following sections.

## 4.5.2.1 IDCODE Data Register

The format for the 32-bit IDCODE Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 4-3. The standard requires that every JTAG-compliant microcontroller implement either the IDCODE instruction or the BYPASS instruction as the default instruction. The LSB of the IDCODE Data Register is defined to be a 1 to distinguish it from the BYPASS instruction, which has an LSB of 0. This definition allows auto-configuration test tools to determine which instruction is the default instruction.

The major uses of the JTAG port are for manufacturer testing of component assembly and program development and debug. To facilitate the use of auto-configuration debug tools, the IDCODE instruction outputs a value of 0x4BA0.0477. This value allows the debuggers to automatically configure themselves to work correctly with the Cortex-M3 during debug.

#### Figure 4-3. IDCODE Register Format



# 4.5.2.2 BYPASS Data Register

The format for the 1-bit BYPASS Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 4-4. The standard requires that every JTAG-compliant microcontroller implement either the BYPASS instruction or the IDCODE instruction as the default instruction. The LSB of the BYPASS Data Register is defined to be a 0 to distinguish it from the IDCODE instruction, which has an LSB of 1. This definition allows auto-configuration test tools to determine which instruction is the default instruction.

Figure 4-4. BYPASS Register Format

# 4.5.2.3 Boundary Scan Data Register

The format of the Boundary Scan Data Register is shown in Figure 4-5. Each GPIO pin, starting with a GPIO pin next to the JTAG port pins, is included in the Boundary Scan Data Register. Each GPIO pin has three associated digital signals that are included in the chain. These signals are input, output, and output enable, and are arranged in that order as shown in the figure.

When the Boundary Scan Data Register is accessed with the SAMPLE/PRELOAD instruction, the input, output, and output enable from each digital pad are sampled and then shifted out of the chain to be verified. The sampling of these values occurs on the rising edge of TCK in the Capture DR state of the TAP controller. While the sampled data is being shifted out of the Boundary Scan chain in the Shift DR state of the TAP controller, new data can be preloaded into the chain for use with the EXTEST and INTEST instructions. The EXTEST instruction forces data out of the controller, and the INTEST instruction forces data into the controller.

#### Figure 4-5. Boundary Scan Register Format



#### 4.5.2.4 APACC Data Register

The format for the 35-bit APACC Data Register defined by ARM is described in the *ARM® Debug Interface V5 Architecture Specification*.

#### 4.5.2.5 DPACC Data Register

The format for the 35-bit DPACC Data Register defined by ARM is described in the *ARM*® *Debug Interface V5 Architecture Specification*.

#### 4.5.2.6 ABORT Data Register

The format for the 35-bit ABORT Data Register defined by ARM is described in the *ARM*® *Debug Interface V5 Architecture Specification*.

# 5 System Control

System control configures the overall operation of the device and provides information about the device. Configurable features include reset control, NMI operation, power control, clock control, and low-power modes.

# 5.1 Signal Description

The following table lists the external signals of the System Control module and describes the function of each. The NMI signal is the alternate function for the GPIO PB7 signal and functions as a GPIO after reset. PB7 is under commit protection and requires a special process to be configured as any alternate function or to subsequently return to the GPIO function, see "Commit Control" on page 412. The column in the table below titled "Pin Mux/Pin Assignment" lists the GPIO pin placement for the NMI signal. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 427) should be set to choose the NMI function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 445) to assign the NMI signal to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 404. The remaining signals (with the word "fixed" in the Pin Mux/Pin Assignment column) have a fixed pin assignment and function.

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
NMI	89	PB7 (4)	I	TTL	Non-maskable interrupt.
OSC0	48	fixed	I	Analog	Main oscillator crystal input or an external clock reference input.
OSC1	49	fixed	0		Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
RST	64	fixed	I	TTL	System reset input.

Table 5-1. System Control & Clocks Signals (100LQFP)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

# Table 5-2. System Control & Clocks Signals (108BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
NMI	A8	PB7 (4)	I	TTL	Non-maskable interrupt.
OSC0	L11	fixed	I	Analog	Main oscillator crystal input or an external clock reference input.
OSC1	M11	fixed	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
RST	H11	fixed	I	TTL	System reset input.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

# 5.2 Functional Description

The System Control module provides the following capabilities:

- Device identification, see "Device Identification" on page 201
- Local control, such as reset (see "Reset Control" on page 201), power (see "Power Control" on page 206) and clock control (see "Clock Control" on page 207)

System control (Run, Sleep, and Deep-Sleep modes), see "System Control" on page 213

# 5.2.1 Device Identification

Several read-only registers provide software with information on the microcontroller, such as version, part number, SRAM size, Flash memory size, and other features. See the **DID0** (page 218), **DID1** (page 246), **DC0-DC9** (page 248) and **NVMSTAT** (page 271) registers.

# 5.2.2 Reset Control

This section discusses aspects of hardware functions during reset as well as system software requirements following the reset sequence.

#### 5.2.2.1 Reset Sources

The LM3S9B92 microcontroller has six sources of reset:

- 1. Power-on reset (POR) (see page 202).
- **2.** External reset input pin  $(\overline{RST})$  assertion (see page 202).
- 3. Internal brown-out (BOR) detector (see page 204).
- 4. Software-initiated reset (with the software reset registers) (see page 204).
- 5. A watchdog timer reset condition violation (see page 205).
- 6. MOSC failure (see page 206).

Table 5-3 provides a summary of results of the various reset operations.

#### Table 5-3. Reset Sources

Reset Source	Core Reset?	JTAG Reset?	On-Chip Peripherals Reset?
Power-On Reset	Yes	Yes	Yes
RST	Yes	Yes	Yes
Brown-Out Reset	Yes	Yes	Yes
Software System Request Reset using the SYSRESREQ bit in the <b>APINT</b> register.	Yes	Yes	Yes
Software System Request Reset using the VECTRESET bit in the <b>APINT</b> register.	Yes	No	No
Software Peripheral Reset	No	Yes	Yes <sup>a</sup>
Watchdog Reset	Yes	Yes	Yes
MOSC Failure Reset	Yes	Yes	Yes

a. Programmable on a module-by-module basis using the Software Reset Control Registers.

After a reset, the **Reset Cause (RESC)** register is set with the reset cause. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an internal POR or an external reset is the cause, and then all the other bits in the **RESC** register are cleared except for the POR or EXT indicator.

At any reset that resets the core, the user has the opportunity to direct the core to execute the ROM Boot Loader or the application in Flash memory by using any GPIO signal as configured in the **Boot Configuration (BOOTCFG)** register.

At reset, the ROM is mapped over the Flash memory so that the ROM boot sequence is always executed. The boot sequence executed from ROM is as follows:

- 1. The BA bit (below) is cleared such that ROM is mapped to 0x01xx.xxxx and Flash memory is mapped to address 0x0.
- 2. The **BOOTCFG** register is read. If the EN bit is clear, the status of the specified GPIO pin is compared with the specified polarity. If the status matches the specified polarity, the ROM is mapped to address 0x0000.0000 and execution continues out of the ROM Boot Loader.
- **3.** If the status doesn't match the specified polarity, the data at address 0x0000.0004 is read, and if the data at this address is 0xFFF.FFF, the ROM is mapped to address 0x0000.0000 and execution continues out of the ROM Boot Loader.
- 4. If there is valid data at address 0x0000.0004, the stack pointer (SP) is loaded from Flash memory at address 0x0000.0000 and the program counter (PC) is loaded from address 0x0000.0004. The user application begins executing.

For example, if the **BOOTCFG** register is written and committed with the value of 0x0000.3C01, then PB7 is examined at reset to determine if the ROM Boot Loader should be executed. If PB7 is Low, the core unconditionally begins executing the ROM boot loader. If PB7 is High, then the application in Flash memory is executed if the reset vector at location 0x0000.0004 is not 0xFFFF.FFFF. Otherwise, the ROM boot loader is executed.

# 5.2.2.2 Power-On Reset (POR)

The internal Power-On Reset (POR) circuit monitors the power supply voltage ( $V_{DD}$ ) and generates a reset signal to all of the internal logic including JTAG when the power supply ramp reaches a threshold value ( $V_{TH}$ ). The microcontroller must be operating within the specified operating parameters when the on-chip power-on reset pulse is complete (see "Power and Brown-Out" on page 1312). For applications that require the use of an external reset signal to hold the microcontroller in reset longer than the internal POR, the RST input may be used as discussed in "External RST Pin" on page 202.

The Power-On Reset sequence is as follows:

- 1. The microcontroller waits for internal POR to go inactive.
- 2. The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The internal POR is only active on the initial power-up of the microcontroller. The Power-On Reset timing is shown in Figure 26-4 on page 1312.

#### 5.2.2.3 External RST Pin

**Note:** It is recommended that the trace for the  $\overline{RST}$  signal must be kept as short as possible. Be sure to place any components connected to the  $\overline{RST}$  signal as close to the microcontroller as possible.

If the application only uses the internal POR circuit, the  $\overline{RST}$  input must be connected to the power supply (V<sub>DD</sub>) through an optional pull-up resistor (0 to 100K  $\Omega$ ) as shown in Figure 5-1 on page 203.





 $R_{PU} = 0$  to 100 k $\Omega$ 

The external reset pin (RST) resets the microcontroller including the core and all the on-chip peripherals except the JTAG TAP controller (see "JTAG Interface" on page 188). The external reset sequence is as follows:

- 1. The external reset pin (RST) is asserted for the duration specified by T<sub>MIN</sub> and then de-asserted (see "Reset" on page 1313).
- 2. The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

To improve noise immunity and/or to delay reset at power up, the  $\overline{RST}$  input may be connected to an RC network as shown in Figure 5-2 on page 203.





 $R_{PU}$  = 1 k $\Omega$  to 100 k $\Omega$ 

 $C_1 = 1 \text{ nF to } 10 \mu \text{F}$ 

If the application requires the use of an external reset switch, Figure 5-3 on page 204 shows the proper circuitry to use.

# Figure 5-3. Reset Circuit Controlled by Switch



Typical R<sub>PU</sub> = 10 kΩ

Typical R<sub>S</sub> = 470 Ω

C<sub>1</sub> = 10 nF

The  $R_{PU}$  and  $C_1$  components define the power-on delay.

The external reset timing is shown in Figure 26-7 on page 1313.

# 5.2.2.4 Brown-Out Reset (BOR)

The microcontroller provides a brown-out detection circuit that triggers if the power supply  $(V_{DD})$  drops below a brown-out threshold voltage  $(V_{BTH})$ . If a brown-out condition is detected, the system may generate an interrupt or a system reset. The default condition is to generate an interrupt, so BOR must be enabled. Brown-out resets are controlled with the **Power-On and Brown-Out Reset Control (PBORCTL)** register. The BORIOR bit in the **PBORCTL** register must be set for a brown-out condition to trigger a reset; if BORIOR is clear, an interrupt is generated. When a Brown-out condition occurs during a Flash PROGRAM or ERASE operation, a full system reset is always triggered without regard to the setting in the **PBORCTL** register.

The brown-out reset sequence is as follows:

- 1. When  $V_{DD}$  drops below  $V_{BTH}$ , an internal BOR condition is set.
- 2. If the BOR condition exists, an internal reset is asserted.
- **3.** The internal reset is released and the microcontroller fetches and loads the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.
- 4. The internal BOR condition is reset after 500  $\mu$ s to prevent another BOR condition from being set before software has a chance to investigate the original cause.

The result of a brown-out reset is equivalent to that of an assertion of the external RST input, and the reset is held active until the proper V<sub>DD</sub> level is restored. The **RESC** register can be examined in the reset interrupt handler to determine if a Brown-Out condition was the cause of the reset, thus allowing software to determine what actions are required to recover.

The internal Brown-Out Reset timing is shown in Figure 26-5 on page 1312.

# 5.2.2.5 Software Reset

Software can reset a specific peripheral or generate a reset to the entire microcontroller.

Peripherals can be individually reset by software via three registers that control reset signals to each on-chip peripheral (see the **SRCRn** registers, page 301). If the bit position corresponding to a peripheral is set and subsequently cleared, the peripheral is reset. The encoding of the reset registers is consistent with the encoding of the clock gating control for peripherals and on-chip functions (see "System Control" on page 213).

The entire microcontroller, including the core, can be reset by software by setting the SYSRESREQ bit in the **Application Interrupt and Reset Control (APINT)** register. The software-initiated system reset sequence is as follows:

- 1. A software microcontroller reset is initiated by setting the SYSRESREQ bit.
- 2. An internal reset is asserted.
- **3.** The internal reset is deasserted and the microcontroller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The core only can be reset by software by setting the VECTRESET bit in the **APINT** register. The software-initiated core reset sequence is as follows:

- **1.** A core reset is initiated by setting the **VECTRESET** bit.
- 2. An internal reset is asserted.
- **3.** The internal reset is deasserted and the microcontroller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The software-initiated system reset timing is shown in Figure 26-8 on page 1313.

#### 5.2.2.6 Watchdog Timer Reset

The Watchdog Timer module's function is to prevent system hangs. The LM3S9B92 microcontroller has two Watchdog Timer modules in case one watchdog clock source fails. One watchdog is run off the system clock and the other is run off the Precision Internal Oscillator (PIOSC). Each module operates in the same manner except that because the PIOSC watchdog timer module is in a different clock domain, register accesses must have a time delay between them. The watchdog timer can be configured to generate an interrupt to the microcontroller on its first time-out and to generate a reset on its second time-out.

After the watchdog's first time-out event, the 32-bit watchdog counter is reloaded with the value of the **Watchdog Timer Load (WDTLOAD)** register and resumes counting down from that value. If the timer counts down to zero again before the first time-out interrupt is cleared, and the reset signal has been enabled, the watchdog timer asserts its reset signal to the microcontroller. The watchdog timer reset sequence is as follows:

- 1. The watchdog timer times out for the second time without being serviced.
- 2. An internal reset is asserted.
- **3.** The internal reset is released and the microcontroller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

For more information on the Watchdog Timer module, see "Watchdog Timers" on page 579.

The watchdog reset timing is shown in Figure 26-9 on page 1314.

# 5.2.3 Non-Maskable Interrupt

The microcontroller has three sources of non-maskable interrupt (NMI):

- The assertion of the NMI signal
- A main oscillator verification error
- The NMISET bit in the Interrupt Control and State (INTCTRL) register in the Cortex<sup>™</sup>-M3 (see page 153).

Software must check the cause of the interrupt in order to distinguish among the sources.

#### 5.2.3.1 NMI Pin

The NMI signal is the alternate function for GPIO port pin PB7. The alternate function must be enabled in the GPIO for the signal to be used as an interrupt, as described in "General-Purpose Input/Outputs (GPIOs)" on page 404. Note that enabling the NMI alternate function requires the use of the GPIO lock and commit function just like the GPIO port pins associated with JTAG/SWD functionality, see page 441. The active sense of the NMI signal is High; asserting the enabled NMI signal above  $V_{\rm IH}$  initiates the NMI interrupt sequence.

## 5.2.3.2 Main Oscillator Verification Failure

The LM3S9B92 microcontroller provides a main oscillator verification circuit that generates an error condition if the oscillator is running too fast or too slow. If the main oscillator verification circuit is enabled and a failure occurs, a power-on reset is generated and control is transferred to the NMI handler. The NMI handler is used to address the main oscillator verification failure because the necessary code can be removed from the general reset handler, speeding up reset processing. The detection circuit is enabled by setting the CVAL bit in the **Main Oscillator Control (MOSCCTL)** register. The main oscillator verification error is indicated in the main oscillator fail status (MOSCFAIL) bit in the **Reset Cause (RESC)** register. The main oscillator verification circuit action is described in more detail in "Main Oscillator Verification Circuit" on page 213.

# 5.2.4 Power Control

The Stellaris<sup>®</sup> microcontroller provides an integrated LDO regulator that is used to provide power to the majority of the microcontroller's internal logic. Figure 5-4 shows the power architecture.

An external LDO may not be used.

**Note:** VDDA must be supplied with a voltage that meets the specification in Table 26-2 on page 1309, or the microcontroller does not function properly. VDDA is the supply for all of the analog circuitry on the device, including the clock circuitry.

Figure 5-4. Power Architecture



# 5.2.5 Clock Control

System control determines the control of clocks in this part.

# 5.2.5.1 Fundamental Clock Sources

There are multiple clock sources for use in the microcontroller:

- Precision Internal Oscillator (PIOSC). The precision internal oscillator is an on-chip clock source that is the clock source the microcontroller uses during and following POR. It does not require the use of any external components and provides a clock that is 16 MHz ±1% at room temperature and ±3% across temperature. The PIOSC allows for a reduced system cost in applications that require an accurate clock source. If the main oscillator is required, software must enable the main oscillator following reset and allow the main oscillator to stabilize before changing the clock reference.
- Main Oscillator (MOSC). The main oscillator provides a frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSC0 input pin, or an external crystal is connected across the OSC0 input and OSC1 output pins. If the PLL is being used, the crystal value must be one of the supported frequencies between 3.579545 MHz to 16.384 MHz (inclusive). If the PLL is not being used, the crystal may be any one of the supported frequencies between 1 MHz to 16.384 MHz. The single-ended clock source range is from DC

through the specified speed of the microcontroller. The supported crystals are listed in the XTAL bit field in the **RCC** register (see page 229). Note that the MOSC provides the clock source for the USB PLL and must be connected to a crystal or an oscillator.

Internal 30-kHz Oscillator. The internal 30-kHz oscillator provides an operational frequency of 30 kHz ± 50%. It is intended for use during Deep-Sleep power-saving modes. This power-savings mode benefits from reduced internal switching and also allows the MOSC to be powered down.

The internal system clock (SysClk), is derived from any of the above sources plus two others: the output of the main internal PLL and the precision internal oscillator divided by four (4 MHz  $\pm$  1%). The frequency of the PLL clock reference must be in the range of 3.579545 MHz to 16.384 MHz (inclusive). Table 5-4 on page 208 shows how the various clock sources can be used in a system.

#### Table 5-4. Clock Source Options

Clock Source	Drive PLL?		Used as SysClk?	
Precision Internal Oscillator	Yes	BYPASS = 0, OSCSRC = 0x1	Yes	BYPASS = 1, OSCSRC = 0x1
Precision Internal Oscillator divide by 4 (4 MHz ± 1%)	No	-	Yes	BYPASS = 1, OSCSRC = 0x2
Main Oscillator	Yes	BYPASS = 0, OSCSRC = 0x0	Yes	BYPASS = 1, OSCSRC = 0x0
Internal 30-kHz Oscillator	No	-	Yes	BYPASS = 1, OSCSRC = 0x3

## 5.2.5.2 Clock Configuration

The **Run-Mode Clock Configuration (RCC)** and **Run-Mode Clock Configuration 2 (RCC2)** registers provide control for the system clock. The **RCC2** register is provided to extend fields that offer additional encodings over the **RCC** register. When used, the **RCC2** register field values are used by the logic over the corresponding field in the **RCC** register. In particular, **RCC2** provides for a larger assortment of clock configuration options. These registers control the following clock functionality:

- Source of clocks in sleep and deep-sleep modes
- System clock derived from PLL or other clock source
- Enabling/disabling of oscillators and PLL
- Clock divisors
- Crystal input selection

Important: Write the RCC register prior to writing the RCC2 register. If a subsequent write to the RCC register is required, include another register access after writing the RCC register and before writing the RCC2 register.

Figure 5-5 shows the logic for the main clock tree. The peripheral blocks are driven by the system clock signal and can be individually enabled/disabled. When the PLL is enabled, the ADC clock signal is automatically divided down to 16 MHz from the PLL output for proper ADC operation. The PWM clock signal is a synchronous divide of the system clock to provide the PWM circuit with more range (set with PWMDIV in **RCC**).

**Note:** When the ADC module is in operation, the system clock must be at least 16 MHz. When the USB module is in operation, MOSC must be the clock source, either with or without using the PLL, and the system clock must be at least 30 MHz.

#### Figure 5-5. Main Clock Tree



- e. Control provided by **RCC** register SYSDIV field, **RCC2** register SYSDIV2 field if overridden with USERCC2 bit, or [SYSDIV2,SYSDIV2LSB] if both USERCC2 and DIV400 bits are set.
  - **Note:** The figure above shows all features available on all Stellaris® Tempest-class microcontrollers. Not all peripherals may be available on this device.

## Using the SYSDIV and SYSDIV2 Fields

In the **RCC** register, the SYSDIV field specifies which divisor is used to generate the system clock from either the PLL output or the oscillator source (depending on how the BYPASS bit in this register is configured). When using the PLL, the VCO frequency of 400 MHz is predivided by 2 before the divisor is applied. Table 5-5 shows how the SYSDIV encoding affects the system clock frequency, depending on whether the PLL is used (BYPASS=0) or another clock source is used (BYPASS=1). The divisor is equivalent to the SYSDIV encoding plus 1. For a list of possible clock sources, see Table 5-4 on page 208.

SYSDIV	Divisor	Frequency (BYPASS=0)	Frequency (BYPASS=1)	StellarisWare <sup>®</sup> Parameter <sup>a</sup>
0x0	/1	reserved	Clock source frequency/1	SYSCTL_SYSDIV_1
0x1	/2	reserved	Clock source frequency/2	SYSCTL_SYSDIV_2
0x2	/3	66.67 MHz	Clock source frequency/3	SYSCTL_SYSDIV_3
0x3	/4	50 MHz	Clock source frequency/4	SYSCTL_SYSDIV_4
0x4	/5	40 MHz	Clock source frequency/5	SYSCTL_SYSDIV_5
0x5	/6	33.33 MHz	Clock source frequency/6	SYSCTL_SYSDIV_6
0x6	/7	28.57 MHz	Clock source frequency/7	SYSCTL_SYSDIV_7
0x7	/8	25 MHz	Clock source frequency/8	SYSCTL_SYSDIV_8
0x8	/9	22.22 MHz	Clock source frequency/9	SYSCTL_SYSDIV_9
0x9	/10	20 MHz	Clock source frequency/10	SYSCTL_SYSDIV_10
0xA	/11	18.18 MHz	Clock source frequency/11	SYSCTL_SYSDIV_11
0xB	/12	16.67 MHz	Clock source frequency/12	SYSCTL_SYSDIV_12
0xC	/13	15.38 MHz	Clock source frequency/13	SYSCTL_SYSDIV_13
0xD	/14	14.29 MHz	Clock source frequency/14	SYSCTL_SYSDIV_14
0xE	/15	13.33 MHz	Clock source frequency/15	SYSCTL_SYSDIV_15
0xF	/16	12.5 MHz (default)	Clock source frequency/16	SYSCTL_SYSDIV_16

 Table 5-5. Possible System Clock Frequencies Using the SYSDIV Field

a. This parameter is used in functions such as SysCtlClockSet() in the Stellaris Peripheral Driver Library.

The SYSDIV2 field in the **RCC2** register is 2 bits wider than the SYSDIV field in the **RCC** register so that additional larger divisors up to /64 are possible, allowing a lower system clock frequency for improved Deep Sleep power consumption. When using the PLL, the VCO frequency of 400 MHz is predivided by 2 before the divisor is applied. The divisor is equivalent to the SYSDIV2 encoding plus 1. Table 5-6 shows how the SYSDIV2 encoding affects the system clock frequency, depending on whether the PLL is used (BYPASS2=0) or another clock source is used (BYPASS2=1). For a list of possible clock sources, see Table 5-4 on page 208.

SYSDIV2	Divisor	Frequency (BYPASS2=0)	Frequency (BYPASS2=1)	StellarisWare Parameter <sup>a</sup>
0x00	/1	reserved	Clock source frequency/1	SYSCTL_SYSDIV_1
0x01	/2	reserved	Clock source frequency/2	SYSCTL_SYSDIV_2
0x02	/3	66.67 MHz	Clock source frequency/3	SYSCTL_SYSDIV_3
0x03	/4	50 MHz	Clock source frequency/4	SYSCTL_SYSDIV_4
0x04	/5	40 MHz	Clock source frequency/5	SYSCTL_SYSDIV_5

SYSDIV2	Divisor	Frequency (BYPASS2=0)	Frequency (BYPASS2=1)	StellarisWare Parameter <sup>a</sup>
0x09	/10	20 MHz	Clock source frequency/10	SYSCTL_SYSDIV_10
0x3F	/64	3.125 MHz	Clock source frequency/64	SYSCTL_SYSDIV_64

# Table 5-6. Examples of Possible System Clock Frequencies Using the SYSDIV2 Field (continued)

a. This parameter is used in functions such as SysCtlClockSet() in the Stellaris Peripheral Driver Library.

To allow for additional frequency choices when using the PLL, the DIV400 bit is provided along with the SYSDIV2LSB bit. When the DIV400 bit is set, bit 22 becomes the LSB for SYSDIV2. In this situation, the divisor is equivalent to the (SYSDIV2 encoding with SYSDIV2LSB appended) plus one. Table 5-7 shows the frequency choices when DIV400 is set. When the DIV400 bit is clear, SYSDIV2LSB is ignored, and the system clock frequency is determined as shown in Table 5-6 on page 210.

SYSDIV2	SYSDIV2LSB	Divisor	Frequency (BYPASS2=0) <sup>a</sup>	StellarisWare Parameter <sup>b</sup>
0x00	reserved	/2	reserved	-
0x01	0	/3	reserved	-
	1	/4	reserved	-
0x02	0	/5	80 MHz	SYSCTL_SYSDIV_2_5
0,02	1	/6	66.67 MHz	SYSCTL_SYSDIV_3
0x03	0	/7	reserved	-
1	1	/8	50 MHz	SYSCTL_SYSDIV_4
0x04	0	/9	44.44 MHz	SYSCTL_SYSDIV_4_5
0,04	1	/10	40 MHz	SYSCTL_SYSDIV_5
0x3F	0	/127	3.15 MHz	SYSCTL_SYSDIV_63_5
	1	/128	3.125 MHz	SYSCTL_SYSDIV_64

 Table 5-7. Examples of Possible System Clock Frequencies with DIV400=1

a. Note that  ${\tt DIV400}$  and  ${\tt SYSDIV2LSB}$  are only valid when  ${\tt BYPASS2=0}.$ 

b. This parameter is used in functions such as SysCtlClockSet() in the Stellaris Peripheral Driver Library.

# 5.2.5.3 Precision Internal Oscillator Operation (PIOSC)

The microcontroller powers up with the PIOSC running. If another clock source is desired, the PIOSC must remain enabled as it is used for internal functions. The PIOSC can only be disabled during Deep-Sleep mode. It can be powered down by setting the IOSCDIS bit in the **RCC** register.

The PIOSC generates a 16-MHz clock with a  $\pm$ 1% accuracy at room temperatures. Across the extended temperature range, the accuracy is  $\pm$ 3%. At the factory, the PIOSC is set to 16 MHz at room temperature, however, the frequency can be trimmed for other voltage or temperature conditions using software in one of two ways:

- Default calibration: clear the UTEN bit and set the UPDATE bit in the Precision Internal Oscillator Calibration (PIOSCCAL) register.
- User-defined calibration: The user can program the UT value to adjust the PIOSC frequency. As the UT value increases, the generated period increases. To commit a new UT value, first set the

UTEN bit, then program the UT field, and then set the UPDATE bit. The adjustment finishes within a few clock periods and is glitch free.

# 5.2.5.4 Crystal Configuration for the Main Oscillator (MOSC)

The main oscillator supports the use of a select number of crystals. If the main oscillator is used by the PLL as a reference clock, the supported range of crystals is 3.579545 to 16.384 MHz, otherwise, the range of supported crystals is 1 to 16.384 MHz.

The XTAL bit in the **RCC** register (see page 229) describes the available crystal choices and default programming values.

Software configures the **RCC** register XTAL field with the crystal number. If the PLL is used in the design, the XTAL field value is internally translated to the PLL settings.

## 5.2.5.5 Main PLL Frequency Configuration

The main PLL is disabled by default during power-on reset and is enabled later by software if required. Software specifies the output divisor to set the system clock frequency and enables the main PLL to drive the output. The PLL operates at 400 MHz, but is divided by two prior to the application of the output divisor, unless the DIV400 bit in the **RCC2** register is set.

To configure the PIOSC to be the clock source for the main PLL, program the OSCRC2 field in the **Run-Mode Clock Configuration 2 (RCC2)** register to be 0x1.

If the main oscillator provides the clock reference to the main PLL, the translation provided by hardware and used to program the PLL is available for software in the **XTAL to PLL Translation** (**PLLCFG**) register (see page 234). The internal translation provides a translation within  $\pm$  1% of the targeted PLL VCO frequency. Table 26-8 on page 1315 shows the actual PLL frequency and error for a given crystal choice.

The Crystal Value field (XTAL) in the **Run-Mode Clock Configuration (RCC)** register (see page 229) describes the available crystal choices and default programming of the **PLLCFG** register. Any time the XTAL field changes, the new settings are translated and the internal PLL settings are updated.

#### 5.2.5.6 USB PLL Frequency Configuration

The USB PLL is disabled by default during power-on reset and is enabled later by software. The USB PLL must be enabled and running for proper USB function. The main oscillator is the only clock reference for the USB PLL. The USB PLL is enabled by clearing the USBPWRDN bit of the **RCC2** register. The XTAL bit field (Crystal Value) of the **RCC** register describes the available crystal choices. The main oscillator must be connected to one of the following crystal values in order to correctly generate the USB clock: 4, 5, 6, 8, 10, 12, or 16 MHz. Only these crystals provide the necessary USB PLL VCO frequency to conform with the USB timing specifications.

#### 5.2.5.7 PLL Modes

Both PLLs have two modes of operation: Normal and Power-Down

- Normal: The PLL multiplies the input clock reference and drives the output.
- Power-Down: Most of the PLL internal circuitry is disabled and the PLL does not drive the output.

The modes are programmed using the RCC/RCC2 register fields (see page 229 and page 237).

# 5.2.5.8 PLL Operation

If a PLL configuration is changed, the PLL output frequency is unstable until it reconverges (relocks) to the new setting. The time between the configuration change and relock is  $T_{READY}$  (see Table 26-7 on page 1314). During the relock time, the affected PLL is not usable as a clock reference.

Either PLL is changed by one of the following:

- Change to the XTAL value in the RCC register—writes of the same value do not cause a relock.
- Change in the PLL from Power-Down to Normal mode.

A counter clocked by the system clock is used to measure the  $T_{READY}$  requirement. If the system clock is the main oscillator and it is running off an 8.192 MHz or slower external oscillator clock, the down counter is set to 0x1200 (that is, ~600 µs at an 8.192 MHz). If the system clock is running off the PIOSC or an external oscillator clock that is faster than 8.192 MHz, the down counter is set to 0x2400. Hardware is provided to keep the PLL from being used as a system clock until the  $T_{READY}$  condition is met after one of the two changes above. It is the user's responsibility to have a stable clock source (like the main oscillator) before the **RCC/RCC2** register is switched to use the PLL.

If the main PLL is enabled and the system clock is switched to use the PLL in one step, the system control hardware continues to clock the microcontroller from the oscillator selected by the **RCC/RCC2** register until the main PLL is stable ( $T_{READY}$  time met), after which it changes to the PLL. Software can use many methods to ensure that the system is clocked from the main PLL, including periodically polling the PLLLRIS bit in the **Raw Interrupt Status (RIS)** register, and enabling the PLL Lock interrupt.

The USB PLL is not protected during the lock time ( $T_{READY}$ ), and software should ensure that the USB PLL has locked before using the interface. Software can use many methods to ensure the  $T_{READY}$  period has passed, including periodically polling the USBPLLLRIS bit in the **Raw Interrupt Status (RIS)** register, and enabling the USB PLL Lock interrupt.

#### 5.2.5.9 Main Oscillator Verification Circuit

The clock control includes circuitry to ensure that the main oscillator is running at the appropriate frequency. The circuit monitors the main oscillator frequency and signals if the frequency is outside of the allowable band of attached crystals.

The detection circuit is enabled using the CVAL bit in the **Main Oscillator Control (MOSCCTL)** register. If this circuit is enabled and detects an error, the following sequence is performed by the hardware:

- 1. The MOSCFAIL bit in the Reset Cause (RESC) register is set.
- 2. If the internal oscillator (PIOSC) is disabled, it is enabled.
- 3. The system clock is switched from the main oscillator to the PIOSC.
- 4. An internal power-on reset is initiated that lasts for 32 PIOSC periods.
- 5. Reset is de-asserted and the processor is directed to the NMI handler during the reset sequence.

# 5.2.6 System Control

For power-savings purposes, the **RCGCn**, **SCGCn**, and **DCGCn** registers control the clock gating logic for each peripheral or block in the system while the microcontroller is in Run, Sleep, and Deep-Sleep mode, respectively. These registers are located in the System Control register map

starting at offsets 0x600, 0x700, and 0x800, respectively. There must be a delay of 3 system clocks after a peripheral module clock is enabled in the **RCGC** register before any module registers are accessed.

There are three levels of operation for the microcontroller defined as:

- Run mode
- Sleep mode
- Deep-Sleep mode

The following sections describe the different modes in detail.

Caution – If the Cortex-M3 Debug Access Port (DAP) has been enabled, and the device wakes from a low power sleep or deep-sleep mode, the core may start executing code before all clocks to peripherals have been restored to their Run mode configuration. The DAP is usually enabled by software tools accessing the JTAG or SWD interface when debugging or flash programming. If this condition occurs, a Hard Fault is triggered when software accesses a peripheral with an invalid clock.

A software delay loop can be used at the beginning of the interrupt routine that is used to wake up a system from a WFI (Wait For Interrupt) instruction. This stalls the execution of any code that accesses a peripheral register that might cause a fault. This loop can be removed for production software as the DAP is most likely not enabled during normal execution.

Because the DAP is disabled by default (power on reset), the user can also power cycle the device. The DAP is not enabled unless it is enabled through the JTAG or SWD interface.

#### 5.2.6.1 Run Mode

In Run mode, the microcontroller actively executes code. Run mode provides normal operation of the processor and all of the peripherals that are currently enabled by the **RCGCn** registers. The system clock can be any of the available clock sources including the PLL.

## 5.2.6.2 Sleep Mode

In Sleep mode, the clock frequency of the active peripherals is unchanged, but the processor and the memory subsystem are not clocked and therefore no longer execute code. Sleep mode is entered by the Cortex-M3 core executing a WFI (Wait for Interrupt) instruction. Any properly configured interrupt event in the system brings the processor back into Run mode. See "Power Management" on page 117 for more details.

Peripherals are clocked that are enabled in the **SCGCn** registers when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** registers when the auto-clock gating is disabled. The system clock has the same source and frequency as that during Run mode.

#### 5.2.6.3 Deep-Sleep Mode

In Deep-Sleep mode, the clock frequency of the active peripherals may change (depending on the Run mode clock configuration) in addition to the processor clock being stopped. An interrupt returns the microcontroller to Run mode from one of the sleep modes; the sleep modes are entered on request from the code. Deep-Sleep mode is entered by first setting the SLEEPDEEP bit in the **System Control (SYSCTRL)** register (see page 159) and then executing a WFI instruction. Any properly configured interrupt event in the system brings the processor back into Run mode. See "Power Management" on page 117 for more details.

The Cortex-M3 processor core and the memory subsystem are not clocked in Deep-Sleep mode. Peripherals are clocked that are enabled in the **DCGCn** registers when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** registers when auto-clock gating is disabled. The system clock source is specified in the **DSLPCLKCFG** register. When the **DSLPCLKCFG** register is used, the internal oscillator source is powered up, if necessary, and other clocks are powered down. If the PLL is running at the time of the WFI instruction, hardware powers the PLL down and overrides the SYSDIV field of the active **RCC/RCC2** register, to be determined by the DSDIVORIDE setting in the **DSLPCLKCFG** register, up to /16 or /64 respectively. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode before enabling the clocks that had been stopped during the Deep-Sleep duration. If the PIOSC is used as the PLL reference clock source, it may continue to provide the clock during Deep-Sleep. See page 241.

# 5.3 Initialization and Configuration

The PLL is configured using direct register writes to the **RCC/RCC2** register. If the **RCC2** register is being used, the USERCC2 bit must be set and the appropriate **RCC2** bit/field is used. The steps required to successfully change the PLL-based system clock are:

- 1. Bypass the PLL and system clock divider by setting the BYPASS bit and clearing the USESYS bit in the RCC register, thereby configuring the microcontroller to run off a "raw" clock source and allowing for the new PLL configuration to be validated before switching the system clock to the PLL.
- 2. Select the crystal value (XTAL) and oscillator source (OSCSRC), and clear the PWRDN bit in RCC/RCC2. Setting the XTAL field automatically pulls valid PLL configuration data for the appropriate crystal, and clearing the PWRDN bit powers and enables the PLL and its output.
- 3. Select the desired system divider (SYSDIV) in RCC/RCC2 and set the USESYS bit in RCC. The SYSDIV field determines the system frequency for the microcontroller.
- 4. Wait for the PLL to lock by polling the PLLLRIS bit in the Raw Interrupt Status (RIS) register.
- 5. Enable use of the PLL by clearing the BYPASS bit in RCC/RCC2.

# 5.4 Register Map

Table 5-8 on page 215 lists the System Control registers, grouped by function. The offset listed is a hexadecimal increment to the register's address, relative to the System Control base address of 0x400F.E000.

**Note:** Spaces in the System Control register space that are not used are reserved for future or internal use. Software should not modify any reserved memory address.

Additional Flash and ROM registers defined in the System Control register space are described in the "Internal Memory" on page 308.

Offset	Name	Туре	Reset	Description	See page
0x000	DID0	RO	-	Device Identification 0	218
0x004	DID1	RO	-	Device Identification 1	246

#### Table 5-8. System Control Register Map

Offset	Name	Туре	Reset	Description	See page
800x0	DC0	RO	0x017F.007F	Device Capabilities 0	248
0x010	DC1	RO	-	Device Capabilities 1	249
0x014	DC2	RO	0x570F.5337	Device Capabilities 2	252
0x018	DC3	RO	0xBFFF.FFFF	Device Capabilities 3	254
0x01C	DC4	RO	0x5004.F1FF	Device Capabilities 4	257
0x020	DC5	RO	0x0F30.00FF	Device Capabilities 5	259
0x024	DC6	RO	0x0000.0013	Device Capabilities 6	261
0x028	DC7	RO	0xFFFF.FFFF	Device Capabilities 7	262
0x02C	DC8	RO	0xFFFF.FFFF	Device Capabilities 8 ADC Channels	266
0x030	PBORCTL	R/W	0x0000.7FFD	Brown-Out Reset Control	220
0x040	SRCR0	R/W	0x00000000	Software Reset Control 0	301
0x044	SRCR1	R/W	0x00000000	Software Reset Control 1	303
0x048	SRCR2	R/W	0x00000000	Software Reset Control 2	306
0x050	RIS	RO	0x0000.0000	Raw Interrupt Status	221
0x054	IMC	R/W	0x0000.0000	Interrupt Mask Control	223
0x058	MISC	R/W1C	0x0000.0000	Masked Interrupt Status and Clear	225
0x05C	RESC	R/W	-	Reset Cause	227
0x060	RCC	R/W	0x078E.3AD1	Run-Mode Clock Configuration	229
0x064	PLLCFG	RO	-	XTAL to PLL Translation	234
0x06C	GPIOHBCTL	R/W	0x0000.0000	GPIO High-Performance Bus Control	235
0x070	RCC2	R/W	0x07C0.6810	Run-Mode Clock Configuration 2	237
0x07C	MOSCCTL	R/W	0x0000.0000	Main Oscillator Control	240
0x100	RCGC0	R/W	0x00000040	Run Mode Clock Gating Control Register 0	272
0x104	RCGC1	R/W	0x00000000	Run Mode Clock Gating Control Register 1	280
0x108	RCGC2	R/W	0x00000000	Run Mode Clock Gating Control Register 2	292
0x110	SCGC0	R/W	0x00000040	Sleep Mode Clock Gating Control Register 0	275
0x114	SCGC1	R/W	0x00000000	Sleep Mode Clock Gating Control Register 1	284
0x118	SCGC2	R/W	0x00000000	Sleep Mode Clock Gating Control Register 2	295
0x120	DCGC0	R/W	0x00000040	Deep Sleep Mode Clock Gating Control Register 0	278
0x124	DCGC1	R/W	0x00000000	Deep-Sleep Mode Clock Gating Control Register 1	288
0x128	DCGC2	R/W	0x00000000	Deep Sleep Mode Clock Gating Control Register 2	298

Table 5-8. System Control Register Map (continued)
Offset	Name	Туре	Reset	Description	See page
0x150	PIOSCCAL	R/W	0x0000.0000	Precision Internal Oscillator Calibration	243
0x170	I2SMCLKCFG	R/W	0x0000.0000	I2S MCLK Configuration	244
0x190	DC9	RO	0x00FF.00FF	Device Capabilities 9 ADC Digital Comparators	269
0x1A0	NVMSTAT	RO	0x0000.0001	Non-Volatile Memory Information	271

Table 5-8. System Control Register Map (continued)

## 5.5 Register Descriptions

All addresses given are relative to the System Control base address of 0x400F.E000.

## Register 1: Device Identification 0 (DID0), offset 0x000

This register identifies the version of the microcontroller. Each microcontroller is uniquely identified by the combined values of the CLASS field in the **DID0** register and the PARTNO field in the **DID1** register.

	t 0x000 RO, reset													10		
Г	31	30	29	28	27	26	25	24	23	22 I	21 1	20	19	18	17	16 I
l	reserved RO	RO	VER RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	ASS RO	RO	RO	RO
ype eset	0	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1			MA	JOR	1				1	1	MIN	IOR			1
ype eset	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -
в	it/Field		Nam	ne	T۱	/pe	Reset	Des	cription							
	31		reserv	ved	F	RO	0	com	patibility	with fut	rely on t ure prod read-mod	ucts, the	value of	a reserv		
	30:28		VEF	२	F	RO	0x1	DID	0 Versio	n						
								is nı	umeric. 7		e of the ved):					
								Valu	ue Desc	ription						
								0x1	Seco	ond versi	ion of the	e DID0 re	egister fo	rmat.		
	27:24		reser	ved	F	RO	0x0	com	patibility	with fut	rely on t ure prod read-mod	ucts, the	value of	a reserv		
	23:16		CLAS	SS	F	RO	0x04	Dev	ice Clas	s						
								sets The fab   <sup>MAJ</sup> The	are gen CLASS f process OR or MI	erated fo field valu (for exal NOR field the CLA	e identifi or all mic ie is chai mple, a r ds require LSS field	crocontro nged for emap or edifferen	llers in a new proo shrink), tiation fro	particul duct lines or any c om prior	ar produ s, for cha ase whe microcor	ct line anges re the ntrolle
								Valu	ue Desc	ription						
									4 Stella							

Bit/Field	Name	Туре	Reset	Description
15:8	MAJOR	RO	-	Major Revision This field specifies the major revision number of the microcontroller. The major revision reflects changes to base layers of the design. The major revision number is indicated in the part number as a letter (A for first revision, B for second, and so on). This field is encoded as follows:
				Value Description
				0x0 Revision A (initial device)
				0x1 Revision B (first base layer revision)
				0x2 Revision C (second base layer revision)
				and so on.
7:0	MINOR	RO	-	Minor Revision
				This field specifies the minor revision number of the microcontroller. The minor revision reflects changes to the metal layers of the design. The MINOR field value is reset when the MAJOR field is changed. This field is numeric and is encoded as follows:
				Value Description
				0x0 Initial device, or a major revision update.
				0x1 First metal layer change.
				0x2 Second metal layer change.
				and so on.

Brown-Out Reset Control (PBORCTL)

## Register 2: Brown-Out Reset Control (PBORCTL), offset 0x030

This register is responsible for controlling reset conditions after initial power-on reset.

Offse	0x400F.E t 0x030 R/W, rese		0.7FFD	-	-											
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Γ		T	1	1		1 1	rese	erved	ſ	1	I	1	1	T	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei	0	0	0	0	0	0	U	0	0	0	0	0	0	0	0	0
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•		•	•			reser	rved	 I		•		I		BORIOR	reserved
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0
Resei	0	0	0	0	0	0	U	0	0	0	0	0	0	0	0	0
B	iit/Field 31:2		Nan reser	ved	Ty R	0	Reset 0	Soft com pres	cription ware sho patibility served ac	with futu cross a r	ure produ ead-mod	ucts, the	value of	a reser	•	
	1		BORI	OR	R/	W	0	BOF	R Interrup	ot or Res	set					
								Val	ue Desc	ription						
								0		own Out rupt cont		auses ar	interrup	ot to be g	generate	d to the
								1	A Bro	own Out	Event ca	auses a	reset of t	the micro	ocontroll	er.
	0		reser	ved	R	0	0	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reser	•	

## Register 3: Raw Interrupt Status (RIS), offset 0x050

This register indicates the status for system control raw interrupts. An interrupt is sent to the interrupt controller if the corresponding bit in the **Interrupt Mask Control (IMC)** register is set. Writing a 1 to the corresponding bit in the **Masked Interrupt Status and Clear (MISC)** register clears an interrupt status bit.

	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	· .	•			reser	ved	1	I			1	•	•
ype RO eset 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	14	10	reserved	r	10	1 1	T	JSBPLLLRIS	PLLLRIS	0		rved	<u> </u>	BORRIS	reserv
ype RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
eset 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Field		Nam	ne	Тур	е	Reset	Desc	ription							
31:9		reser	ved	RC	)	0x0000.00	comp	oatibility		re produ	ucts, the	value of	a reser	t. To prov ved bit sł	
8		MOSCPI	UPRIS	RC	)	0			er Up Rav		•				
							Valu	e Desc	ription						
							1	Suffic frequ	cient time	•				ach the ex indicated	•
							0	Suffic			t passed	for the I	MOSC t	o reach t	he
							This regis		ared by	writing a	a 1 to the	MOSCPI	UPMIS k	oit in the	MISC
7		USBPLI	LRIS	RC	)	0	USB	PLL Lo	ck Raw I	nterrupt	Status				
							Valu	e Desc	ription						
							1		JSB PLL has pass					ing that s	ufficie
							0	The l	JSB PLL	timer h	as not re	ached T	READY		
								bit is cle						bit in the	MISC
6		PLLL	RIS	RC	)	0	This regis	bit is cle ter.		writing a	a 1 to the			bit in the	MISC
6		PLLL	RIS	RC	)	0	This regis PLL	bit is cle ter.	eared by	writing a	a 1 to the			bit in the	MISC
6		PLLL	RIS	RC	)	0	This regis PLL	bit is cle ter. Lock Ra e Desc The F	ared by w Interru	writing a ıpt Statu has rea	a 1 to the is ched T <sub>RI</sub>	USBPLI	LLMIS K	bit in the	

Raw Interrupt Status (RIS) Base 0x400F.E000

Bit/Field	Name	Туре	Reset	Description
5:2	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	BORRIS	RO	0	Brown-Out Reset Raw Interrupt Status
				<ul> <li>Value Description</li> <li>1 A brown-out condition is currently active.</li> <li>0 A brown-out condition is not currently active.</li> <li>Note the BORIOR bit in the <b>PBORCTL</b> register must be cleared to cause an interrupt due to a Brown Out Event.</li> <li>This bit is cleared by writing a 1 to the BORMIS bit in the <b>MISC</b> register.</li> </ul>
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

## Register 4: Interrupt Mask Control (IMC), offset 0x054

This register contains the mask bits for system control raw interrupts. A raw interrupt, indicated by a bit being set in the **Raw Interrupt Status (RIS)** register, is sent to the interrupt controller if the corresponding bit in this register is set.

Base Offse	rupt Ma 0x400F.E t 0x054 R/W, rese	000	ontrol (IN 0.0000	1C)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•					rese	rved					•	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
reser	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	13	14	1	reserved		10	-1 - 1	MOSCPUPIM	, USBPLLLIM	PLLLIM	5	1	rved	1	BORIM	reserved
Туре	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	R/W	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
в	it/Field		Nan	ne	Ty	ne	Reset	Des	cription							
D			, i tun		, y		Reber									
	31:9		reser	ved	R	0	0x0000.00	com	patibility	ould not r with futu cross a re	ire prod	ucts, the	value of	a reser		vide hould be
	8		MOSCF	PUPIM	R/	W	0	MO	SC Powe	er Up Inte	errupt M	ask				
								Valı	ue Desc	ription						
								1		terrupt is			•		hen the	
								0		PUPRIS			0		Instan	t to the
								0		MOSCPUE Tupt contr		enuptis	suppres	seu ano	i not sen	
	7		USBPL	LLIM	R/	W	0	USE	3 PLL Lo	ck Interru	upt Mas	k				
								Valu	ue Desc	ription						
								1		terrupt is					/hen the	
								0		USBPLLI Tupt contr		errupt is	suppres	sed and	l not sen	t to the
	6		PLLL	IM	R/	W	0	PLL	Lock In	errupt M	ask					
								Valu	ue Desc	ription						
								1		terrupt is the <b>RIS</b>			rupt conti	roller wh	ien the P	LLLRIS
								0		PLLLRIS		pt is sup	pressed	and not	sent to t	he
	5:2		reser	ved	R	0	0x0	com	patibility	ould not r with futu cross a re	ire prod	ucts, the	value of	a reser		vide hould be

Bit/Field	Name	Туре	Reset	Description
1	BORIM	R/W	0	Brown-Out Reset Interrupt Mask
				Value Description
				1 An interrupt is sent to the interrupt controller when the BORRIS bit in the <b>RIS</b> register is set.
				0 The BORRIS interrupt is suppressed and not sent to the interrupt controller.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

## Register 5: Masked Interrupt Status and Clear (MISC), offset 0x058

On a read, this register gives the current masked status value of the corresponding interrupt in the **Raw Interrupt Status (RIS)** register. All of the bits are R/W1C, thus writing a 1 to a bit clears the corresponding raw interrupt bit in the **RIS** register (see page 221).

Offset	0x400F.E 0x058 R/W1C, r		0000.0000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'					•		rese	rved			•		1	•	1
/pe	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
set	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	reserved		•	•	MOSCPUPMIS	USBPLLLMIS	PLLLMIS		rese	erved	•	BORMIS	reserve
/pe	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C	R/W1C	RO	RO	RO	RO	R/W1C	RO
set	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:9		reserv	ved	R	0	0x0000.0	com	patibility		ire prod	ucts, the	value of	a reser	it. To prov ved bit sl	
	8		MOSCPL	JPMIS	R/V	V1C	0	MO	SC Pow	er Up Ma	sked Int	errupt S	tatus			
								Val	ue Desc	ription						
								1		aled beca					nterrupt w or the MO	
										ng a 1 to <b>RIS</b> regist		clears it	and also	the MOS	SCPUPRI	s bit ir
								0		n read, a /IOSC PL			sufficien	t time ha	as not pa	ssed fo
									A wr	ite of 0 h	as no ef	fect on tl	he state	of this b	oit.	
	7		USBPLL	LMIS	R/V	V1C	0	USE	3 PLL Lo	ck Mask	ed Interi	upt Stat	us			
								Val	ue Desc	ription						
								1	Whe	n read, a aled beca					nterrupt w	
										ng a 1 to <b>RIS</b> regist		clears it	and also	the USI	BPLLLRI	s bit ir
								0		n read, a JSB PLL		tes that	sufficien	t time ha	as not pa	ssed fo
									A wr	ite of 0 h	as no ef	fect on tl	he state	of this b	oit.	

Masked Interrupt Status and Clear (MISC)

Bit/Field	Name	Туре	Reset	Description
6	PLLLMIS	R/W1C	0	PLL Lock Masked Interrupt Status
				Value Description
				1 When read, a 1 indicates that an unmasked interrupt was signaled because sufficient time has passed for the PLL to lock.
				Writing a 1 to this bit clears it and also the PLLLRIS bit in the <b>RIS</b> register.
				0 When read, a 0 indicates that sufficient time has not passed for the PLL to lock.
				A write of 0 has no effect on the state of this bit.
5:2	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	BORMIS	R/W1C	0	BOR Masked Interrupt Status
				Value Description
				1 When read, a 1 indicates that an unmasked interrupt was signaled because of a brown-out condition.
				Writing a 1 to this bit clears it and also the BORRIS bit in the <b>RIS</b> register.
				0 When read, a 0 indicates that a brown-out condition has not occurred.
				A write of 0 has no effect on the state of this bit.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

## Register 6: Reset Cause (RESC), offset 0x05C

This register is set with the reset cause after reset. The bits in this register are sticky and maintain their state across multiple reset sequences, except when a power- on reset or an external reset is the cause, in which case, all bits other than POR or EXT in the **RESC** register are cleared.

Base Offse	0x400F.E t 0x05C R/W, rese	000	00)													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1	1				reserved		1	1	1			1	MOSCFAIL
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W -
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	•	rese	rved		1		1	WDT1	SW	WDT0	BOR	POR	EXT
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W -	R/W -	R/W -	R/W -	R/W -	R/W
В	Bit/Field		Nan	ne	Ту	ре	Reset	Desc	cription							
	31:17		reser	ved	R	0	0x000	com	patibility	with fut	ure produ	ucts, the	of a resevence of a resevence value of operation	a reserv		vide hould be
	16		MOSC	FAIL	R/	W	-	MOS	SC Failu	re Rese	t					
								Valu	le Desc	ription						
								1		,-			hat the Mo generati			
								0					hat a MC revious p			not
									Writi	ng a 0 to	this bit o	clears it.				
	15:6		reser	ved	R	0	0x00	com	patibility	with fut	ure produ	ucts, the	of a reso value of operatio	a reserv		vide hould be
	5		WD.	T1	R/	W	-	Wate	chdog T	imer 1 R	eset					
								Valu	ie Desc	ription						
								1			his bit in d a rese		hat Wato	hdog Tir	mer 1 tir	ned out
								0	gene	rated a		ce the p	hat Wato revious p	•		as not

Reset Cause (RESC)

Bit/Field	Name	Туре	Reset	Description
4	SW	R/W	-	Software Reset
				Value Description
				1 When read, this bit indicates that a software reset has caused a reset event.
				0 When read, this bit indicates that a software reset has not generated a reset since the previous power-on reset.
				Writing a 0 to this bit clears it.
3	WDT0	R/W	-	Watchdog Timer 0 Reset
				Value Description
				1 When read, this bit indicates that Watchdog Timer 0 timed out and generated a reset.
				0 When read, this bit indicates that Watchdog Timer 0 has not generated a reset since the previous power-on reset.
				Writing a 0 to this bit clears it.
2	BOR	R/W	-	Brown-Out Reset
				Value Description
				1 When read, this bit indicates that a brown-out reset has caused a reset event.
				0 When read, this bit indicates that a brown-out reset has not generated a reset since the previous power-on reset.
				Writing a 0 to this bit clears it.
1	POR	R/W	-	Power-On Reset
				Value Description
				<ul> <li>When read, this bit indicates that a power-on reset has caused a reset event.</li> </ul>
				0 When read, this bit indicates that a power-on reset has not generated a reset.
				Writing a 0 to this bit clears it.
0	EXT	R/W	-	External Reset
				Value Description
				1 When read, this bit indicates that an external reset (RST assertion) has caused a reset event.
				0 When read, this bit indicates that an external reset (RST assertion) has not caused a reset event since the previous power-on reset.
				Writing a 0 to this bit clears it.

## Register 7: Run-Mode Clock Configuration (RCC), offset 0x060

The bits in this register configure the system clock and oscillators.

# Important: Write the RCC register prior to writing the RCC2 register. If a subsequent write to the RCC register is required, include another register access after writing the RCC register and before writing the RCC2 register.

Base Offse	0x400F.E t 0x060		-	ation (F	RCC)											
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I	rese	rved	1	ACG		SYS	DIV	1	USESYSDIV	reserved	USEPWMDIV		PWMDIV	I	reserved
Type Reset	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0	RO 0	R/W 0	R/W 1	R/W 1	R/W 1	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rese	rved	PWRDN	reserved	BYPASS			XTAL	1	•	OSC	SRC	res	erved	IOSCDIS	MOSCDIS
Type Reset	RO 0	RO 0	R/W 1	RO 1	R/W 1	R/W 0	R/W 1	R/W 0	R/W 1	R/W 1	R/W 0	R/W 1	RO 0	RO 0	R/W 0	R/W 1
В	it/Field		Nam	ne	Ту	ре	Reset	t Description								
	31:28		reserved RO					Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
	27		AC		R/		<ul> <li>Auto Clock Gating         This bit specifies whether the system uses the Gating Control (SCGCn) registers and Dee Gating Control (DCGCn) registers if the miclor Deep-Sleep mode (respectively).     </li> <li>Value Description         The SCGCn or DCGCn registers are distributed to the peripherals when the sleep mode. The SCGCn and DCGC peripherals to consume less power win a sleep mode.         The Run-Mode Clock Gating Control used when the microcontroller enter.         The RCGCn registers are always used to comode.         </li> </ul>					d Deep ne micro rs are u hen the DCGCu ower wh Contro enters	D-Sleep-I coontrolle used to ca e microco n register nen the m ol (RCGC a sleep r	Mode CI er enters ontrol the ontroller 's allow i nicrocont (n) regis node.	ock a Sleep e clocks is in a unused roller is ters are	
	26:23	SYSDIV R/W				0xF	System Clock Divisor Specifies which divisor is used to generate the sys the PLL output or the oscillator source (depending bit in this register is configured). See Table 5-5 on encodings. If the SYSDIV value is less than MINSYSDIV (see PLL is being used, then the MINSYSDIV value is If the PLL is not being used, the SYSDIV value can MINSYSDIV.					iding on l 5 on pag (see pag e is used	on how the BYPASS page 210 for bit page 249), and the sed as the divisor.			

Bit/Field	Name	Туре	Reset	Description
22	USESYSDIV	R/W	0	Enable System Clock Divider
				Value Description
				1 The system clock divider is the source for the system clock. The system clock divider is forced to be used when the PLL is selected as the source.
				If the USERCC2 bit in the RCC2 register is set, then the SYSDIV2 field in the RCC2 register is used as the system clock divider rather than the SYSDIV field in this register.
				0 The system clock is used undivided.
21	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
20	USEPWMDIV	R/W	0	Enable PWM Clock Divisor
				Value Description
				1 The PWM clock divider is the source for the PWM clock.
				0 The system clock is the source for the PWM clock.
				Note that when the PWM divisor is used, it is applied to the clock for both PWM modules.
19:17	PWMDIV	R/W	0x7	PWM Unit Clock Divisor
				This field specifies the binary divisor used to predivide the system clock down for use as the timing reference for the PWM module. The rising edge of this clock is synchronous with the system clock.
				Value Divisor
				0x0 /2
				0x1 /4
				0x2 /8
				0x3 /16
				0x4 /32
				0x5 /64
				0x6 /64
				0x7 /64 (default)
16:14	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	PWRDN	R/W	1	PLL Power Down
				Value Description
				1 The PLL is powered down. Care must be taken to ensure that another clock source is functioning and that the BYPASS bit is set before setting this bit.
				0 The PLL is operating normally.

Bit/Field	Name	Туре	Reset	Description			
12	reserved	RO	1	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.			
11	BYPASS	R/W	1	PLL Bypass			
				Value Description			
				1 The system clock is derived from the OSC source and divided by the divisor specified by SYSDIV.			
				0 The system clock is the PLL output clock divided by the divisor specified by SYSDIV.			
				See Table 5-5 on page 210 for programming guidelines.			
				<b>Note:</b> The ADC must be clocked from the PLL or directly from a			

**Note:** The ADC must be clocked from the PLL or directly from a 16-MHz clock source to operate properly.

Bit/Field	Name	Туре	Reset	Descrip	otion		
10:6	XTAL	R/W	0x0B	Crystal	Value		
10.0				This field specifies the crystal value attached to the main oscilla encoding for this field is provided below. Depending on the crys the PLL frequency may not be exactly 400 MHz, see Table 26-8 on page 1315 for more information. Frequencies that may be used with the USB interface are indic			
					e. To function within the clockir cation, a crystal of 4, 5, 6, 8, 10		
				Value	Crystal Frequency (MHz) Not Using the PLL	Crystal Frequency (MHz) Using the PLL	
				0x00	1.000 MHz	reserved	
				0x01	1.8432 MHz	reserved	
				0x02	2.000 MHz	reserved	
				0x03	2.4576 MHz	reserved	
				0x04	3.5795	45 MHz	
				0x05	3.686	4 MHz	
				0x06	4 MHz	z (USB)	
				0x07	4.096	6 MHz	
				0x08	4.915	2 MHz	
				0x09	5 MHz	z (USB)	
				0x0A	5.12	MHz	
				0x0B	6 MHz (rese	t value)(USB)	
				0x0C	6.144	4 MHz	
				0x0D	7.372	8 MHz	
				0x0E	8 MHz	z (USB)	
				0x0F	8.192	2 MHz	
				0x10	10.0 Mł	Hz (USB)	
				0x11	12.0 Mł	Hz (USB)	
				0x12	12.28	8 MHz	
				0x13	13.50	6 MHz	
				0x14	14.318	18 MHz	
				0x15	16.0 Mł	Hz (USB)	
				0x16	16.38	4 MHz	

Bit/Field	Name	Туре	Reset	Description
5:4	OSCSRC	R/W	0x1	Oscillator Source Selects the input source for the OSC. The values are:
				ValueInput Source0x0MOSC Main oscillator0x1PIOSC Precision internal oscillator (default)0x2PIOSC/4 
				For additional oscillator sources, see the RCC2 register.
3:2	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	IOSCDIS	R/W	0	<ul> <li>Precision Internal Oscillator Disable</li> <li>Value Description</li> <li>1 The precision internal oscillator (PIOSC) is disabled.</li> <li>0 The precision internal oscillator is enabled.</li> </ul>
0	MOSCDIS	R/W	1	<ul> <li>Main Oscillator Disable</li> <li>Value Description</li> <li>1 The main oscillator is disabled (default).</li> <li>0 The main oscillator is enabled.</li> </ul>

## Register 8: XTAL to PLL Translation (PLLCFG), offset 0x064

This register provides a means of translating external crystal frequencies into the appropriate PLL settings. This register is initialized during the reset sequence and updated anytime that the XTAL field changes in the **Run-Mode Clock Configuration (RCC)** register (see page 229).

The PLL frequency is calculated using the PLLCFG field values, as follows:

PLLFreq = OSCFreq \* F / (R + 1)

#### XTAL to PLL Translation (PLLCFG)

Base 0x400F.E000 Offset 0x064 Type RO, reset -

Type	RO, lese	ι-														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1 1		 		1	rese	rved	1	T	1	1	r	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	resei	rved			r – – – – –		F	r	г 1	1	r		1	R		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	-	-	-	-	-	-	-	-	-	-	-	-	-	-
E	Bit/Field		Name Type		Reset	Des	scription									
	31:14	31:14 reserved		ved	RO 0x0000.0		con	tware sho npatibility served a	with fut	ure prod	ucts, the	value of	a reserv	•		
	13:5		F		R	0	-		F Value s field sp		ne value	supplied	to the P	'LL's F in	iput.	
	4:0		R		R	0	-	PLL	. R Value	•						

This field specifies the value supplied to the PLL's R input.

July 03, 2014

### Register 9: GPIO High-Performance Bus Control (GPIOHBCTL), offset 0x06C

This register controls which internal bus is used to access each GPIO port. When a bit is clear, the corresponding GPIO port is accessed across the legacy Advanced Peripheral Bus (APB) bus and through the APB memory aperture. When a bit is set, the corresponding port is accessed across the Advanced High-Performance Bus (AHB) bus and through the AHB memory aperture. Each GPIO port can be individually configured to use AHB or APB, but may be accessed only through one aperture. The AHB bus provides better back-to-back access performance than the APB bus. The address aperture in the memory map changes for the ports that are enabled for AHB access (see Table 8-7 on page 415).

		set 0x000														
Г	31	30	29	28	27	26	25	24	23 I rved	22	21	20	19 I	18 I	17	16
pe	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
set	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•	reserved				PORTJ	PORTH	PORTG	PORTF	PORTE	PORTD	PORTC	PORTB	PORT
pe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/Field			Nar	ne	Ту	ре	Reset	Des	Description							
	31:9		reser	ved	R	0	0x0000.0	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.							
8			PORTJ R/W		0		Port J Advanced High-Performance Bus This bit defines the memory aperture for Port J.									
								Val	ue Desc	ription						
								1	Adva	inced Hig	gh-Perfo	rmance	Bus (AH	B)		
								0	Adva	inced Pe	eripheral	Bus (AP	B). This	bus is th	e legacy	/ bus.
	7		POR	TH	R/	W	0	Port H Advanced High-Performance Bus								
								This	This bit defines the memory aperture for Port H.							
								Val	ue Desc	ription						
								1 Advanced High-Performance Bus (AHB)								
								0	Adva	inced Pe	ripheral	Bus (AP	B). This	bus is th	e legacy	/ bus.
	6		POR	TG	R/	W	0	Por	G Adva	nced Hig	gh-Perfo	rmance	Bus			
								This	bit defir	nes the n	nemory a	aperture	for Port	G.		
								Val	ue Desc	ription						
								1	Adva	inced Hig	gh-Perfo	rmance	Bus (AH	B)		
								0	Adva	inced Pe	ripheral	Bus (AP	B). This	bus is th	e legacy	/ bus.

GPIO High-Performance Bus Control (GPIOHBCTL)

Base 0x400F.E000 Offset 0x06C

Bit/Field	Name	Туре	Reset	Description
5	PORTF	R/W	0	Port F Advanced High-Performance Bus This bit defines the memory aperture for Port F.
				Value Description
				1 Advanced High-Performance Bus (AHB)
				0 Advanced Peripheral Bus (APB). This bus is the legacy bus.
4	PORTE	R/W	0	Port E Advanced High-Performance Bus
				This bit defines the memory aperture for Port E.
				Value Description
				1 Advanced High-Performance Bus (AHB)
				0 Advanced Peripheral Bus (APB). This bus is the legacy bus.
3	PORTD	R/W	0	Port D Advanced High-Performance Bus
				This bit defines the memory aperture for Port D.
				Value Description
				1 Advanced High-Performance Bus (AHB)
				0 Advanced Peripheral Bus (APB). This bus is the legacy bus.
2	PORTC	R/W	0	Port C Advanced High-Performance Bus
				This bit defines the memory aperture for Port C.
				Value Description
				1 Advanced High-Performance Bus (AHB)
				0 Advanced Peripheral Bus (APB). This bus is the legacy bus.
1	PORTB	R/W	0	Port B Advanced High-Performance Bus
				This bit defines the memory aperture for Port B.
				Value Description
				1 Advanced High-Performance Bus (AHB)
				0 Advanced Peripheral Bus (APB). This bus is the legacy bus.
0	PORTA	R/W	0	Port A Advanced High-Performance Bus
				This bit defines the memory aperture for Port A.
				Value Description
				1 Advanced High-Performance Bus (AHB)
				0 Advanced Peripheral Bus (APB). This bus is the legacy bus.

### Register 10: Run-Mode Clock Configuration 2 (RCC2), offset 0x070

This register overrides the **RCC** equivalent register fields, as shown in Table 5-9, when the USERCC2 bit is set, allowing the extended capabilities of the **RCC2** register to be used while also providing a means to be backward-compatible to previous parts. Each **RCC2** field that supersedes an **RCC** field is located at the same LSB bit position; however, some **RCC2** fields are larger than the corresponding **RCC** field.

#### Table 5-9. RCC2 Fields that Override RCC Fields

RCC2 Field	Overrides RCC Field
SYSDIV2, bits[28:23]	SYSDIV, bits[26:23]
PWRDN2, bit[13]	PWRDN, bit[13]
BYPASS2, bit[11]	BYPASS, bit[11]
OSCSRC2, bits[6:4]	OSCSRC, bits[5:4]

# Important: Write the RCC register prior to writing the RCC2 register. If a subsequent write to the RCC register is required, include another register access after writing the RCC register and before writing the RCC2 register.

Run-Mode Clock Configuration 2 (RCC2)

Base 0x400F.E000 Offset 0x070

Type R/W, reset 0x07C0.6810

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	USERCC2	DIV400	reserved			SYS	DIV2			SYSDIV2LSB			rese	rved		
Туре	R/W	R/W	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	USBPWRDN	PWRDN2	reserved	BYPASS2		rese				OSCSRC2	2		rese	rved	
Type Reset	RO 0	R/W 1	R/W 1	RO 0	R/W 1	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 1	RO 0	RO 0	RO 0	RO 0
Resei	0	I	1	0	I	U	0	0	U	0	0	1	0	0	U	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Desc	cription							
	31		USER	CC2	R/	W	0	Use	RCC2							
								Valu	ie Des	cription						
								1	The	RCC2 re	gister fie	elds over	ride the I	RCC reg	ister fiel	ds.
								0	The igno	RCC regi red.	ister fiel	ds are us	sed, and	the field	s in <b>RC(</b>	<b>2</b> are
	30		DIV4	00	R/	w	0	Divid	le PLL	as 400 M	Hz vs. 2	200 MHz				
								This choid		ng with th	e sysd	IV2LSB	bit, allow	s additic	onal freq	uency
								Valu	ie Des	cription						
								1	7 bit	end the s divisor u on page 2	sing the					reate a
								0		SYSDIV2 ut. See Ta				•		

Bit/Field	Name	Туре	Reset	Description
29	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28:23	SYSDIV2	R/W	0x0F	System Clock Divisor 2
				Specifies which divisor is used to generate the system clock from either the PLL output or the oscillator source (depending on how the BYPASS2 bit is configured). SYSDIV2 is used for the divisor when both the USESYSDIV bit in the <b>RCC</b> register and the USERCC2 bit in this register are set. See Table 5-6 on page 210 for programming guidelines.
22	SYSDIV2LSB	R/W	1	Additional LSB for SYSDIV2
				When DIV400 is set, this bit becomes the LSB of SYSDIV2. If DIV400 is clear, this bit is not used. See Table 5-6 on page 210 for programming guidelines.
				This bit can only be set or cleared when DIV400 is set.
21:15	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	USBPWRDN	R/W	1	Power-Down USB PLL
				Value Description
				1 The USB PLL is powered down.
				0 The USB PLL operates normally.
13	PWRDN2	R/W	1	Power-Down PLL 2
				Value Description
				1 The PLL is powered down.
				0 The PLL operates normally.
12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	BYPASS2	R/W	1	PLL Bypass 2
				Value Description
				1 The system clock is derived from the OSC source and divided by the divisor specified by SYSDIV2.
				0 The system clock is the PLL output clock divided by the divisor specified by SYSDIV2.
				See Table 5-6 on page 210 for programming guidelines.
				Note:The ADC must be clocked from the PLL or directly from a 16-MHz clock source to operate properly.
10:7	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
6:4	OSCSRC2	R/W	0x1	Oscillator Source 2 Selects the input source for the OSC. The values are:
				Value Description
				0x0 MOSC
				Main oscillator
				0x1 PIOSC
				Precision internal oscillator
				0x2 PIOSC/4
				Precision internal oscillator / 4
				0x3 30 kHz
				30-kHz internal oscillator
				0x4-0x7 Reserved
3:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

## Register 11: Main Oscillator Control (MOSCCTL), offset 0x07C

This register provides the ability to enable the MOSC clock verification circuit. When enabled, this circuit monitors the frequency of the MOSC to verify that the oscillator is operating within specified limits. If the clock goes invalid after being enabled, the microcontroller issues a power-on reset and reboots to the NMI handler.

Offse	0x400F.I et 0x07C R/W, res		00.000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	, , , , , , , , , , , , , , , , , , ,		1 1	rese	erved	ſ	r	1	l I	I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	, , , , , , , , , , , , , , , , , , ,		1 1	reserved	1		1	1	1	<b></b>	1	CVAL
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0
	Bit/Field	Ū	Nan		Ту	-	Reset		cription	C	Ū	Ū	Ū	Ū	Ū	Ū
	31:1		reser	ved	R	O I	0x0000.00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	vide nould be
	0		CVA	AL.	R/	W	0	Cloo	ck Valida	tion for <b>I</b>	NOSC					
								Val	ue Desc	ription						
								1	The I	MOSC n	nonitor c	ircuit is e	nabled.			
								0	The I	MOSC m	nonitor c	ircuit is d	isabled.			

Main Oscillator Control (MOSCCTL) Base 0x400F.E000 Offset 0x07C

## Register 12: Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144

This register provides configuration information for the hardware control of Deep Sleep Mode.

Offse	0x400F.E et 0x144 R/W, rese		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[	ľ	reserved	1			DSDI	VORIDE				I	1	reserved		Í	1
<b>І</b> Туре	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0
г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			-	-	reserved				1	ſ	DSOSCSR	C		rese	erved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0
В	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:29		reser	ved	R	C	0x0	com	patibility	with fut	ure prod	ucts, the	of a reso value of operatio	a reserv		
	28:23		DSDIVC	RIDE	R/	W	0x0F	Divi	der Field	Overrid	е					
								disa the regis	bled. Th	is 6-bit fi field in tl ig Deep	ield cont ne <b>RCC</b> Sleep. T	ains a sy register (	the PLL vstem div or the SY er is appli	vi <b>der field</b> SDIV2 f	d that ov ield in th	errides e <b>RCC2</b>
								Valu	ue Desc	ription						
								0x0	/1							
								0x1	/2							
								0x2	/3							
								0x3	/4							
								0x3	F /64							
	22:7		reser	ved	R	С	0x000	com	patibility	with fut	ure prod	ucts, the	of a rese value of	a reserv		

preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
6:4	DSOSCSRC	R/W	0x0	Clock Source Specifies the clock source during Deep-Sleep mode.
				Value Description 0x0 MOSC Use the main oscillator as the source.
				<b>Note:</b> If the PIOSC is being used as the clock reference for the PLL, the PIOSC is the clock source instead of MOSC in Deep-Sleep mode.
				0x1 PIOSC
				Use the precision internal 16-MHz oscillator as the source.
				0x2 Reserved
				0x3 30 kHz
				Use the 30-kHz internal oscillator as the source.
				0x4-0x7 Reserved
3:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

## Register 13: Precision Internal Oscillator Calibration (PIOSCCAL), offset 0x150

This register provides the ability to update or recalibrate the precision internal oscillator.

Precision Internal Oscillator Calibration (PIOSCCAL)

Base 0x400F.E000

Offset 0x150 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	UTEN						1	1	reserved		1				1	
Type Reset	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
I	15	14	13	12 reserved	11	10	9	8 UPDATE	7 reserved	6	5	4	3 UT	2	1	0
Туре	RO	RO	RO	RO	RO	RO	RO	R/W	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam		Ту		Reset		cription							
	31		UTE	N	R/	W	0	Use	User Tri	m Value	<b>!</b>					
								Valu	ue Desc	ription						
								1		rim value operatior	e in bits[6 n.	6:0] of this	s registe	r are use	d for any	update
								0	The f	actory ca	alibration	value is	used for	an updat	e trim op	eration.
	30:9		reserved RO 0x0000 Software should not rely on the value of compatibility with future products, the val preserved across a read-modify-write op					value of	a reserv							
	8		UPDA	TE	R/	W	0	Upd	ate Trim							
								Valu	ue Desc	ription						
								1	Upda	ites the l	PIOSC tr	im value	with the	UT bit. L	Jsed with	I UTEN.
								0	No a	ction.						
								This	s bit is au	to-cleare	ed after t	he upda	te.			
	7		reserv	ved	R	0	0	com	ware sho patibility served ac	with fut	ure produ	ucts, the	value of	a reserv		
	6:0		UT		R/	W	0x0	Use	r Trim Va	alue						
								Use	r trim val	ue that	can be lo	aded int	to the Pl	OSC.		
									er to "Ma rmation o					on page	212 for	more

## Register 14: I<sup>2</sup>S MCLK Configuration (I2SMCLKCFG), offset 0x170

This register configures the receive and transmit fractional clock dividers for the for the  $l^2S$  master transmit and receive clocks (I2S0TXMCLK and I2S0RXMCLK). Varying the integer and fractional inputs for the clocks allows greater accuracy in hitting the target  $l^2S$  clock frequencies. Refer to "Clock Control" on page 833 for combinations of the TXI and TXF bits and the RXI and RXF bits that provide MCLK frequencies within acceptable error limits.

Base Offse	0x400F. t 0x170	E000 et 0x0000.		201101												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	RXEN	reserved					R	XI	· ·					R	KF	'
Type Reset	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0						
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TXEN	reserved					. т.		 I						KF	
Type Reset	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0						
E	lit/Field		Nam	ne	Тур	be	Reset	Des	cription							
	31		RXE	N	R/	N	0	RX	Clock En	able						
								Val	ue Desc	ription						
								1	The I	<sup>2</sup> S recei	ve clock	generate	or is ena	bled.		
								0	The I	<sup>2</sup> S recei	ve clock	generat	or is disa	abled.		
									regis					nfigurati must be		
	30		reserv	ved	R	C	0	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv		vide nould be
	29:20		RX	I	R/	N	0x0	RX	Clock Int	eger Inp	ut					
								This	field cor	ntains th	e intege	r input fo	r the rec	eive cloo	ck gener	ator.
	19:16		RXI	F	R/	N	0x0	RX	Clock Fra	actional	Input					
								This	field cor	ntains th	e fractio	nal input	for the r	eceive c	lock ger	erator.
	15		TXE	N	R/	N	0	тх (	Clock En	able						
								Valu	ue Desc	ription						
								1	The I	<sup>2</sup> S trans	mit clocł	k genera	tor is ena	abled.		
								0				k genera				
									regis					nfigurati must be		

I2S MCLK Configuration (I2SMCLKCFG)

Bit/Field	Name	Туре	Reset	Description
14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13:4	ТХІ	R/W	0x00	TX Clock Integer Input This field contains the integer input for the transmit clock generator.
3:0	TXF	R/W	0x0	TX Clock Fractional Input This field contains the fractional input for the transmit clock generator.

## Register 15: Device Identification 1 (DID1), offset 0x004

This register identifies the device family, part number, temperature range, pin count, and package type. Each microcontroller is uniquely identified by the combined values of the CLASS field in the **DID0** register and the PARTNO field in the **DID1** register.

Base Offse	i <b>ce Ide</b> r 0x400F.E t 0x004 RO, rese	E000	on 1 (DII	D1)												
г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		VE	ER			F	AM					PAR				
Type Reset	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 1	RO 0	RO 1	RO 0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	l	PINCOUNT				reserved				TEMP	•	PI	<g< th=""><th>ROHS</th><th>QL</th><th>JAL</th></g<>	ROHS	QL	JAL
Type Reset	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO -	RO -	RO -	RO -	RO -	RO 1	RO -	RO -
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:28		VEF	2	R	0	0x1	חוח	1 Versio	n						
	51.20		VLI	<b>`</b>	K	0	UXT	This is nu	field de umeric. 7	fines the	e of the v			sion. The ded as fo		
								Val	ue Desc	ription						
								0x1		ond versi	on of the	e <b>DID1</b> re	egister fo	ormat.		
	27:24		FAN	Л	R	0	0x0	Fam	nily							
			FAM					Lum	ninary Mi		uct portf	olio. The		he device encoded		
								Val	ue Desc	ription						
								0x0		aris famil mal part				is, all de 13S.	vices wi	th
	23:16		PART	NO	R	0	0x6A	Part	Numbe	r						
														ice withir gs are re		
								Val	ue Desc	ription						
									A LM3							
	15:13		PINCO	UNT	R	0	0x2	Pac	kage Pir	n Count						
								This field specifies the number of pins on the device package. The is encoded as follows (all other encodings are reserved):							ne value	
								Val	ue Desc	ription						
								0x2	100-	pin pack	age					

Bit/Field	Name	Туре	Reset	Description
12:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:5	TEMP	RO	-	Temperature Range
				This field specifies the temperature rating of the device. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 Commercial temperature range (0°C to 70°C)
				0x1 Industrial temperature range (-40°C to 85°C)
				0x2 Extended temperature range (-40°C to 105°C)
4:3	PKG	RO	-	Package Type
				This field specifies the package type. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 SOIC package
				0x1 LQFP package
				0x2 BGA package
2	ROHS	RO	1	RoHS-Compliance
				This bit specifies whether the device is RoHS-compliant. A 1 indicates the part is RoHS-compliant.
1:0	QUAL	RO	-	Qualification Status
				This field specifies the qualification status of the device. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 Engineering Sample (unqualified)
				0x1 Pilot Production (unqualified)
				0x2 Fully Qualified

## Register 16: Device Capabilities 0 (DC0), offset 0x008

This register is predefined by the part and can be used to verify features.

Base Offse	ice Cap 0x400F.E t 0x008 RO, rese	E000	s 0 (DC .007F	0)												
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1		1	· ·	SRA	MSZ	1	1	1	1	1	1	·
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[	1	r	I	1	1	r	1 1	FLAS	I SHSZ	I	1	ı	r	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:16		SRAM	ISZ	R	0	0x017F	-	AM Size cates the	e size of	the on-c	hip SRA	M memo	ory.		
								Val 0x0	ue De )17F 96	scription KB of SI						
	15:0		FLASI	HSZ	R	0	0x007F		sh Size cates the	e size of	the on-c	hip flash	memory	1.		
								Val 0x0	ue De 007F 256	scription 6 KB of F						

## Register 17: Device Capabilities 1 (DC1), offset 0x010

This register is predefined by the part and can be used to verify features. If any bit is clear in this register, the module is not present. The corresponding bit in the RCGC0, SCGC0, and DCGC0 registers cannot be set.

Offse	e 0x400F.E et 0x010 RO, rese		·	·												
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		reserved		WDT1	rese	rved	CAN1	CAN0		reserved	-	PWM	rese	rved	ADC1	ADC0
Type Reset	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[		MINS	/SDIV	1	MAXAD	C1SPD	MAXAD	I DC0SPD	MPU	reserved	TEMPSNS	PLL	WDT0	SWO	SWD	JTAG
Type Reset	RO -	RO -	RO -	RO -	RO 1	RO 1	RO 1	RO 1	RO 1	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:29		reser	ved	R	0	0	Software should not rely on the value of a reserved bit. To prov compatibility with future products, the value of a reserved bit sh preserved across a read-modify-write operation.								
	28		WD <sup>-</sup>	T1	R	0	1	Watchdog Timer 1 Present When set, indicates that watchdog timer 1 is present.								
	27:26		reser	ved	R	0	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
	25		CAN	N1	R	0	1			e 1 Presendicates	ent that CAN	unit 1 i	s presen	t.		
	24		CAN	10	R	0	1			e 0 Presendicates t	ent that CAN	unit 0 i	s presen	t.		
	23:21		reser	ved	R	0	0	com	patibility	with fut	rely on th ure produ read-mod	ucts, the	value of	a reserv	•	
	20		PW	М	R	0	1	<ul> <li>preserved across a read-modify-write operation.</li> <li>PWM Module Present</li> <li>When set, indicates that the PWM module is present.</li> </ul>								
	19:18		reser	ved	R	0	0	0 Software should not rely on the value of a reserved bit. To provid compatibility with future products, the value of a reserved bit sho preserved across a read-modify-write operation.								
	17		ADC	C1	R	0	1			e 1 Presendicates	ent that ADC	module	e 1 is pre	sent.		
	16	ADC0 RO			0	1			e 0 Presendicates	ent that ADC	module	e 0 is pre	sent			

Device Capabilities 1 (DC1)

Bit/Field	Name	Туре	Reset	Description
15:12	MINSYSDIV	RO	-	System Clock Divider Minimum 4-bit divider value for system clock. The reset value is hardware-dependent. See the RCC register for how to change the system clock divisor using the SYSDIV bit.
				<ul> <li>Value Description</li> <li>0x1 Specifies an 80-MHz CPU clock with a PLL divider of 2.5.</li> <li>0x2 Specifies a 66.67-MHz CPU clock with a PLL divider of 3.</li> <li>0x3 Specifies a 50-MHz CPU clock with a PLL divider of 4.</li> <li>0x7 Specifies a 25-MHz clock with a PLL divider of 8.</li> </ul>
				0x9 Specifies a 20-MHz clock with a PLL divider of 10.
11:10	MAXADC1SPD	RO	0x3	Max ADC1 Speed This field indicates the maximum rate at which the ADC samples data. Value Description 0x3 1M samples/second
9:8	MAXADC0SPD	RO	0x3	Max ADC0 Speed This field indicates the maximum rate at which the ADC samples data. Value Description 0x3 1M samples/second
7	MPU	RO	1	MPU Present When set, indicates that the Cortex-M3 Memory Protection Unit (MPU) module is present. See the "Cortex-M3 Peripherals" chapter for details on the MPU.
6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	TEMPSNS	RO	1	Temp Sensor Present When set, indicates that the on-chip temperature sensor is present.
4	PLL	RO	1	PLL Present When set, indicates that the on-chip Phase Locked Loop (PLL) is present.
3	WDT0	RO	1	Watchdog Timer 0 Present When set, indicates that watchdog timer 0 is present.
2	SWO	RO	1	SWO Trace Port Present When set, indicates that the Serial Wire Output (SWO) trace port is present.
1	SWD	RO	1	SWD Present When set, indicates that the Serial Wire Debugger (SWD) is present.

Bit/Field	Name	Туре	Reset	Description
0	JTAG	RO	1	JTAG Present
				When set, indicates that the JTAG debugger interface is present.

## Register 18: Device Capabilities 2 (DC2), offset 0x014

This register is predefined by the part and can be used to verify features. If any bit is clear in this register, the module is not present. The corresponding bit in the RCGC0, SCGC0, and DCGC0 registers cannot be set.

Device	Capabilities	2	(DC2)
--------	--------------	---	-------

Base 0x400F.E000 Offset 0x014 Type RO, reset 0x570F.5337

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	EPI0	reserved	I2S0	reserved	COMP2	COMP1	COMP0		rese	reserved		TIMER3	TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 1	RO 0	RO 1	RO 0	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	I2C1	reserved	I2C0	rese	rved	QEI1	QEI0	rese	rved	SSI1	SSI0	reserved	UART2	UART1	UART0
Type Reset	RO 0	RO 1	RO 0	RO 1	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 1	RO 1	RO 0	RO 1	RO 1	RO 1
Bit/Field Name				Ту	pe	Reset	t Description									
	31		reserv	ved	R	0	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.								
	30		EPI	0	R	0	1	EPI Module 0 Present When set, indicates that EPI module 0 is present.								
	29		reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shoul preserved across a read-modify-write operation.													
	28		I2S0 RO 1 I2S Module 0 Present When set, indicates that I2S module 0 is present.													
	27		reserved RO 0 Software should not rely on the value of a reserved bit. To pro- compatibility with future products, the value of a reserved bit sl preserved across a read-modify-write operation.													
	26		COM	P2	R	0	1	Analog Comparator 2 Present When set, indicates that analog comparator 2 is present.								
	25		COM	P1	R	0	1	Analog Comparator 1 Present When set, indicates that analog comparator 1 is present.								
	24		COM	P0	R	0	1	Analog Comparator 0 Present When set, indicates that analog comparator 0 is present.								
	23:20		reserv	ved	R	0	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
	19		TIME	R3	R	0	1	Timer Module 3 Present When set, indicates that General-Purpose Timer module 3 is present.								resent.
	18		TIME	R2	R	0	1	Timer Module 2 Present When set, indicates that General-Purpose Timer module 2 is present.								
Bit/Field	Name	Туре	Reset	Description												
-----------	----------	------	-------	---												
17	TIMER1	RO	1	Timer Module 1 Present When set, indicates that General-Purpose Timer module 1 is present.												
16	TIMER0	RO	1	Timer Module 0 Present When set, indicates that General-Purpose Timer module 0 is present.												
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.												
14	I2C1	RO	1	I2C Module 1 Present When set, indicates that I2C module 1 is present.												
13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.												
12	I2C0	RO	1	I2C Module 0 Present When set, indicates that I2C module 0 is present.												
11:10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.												
9	QEI1	RO	1	QEI Module 1 Present When set, indicates that QEI module 1 is present.												
8	QEI0	RO	1	QEI Module 0 Present When set, indicates that QEI module 0 is present.												
7:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.												
5	SSI1	RO	1	SSI Module 1 Present												
_				When set, indicates that SSI module 1 is present.												
4	SSI0	RO	1	SSI Module 0 Present When set, indicates that SSI module 0 is present.												
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.												
2	UART2	RO	1	UART Module 2 Present When set, indicates that UART module 2 is present.												
1	UART1	RO	1	UART Module 1 Present When set, indicates that UART module 1 is present.												
0	UART0	RO	1	UART Module 0 Present When set, indicates that UART module 0 is present.												

### Register 19: Device Capabilities 3 (DC3), offset 0x018

This register is predefined by the part and can be used to verify features. If any bit is clear in this register, the module is not present. The corresponding bit in the RCGC0, SCGC0, and DCGC0 registers cannot be set.

Type         RO         R		et 0x018 RO, rese	et 0xBFFF	.FFFF													
Type         RO         R		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset1011 <td></td> <td>32KHZ</td> <td>reserved</td> <td>CCP5</td> <td>CCP4</td> <td>CCP3</td> <td>CCP2</td> <td>CCP1</td> <td>CCP0</td> <td>ADC0AIN7</td> <td>ADC0AIN6</td> <td>ADC0AIN5</td> <td>ADC0AIN4</td> <td>ADC0AIN3</td> <td>ADC0AIN2</td> <td>ADC0AIN1</td> <td>ADC0AIN0</td>		32KHZ	reserved	CCP5	CCP4	CCP3	CCP2	CCP1	CCP0	ADC0AIN7	ADC0AIN6	ADC0AIN5	ADC0AIN4	ADC0AIN3	ADC0AIN2	ADC0AIN1	ADC0AIN0
Immediate         Coord         Corpute         Control         Control <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>RO 1</td></t<>																	RO 1
Type         RO         R		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset       1 <th1< th="">       1       <th1< th=""> <th1< th=""></th1<></th1<></th1<>		PWMFAULT	C2O	C2PLUS	C2MINUS	C10	C1PLUS	C1MINUS	C0O	COPLUS	COMINUS	PWM5	PWM4	PWM3	PWM2	PWM1	PWM0
3132KHZRO132KHZ 32KHZRO132KHZ 32KHZIndicates an even CCP pin is present and can be 32-KHz input clock.30reservedRO0Software should not rely on the value of a reserved bit. To pr compatibility with future products, the value of a reserved bit preserved across a read-modify-write operation.29CCP5RO1CCP5 Pin Present When set, indicates that Capture/Compare/PWM pin 5 is pre 																	RO 1
When set, indicates an even CCP pin is present and can be 32-KHz input clock.30reservedRO0Software should not rely on the value of a reserved bit. To pr compatibility with future products, the value of a reserved bit preserved across a read-modify-write operation.29CCP5RO1CCP5 Pin Present 	E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	scription							
30       reserved       RO       0       Software should not rely on the value of a reserved bit. To pr compatibility with future products, the value of a reserved bit preserved across a read-modify-write operation.         29       CCP5       RO       1       CCP5 Pin Present When set, indicates that Capture/Compare/PWM pin 5 is preserved across a read-modify-write operation.         28       CCP4       RO       1       CCP3 Pin Present When set, indicates that Capture/Compare/PWM pin 4 is preserved across a read-modify-write operation.         27       CCP3       RO       1       CCP3 Pin Present When set, indicates that Capture/Compare/PWM pin 3 is preserved across a read-modify-write operation.         26       CCP2       RO       1       CCP3 Pin Present When set, indicates that Capture/Compare/PWM pin 2 is preserved across acros across across acros across across across acr		31		32KI	ΗZ	R	0	1	32K	Hz Input	Clock A	vailable					
compatibility with future products, the value of a reserved bit preserved across a read-modify-write operation.29CCP5RO1CCP5 Pin Present When set, indicates that Capture/Compare/PWM pin 5 is pre28CCP4RO1CCP4 Pin Present When set, indicates that Capture/Compare/PWM pin 4 is pre27CCP3RO1CCP3 Pin Present When set, indicates that Capture/Compare/PWM pin 3 is pre26CCP2RO1CCP2 Pin Present When set, indicates that Capture/Compare/PWM pin 2 is pre25CCP1RO1CCP1 Pin Present When set, indicates that Capture/Compare/PWM pin 1 is pre24CCP0RO1CCP0 Pin Present When set, indicates that Capture/Compare/PWM pin 1 is pre23ADCOAIN7RO1ADC Module 0 AIN7 Pin Present When set, indicates that ADC module 0 input pin 7 is present When set, indicates that ADC module 0 input pin 7 is present When set, indicates that ADC module 0 input pin 6 is present 21ADCOAIN521ADCOAIN5RO1ADC Module 0 AIN5 Pin Present												an even	CCP pin	is prese	ent and c	an be us	ed as a
When set, indicates that Capture/Compare/PWM pin 5 is present When set, indicates that Capture/Compare/PWM pin 4 is present When set, indicates that Capture/Compare/PWM pin 4 is present When set, indicates that Capture/Compare/PWM pin 3 is present When set, indicates that Capture/Compare/PWM pin 3 is present When set, indicates that Capture/Compare/PWM pin 2 is present When set, indicates that Capture/Compare/PWM pin 2 is present When set, indicates that Capture/Compare/PWM pin 2 is present When set, indicates that Capture/Compare/PWM pin 1 is present When set, indicates that Capture/Compare/PWM pin 1 is present When set, indicates that Capture/Compare/PWM pin 0 is present When set, indicates that ADC module 0 input pin 7 is present When set, indicates that ADC module 0 input pin 6 is present When set, indicates that ADC module 0 input pin 6 is present When set, indicates that ADC module 0 input pin 6 is present 2121ADC0AIN5RO1ADC Module 0 AIN5 Pin Present		30		reser	ved	R	0	0	con	npatibility	with futu	ure produ	ucts, the	value of	a reserv		
28CCP4RO1CCP4 Pin Present When set, indicates that Capture/Compare/PWM pin 4 is pre27CCP3RO1CCP3 Pin Present When set, indicates that Capture/Compare/PWM pin 3 is pre26CCP2RO1CCP2 Pin Present When set, indicates that Capture/Compare/PWM pin 2 is pre25CCP1RO1CCP1 Pin Present When set, indicates that Capture/Compare/PWM pin 1 is pre24CCP0RO1CCP0 Pin Present When set, indicates that Capture/Compare/PWM pin 1 is pre23ADC0AIN7RO1ADC Module 0 AIN7 Pin Present When set, indicates that ADC module 0 input pin 7 is present When set, indicates that ADC module 0 input pin 6 is present When set, indicates that ADC module 0 input pin 6 is present When set, indicates that ADC module 0 input pin 6 is present When set, indicates that ADC module 0 input pin 6 is present When set, indicates that ADC module 0 input pin 6 is present When set, indicates that ADC module 0 input pin 6 is present21ADC0AIN5RO1ADC Module 0 AIN5 Pin Present		29		CCF	P5	R	0	1				that Can	turo/Cor	nn ara (D)	1/11 nin 6		t
27CCP3RO1CCP3 Pin Present When set, indicates that Capture/Compare/PWM pin 3 is pre26CCP2RO1CCP2 Pin Present When set, indicates that Capture/Compare/PWM pin 2 is pre25CCP1RO1CCP1 Pin Present When set, indicates that Capture/Compare/PWM pin 1 is pre24CCP0RO1CCP0 Pin Present When set, indicates that Capture/Compare/PWM pin 0 is pre23ADC0AIN7RO1ADC Module 0 AIN7 Pin Present When set, indicates that ADC module 0 input pin 7 is present When set, indicates that ADC module 0 input pin 6 is present When set, indicates that ADC module 0 input pin 6 is present When set, indicates that ADC module 0 input pin 6 is present When set, indicates that ADC module 0 input pin 6 is present 2121ADC0AIN5RO1ADC Module 0 AIN5 Pin Present		28		CCF	P4	R	0	1				пат Сар	lure/Cor	npare/P1	ww.pm.c	o is prese	ent.
When set, indicates that Capture/Compare/PWM pin 3 is present When set, indicates that Capture/Compare/PWM pin 2 is present When set, indicates that Capture/Compare/PWM pin 2 is present When set, indicates that Capture/Compare/PWM pin 1 is present When set, indicates that Capture/Compare/PWM pin 1 is present When set, indicates that Capture/Compare/PWM pin 0 is present When set, indicates that ADC module 0 input pin 7 is present When set, indicates that ADC module 0 input pin 6 is present When set, indicates that ADC module 0 input pin 6 is present 2121ADCOAIN5RO1ADC Module 0 AIN5 Pin Present When set, indicates that ADC module 0 input pin 6 is present When set, indicates that ADC module 0 input pin 6 is present									Wh	en set, in	dicates	that Cap	ture/Cor	npare/P\	VM pin 4	l is prese	ent.
When set, indicates that Capture/Compare/PWM pin 2 is present When set, indicates that Capture/Compare/PWM pin 1 is present When set, indicates that Capture/Compare/PWM pin 1 is present When set, indicates that Capture/Compare/PWM pin 0 is present When set, indicates that ADC module 0 input pin 7 is present When set, indicates that ADC module 0 input pin 6 is present 2121ADC0AIN5RO1ADC Module 0 AIN5 Pin Present		27		CCF	23	R	0	1				that Cap	ture/Cor	npare/P\	VM pin 3	3 is prese	ent.
25CCP1RO1CCP1 Pin Present When set, indicates that Capture/Compare/PWM pin 1 is present When set, indicates that Capture/Compare/PWM pin 0 is present When set, indicates that Capture/Compare/PWM pin 0 is present When set, indicates that Capture/Compare/PWM pin 0 is present When set, indicates that ADC module 0 input pin 7 is present When set, indicates that ADC module 0 input pin 7 is present When set, indicates that ADC module 0 input pin 6 is present ADCOAIN521ADCOAIN5RO1ADC Module 0 AIN5 Pin Present When set, indicates that ADC module 0 input pin 6 is present		26		CCF	2	R	0	1									
When set, indicates that Capture/Compare/PWM pin 1 is present When set, indicates that Capture/Compare/PWM pin 0 is present When set, indicates that Capture/Compare/PWM pin 0 is present ADCOAIN723ADCOAIN7RO1ADC Module 0 AIN7 Pin Present When set, indicates that ADC module 0 input pin 7 is present When set, indicates that ADC module 0 input pin 7 is present When set, indicates that ADC module 0 input pin 6 is present Output Pin 2121ADCOAIN5RO1ADC Module 0 AIN5 Pin Present									Wh	en set, in	dicates	that Cap	ture/Cor	npare/P\	VM pin 2	2 is prese	ent.
When set, indicates that Capture/Compare/PWM pin 0 is present23ADC0AIN7RO1ADC Module 0 AIN7 Pin Present When set, indicates that ADC module 0 input pin 7 is present22ADC0AIN6RO1ADC Module 0 AIN6 Pin Present When set, indicates that ADC module 0 input pin 6 is present21ADC0AIN5RO1ADC Module 0 AIN5 Pin Present		25		CCF	P1	R	0	1				that Cap	ture/Cor	npare/P\	VM pin 1	is prese	ent.
When set, indicates that ADC module 0 input pin 7 is present         22       ADC0AIN6       RO       1       ADC Module 0 AIN6 Pin Present         21       ADC0AIN5       RO       1       ADC Module 0 AIN5 Pin Present		24		CCF	20	R	0	1				that Cap	ture/Cor	npare/P\	VM pin (	) is prese	ent.
When set, indicates that ADC module 0 input pin 6 is present           21         ADC0AIN5         RO         1         ADC Module 0 AIN5 Pin Present		23		ADC04	AIN7	R	0	1						e 0 input	pin 7 is į	oresent.	
		22		ADC04	AIN6	R	0	1						e 0 input	pin 6 is į	oresent.	
		21		ADC04	AIN5	R	0	1						e 0 input	pin 5 is p	present.	

Base 0x400F.E000 Offset 0x018 Type RO, reset 0xBFFF.FFI

Bit/Field	Name	Туре	Reset	Description
20	ADC0AIN4	RO	1	ADC Module 0 AIN4 Pin Present When set, indicates that ADC module 0 input pin 4 is present.
19	ADC0AIN3	RO	1	ADC Module 0 AIN3 Pin Present When set, indicates that ADC module 0 input pin 3 is present.
18	ADC0AIN2	RO	1	ADC Module 0 AIN2 Pin Present When set, indicates that ADC module 0 input pin 2 is present.
17	ADC0AIN1	RO	1	ADC Module 0 AIN1 Pin Present When set, indicates that ADC module 0 input pin 1 is present.
16	ADC0AIN0	RO	1	ADC Module 0 AIN0 Pin Present When set, indicates that ADC module 0 input pin 0 is present.
15	PWMFAULT	RO	1	PWM Fault Pin Present When set, indicates that a PWM Fault pin is present. See DC5 for specific Fault pins on this device.
14	C2O	RO	1	C2o Pin Present When set, indicates that the analog comparator 2 output pin is present.
13	C2PLUS	RO	1	C2+ Pin Present When set, indicates that the analog comparator 2 (+) input pin is present.
12	C2MINUS	RO	1	C2- Pin Present When set, indicates that the analog comparator 2 (-) input pin is present.
11	C10	RO	1	C1o Pin Present When set, indicates that the analog comparator 1 output pin is present.
10	C1PLUS	RO	1	C1+ Pin Present When set, indicates that the analog comparator 1 (+) input pin is present.
9	C1MINUS	RO	1	C1- Pin Present When set, indicates that the analog comparator 1 (-) input pin is present.
8	C0O	RO	1	C0o Pin Present When set, indicates that the analog comparator 0 output pin is present.
7	COPLUS	RO	1	C0+ Pin Present When set, indicates that the analog comparator 0 (+) input pin is present.
6	COMINUS	RO	1	C0- Pin Present When set, indicates that the analog comparator 0 (-) input pin is present.
5	PWM5	RO	1	PWM5 Pin Present When set, indicates that the PWM pin 5 is present.
4	PWM4	RO	1	PWM4 Pin Present When set, indicates that the PWM pin 4 is present.
3	PWM3	RO	1	PWM3 Pin Present When set, indicates that the PWM pin 3 is present.

Bit/Field	Name	Туре	Reset	Description
2	PWM2	RO	1	PWM2 Pin Present When set, indicates that the PWM pin 2 is present.
1	PWM1	RO	1	PWM1 Pin Present When set, indicates that the PWM pin 1 is present.
0	PWM0	RO	1	PWM0 Pin Present When set, indicates that the PWM pin 0 is present.

# Register 20: Device Capabilities 4 (DC4), offset 0x01C

This register is predefined by the part and can be used to verify features. If any bit is clear in this register, the module is not present. The corresponding bit in the RCGC0, SCGC0, and DCGC0 registers cannot be set.

Offse	et 0x01C RO, rese		F1FF													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	EPHY0	reserved	EMAC0		•			reserved					PICAL	rese	erved
Type Reset	RO 0	RO 1	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CCP7	CCP6	UDMA	ROM		reserved	•	GPIOJ	GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31		reserv	ved	R	0	0	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv		
	30		EPH,	Y0	R	0	1		ernet PH en set, in	•			Y layer 0	) is prese	ent.	
	29		reserv	ved	R	0	0	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv		
	28		EMA	C0	R	0	1		ernet MA en set, in				C layer (	) is prese	ent.	
	27:19		reserv	ved	R	0	0	com	oftware should not rely on the value of a reserved bit. To ompatibility with future products, the value of a reserved reserved across a read-modify-write operation.							
	18		PICA	AL.	R	0	1		SC Calib en set, in		that the I	PIOSC c	an be ca	librated.		
	17:16		reserv	ved	R	0	0	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv		
	15		CCF	97	R	0	1		P7 Pin Pi en set, in		that Cap	ture/Con	npare/PV	VM pin 7	is prese	ent.
	14		CCF	26	R	0	1		P6 Pin Pi en set, in		that Cap	ture/Con	npare/PV	VM pin 6	is prese	ent.
	13		UDN	1A	R	0	1		ro-DMA I en set, in			nicro-DN	/A modu	ile prese	ent.	
	12		ROI	И	R	0	1		rnal Cod en set, in			nal code	e ROM is	present		

Device Capabilities 4 (DC4)

Base 0x400F.E000

Bit/Field	Name	Туре	Reset	Description
11:9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	GPIOJ	RO	1	GPIO Port J Present When set, indicates that GPIO Port J is present.
7	GPIOH	RO	1	GPIO Port H Present When set, indicates that GPIO Port H is present.
6	GPIOG	RO	1	GPIO Port G Present When set, indicates that GPIO Port G is present.
5	GPIOF	RO	1	GPIO Port F Present When set, indicates that GPIO Port F is present.
4	GPIOE	RO	1	GPIO Port E Present When set, indicates that GPIO Port E is present.
3	GPIOD	RO	1	GPIO Port D Present When set, indicates that GPIO Port D is present.
2	GPIOC	RO	1	GPIO Port C Present When set, indicates that GPIO Port C is present.
1	GPIOB	RO	1	GPIO Port B Present When set, indicates that GPIO Port B is present.
0	GPIOA	RO	1	GPIO Port A Present When set, indicates that GPIO Port A is present.

# Register 21: Device Capabilities 5 (DC5), offset 0x020

This register is predefined by the part and can be used to verify features. If any bit is clear in this register, the module is not present. The corresponding bit in the RCGC0, SCGC0, and DCGC0 registers cannot be set.

Base Offset	0x400F.E0 0x400F.E0 t 0x020 RO, reset	000		5)												
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1	rese	rved	1	PWMFAULT3	PWMFAULT2	PWMFAULT1	PWMFAULT0	rese	rved	PWMEFLT	PWMESYNC		rese	rved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	erved			•	PWM7	PWM6	PWM5	PWM4	PWM3	PWM2	PWM1	PWM0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
:	31:28		reserv	ved	R	0	0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		
	27		PWMFA	ULT3	R	0	1	PWI	M Fault 3	8 Pin Pre	esent					
								Whe	en set, in	dicates	that the l	PWM Fa	ult 3 pin	is prese	nt.	
	26		PWMFA	ULT2	R	0	1	PWI	M Fault 2	2 Pin Pre	esent					
								Whe	en set, in	dicates	that the l	PWM Fa	ult 2 pin	is prese	nt.	
	25		PWMFA	ULT1	R	0	1		M Fault 1			PWM Fa	ult 1 nin	is prese	ot	
												vvivi i a	uit i piii	is prese	n.	
	24		PWMFA	ULT0	R	0	1		M Fault ( en set, in			PWM Fa	ult 0 pin	is prese	nt.	
:	23:22		reserv	ved	R	0	0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		
	21		PWME	FLT	R	0	1	PWI	M Extend	ded Faul	t Active					
								Whe	en set, in	dicates	that the l	PWM Ex	tended F	ault feat	ure is a	ctive.
	20		PWMES	SYNC	R	0	1	PWI	M Extend	ded SYN	IC Active	9				
								Whe	en set, in	dicates	that the l	PWM Ex	tended S	SYNC fea	ature is a	active.
	19:8		reserv	ved	R	0	0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	-	
	7		PWN	Л7	R	0	1	PWI	M7 Pin F	resent						
								Whe	en set, in	dicates	that the I	PWM pir	17 is pre	sent.		
	6		PWN	//6	R	0	1	PWI	M6 Pin F	resent						
								Whe	en set, in	dicates	that the l	PWM pir	ı 6 is pre	sent.		

Device Capabilities 5 (DC5)

Bit/Field	Name	Туре	Reset	Description
5	PWM5	RO	1	PWM5 Pin Present When set, indicates that the PWM pin 5 is present.
4	PWM4	RO	1	PWM4 Pin Present When set, indicates that the PWM pin 4 is present.
3	PWM3	RO	1	PWM3 Pin Present When set, indicates that the PWM pin 3 is present.
2	PWM2	RO	1	PWM2 Pin Present When set, indicates that the PWM pin 2 is present.
1	PWM1	RO	1	PWM1 Pin Present When set, indicates that the PWM pin 1 is present.
0	PWM0	RO	1	PWM0 Pin Present When set, indicates that the PWM pin 0 is present.

# Register 22: Device Capabilities 6 (DC6), offset 0x024

This register is predefined by the part and can be used to verify features. If any bit is clear in this register, the module is not present. The corresponding bit in the RCGC0, SCGC0, and DCGC0 registers cannot be set.

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	1		1	1		1	1 1	rese	erved		1	· ·		1	1	1	
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			1	1	1	reserved					•	USB0PHY	rese	erved	U	SB0	
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 1	
В	it/Field		Nam	ne	Ту	pe	Reset	Des	cription								
	04.5					Type Reset RO 0			Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shoul preserved across a read-modify-write operation.								
	31:5		reserv	ved	R	0	0	con	npatibility	with fut	ure prod	ucts, the	value of	a reserv			
	4		resen USB0F			0	0	com pres USE	npatibility served ac 3 Module	with fut cross a i 0 PHY	ure prod ead-mo Present	ucts, the v dify-write	value of operatio	f a reserv on.	ved bit sl		
				РНΥ	R			com pres USE Who Soft	npatibility served ac 3 Module en set, in tware sho npatibility	with fut cross an 0 PHY dicates ould not with fut	ure prod ead-mo Present that the rely on t ure prod	ucts, the v dify-write	value of operatio lule 0 P of a res value of	f a reserv on. HY is pre erved bil f a reserv	ved bit sl esent. To prov	vide	

### Register 23: Device Capabilities 7 (DC7), offset 0x028

This register is predefined by the part and can be used to verify uDMA channel features. A 1 indicates the channel is available on this device; a 0 that the channel is only available on other devices in the family. Most channels have primary and secondary assignments. If the primary function is not available on this microcontroller, the secondary function becomes the primary function. If the secondary function is not available, the primary function is the only option.

Base Offse	vice Cap 0x400F.E et 0x028 RO, rese	E000	-	7)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	DMACH30	DMACH29	DMACH28	DMACH27	DMACH26	DMACH25	DMACH24	DMACH23	DMACH22	DMACH21	DMACH20	DMACH19	DMACH18	DMACH17	DMACH16
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Turpo	RO	RO	DMACH13 RO	RO	RO	DMACH10 RO	DMACH9 RO	RO	DMACH7 RO	DMACH6 RO	DMACH5 RO	DMACH4 RO	DMACH3 RO	DMACH2 RO	DMACH1 RO	DMACH0 RO
Type Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31		reserv	/ed	R	0	1	Res	erved							
								Res	erved fo	r uDMA	channel	31.				
	30		DMAC	LI20	Б	0	1	SW								
	30		DIVIAC	H30	ĸ	0	I		en set in	dicates u	DMA ch	annel 30	is availa	ble for so	oftware tr	ansfers
									,				lo avalla			
	29		DMAC	H29	R	0	1			AN1_TX						
								the t	transmit ACHASO	path of I <b>GN</b> regis	2S modı ter is set	nannel 29 ule 0. If th the cha ent of CA	he corre annel is c	sponding connecte	g bit in th d instea	е
	28		DMAC	H28	R	0	1	12S0	)_RX / C	AN1_R	<					
								the I	receive p ACHASO	oath of I2 <b>GN</b> regis	2S modu ter is set	nannel 23 le 0. If th t, the cha ent of CA	e corres annel is c	ponding connecte	bit in the	e
	27		DMAC	H27	R	0	1	CAN	1_TX / /	ADC1_S	S3					
								the t	transmit ACHASO	path of ( <b>GN</b> regis	CAN moo ter is set	nannel 2 dule 1. If the cha ent of AD	the corr annel is c	espondir connecte	ng bit in t d instea	the d to the
	26		DMAC	H26	R	0	1	CAN	1_RX /	ADC1_S	SS2					
								the I	receive p ACHASO	oath of C <b>GN</b> regis	AN mod ter is set	nannel 20 Jule 1. If f a, the cha ent of AD	the corre annel is c	espondin connecte	g bit in tl d instea	ne d to the

Bit/Field	Name	Туре	Reset	Description
25	DMACH25	RO	1	SSI1_TX / ADC1_SS1 When set, indicates uDMA channel 25 is available and connected to the transmit path of SSI module 1. If the corresponding bit in the <b>DMACHASGN</b> register is set, the channel is connected instead to the secondary channel assignment of ADC module 1 Sample Sequencer 1.
24	DMACH24	RO	1	SSI1_RX / ADC1_SS0 When set, indicates uDMA channel 24 is available and connected to the receive path of SSI module 1. If the corresponding bit in the <b>DMACHASGN</b> register is set, the channel is connected instead to the secondary channel assignment of ADC module 1 Sample Sequencer 0.
23	DMACH23	RO	1	UART1_TX / CAN2_TX When set, indicates uDMA channel 23 is available and connected to the transmit path of UART module 1. If the corresponding bit in the <b>DMACHASGN</b> register is set, the channel is connected instead to the secondary channel assignment of CAN module 2 transmit.
22	DMACH22	RO	1	UART1_RX / CAN2_RX When set, indicates uDMA channel 22 is available and connected to the receive path of UART module 1. If the corresponding bit in the <b>DMACHASGN</b> register is set, the channel is connected instead to the secondary channel assignment of CAN module 2 receive.
21	DMACH21	RO	1	Timer1B / EPI0_WFIFO When set, indicates uDMA channel 21 is available and connected to Timer 1B. If the corresponding bit in the <b>DMACHASGN</b> register is set, the channel is connected instead to the secondary channel assignment of EPI module 0 write FIFO (WRIFO).
20	DMACH20	RO	1	Timer1A / EPI0_NBRFIFO When set, indicates uDMA channel 20 is available and connected to Timer 1A. If the corresponding bit in the <b>DMACHASGN</b> register is set, the channel is connected instead to the secondary channel assignment of EPI module 0 non-blocking read FIFO (NBRFIFO).
19	DMACH19	RO	1	Timer0B / Timer1B When set, indicates uDMA channel 19 is available and connected to Timer 0B. If the corresponding bit in the <b>DMACHASGN</b> register is set, the channel is connected instead to the secondary channel assignment of Timer 1B.
18	DMACH18	RO	1	Timer0A / Timer1A When set, indicates uDMA channel 18 is available and connected to Timer 0A. If the corresponding bit in the <b>DMACHASGN</b> register is set, the channel is connected instead to the secondary channel assignment of Timer 1A.
17	DMACH17	RO	1	ADC0_SS3 When set, indicates uDMA channel 17 is available and connected to ADC module 0 Sample Sequencer 3.
16	DMACH16	RO	1	ADC0_SS2 When set, indicates uDMA channel 16 is available and connected to ADC module 0 Sample Sequencer 2.

Bit/Field	Name	Туре	Reset	Description
15	DMACH15	RO	1	ADC0_SS1 / Timer2B
				When set, indicates uDMA channel 15 is available and connected to ADC module 0 Sample Sequencer 1. If the corresponding bit in the <b>DMACHASGN</b> register is set, the channel is connected instead to the secondary channel assignment of Timer 2B.
14	DMACH14	RO	1	ADC0_SS0 / Timer2A
				When set, indicates uDMA channel 14 is available and connected to ADC module 0 Sample Sequencer 0. If the corresponding bit in the <b>DMACHASGN</b> register is set, the channel is connected instead to the secondary channel assignment of Timer 2A.
13	DMACH13	RO	1	CAN0_TX / UART2_TX
				When set, indicates uDMA channel 13 is available and connected to the transmit path of CAN module 0. If the corresponding bit in the <b>DMACHASGN</b> register is set, the channel is connected instead to the secondary channel assignment of UART module 2 transmit.
12	DMACH12	RO	1	CAN0_RX / UART2_RX
				When set, indicates uDMA channel 12 is available and connected to the receive path of CAN module 0. If the corresponding bit in the <b>DMACHASGN</b> register is set, the channel is connected instead to the secondary channel assignment of UART module 2 receive.
11	DMACH11	RO	1	SSI0_TX / SSI1_TX
				When set, indicates uDMA channel 11 is available and connected to the transmit path of SSI module 0. If the corresponding bit in the <b>DMACHASGN</b> register is set, the channel is connected instead to the secondary channel assignment of SSI module 1 transmit.
10	DMACH10	RO	1	SSI0_RX / SSI1_RX
				When set, indicates uDMA channel 10 is available and connected to the receive path of SSI module 0. If the corresponding bit in the <b>DMACHASGN</b> register is set, the channel is connected instead to the secondary channel assignment of SSI module 1 receive.
9	DMACH9	RO	1	UART0_TX / UART1_TX
				When set, indicates uDMA channel 9 is available and connected to the transmit path of UART module 0. If the corresponding bit in the <b>DMACHASGN</b> register is set, the channel is connected instead to the secondary channel assignment of UART module 1 transmit.
8	DMACH8	RO	1	UART0_RX / UART1_RX
				When set, indicates uDMA channel 8 is available and connected to the receive path of UART module 0. If the corresponding bit in the <b>DMACHASGN</b> register is set, the channel is connected instead to the secondary channel assignment of UART module 1 receive.
7	DMACH7	RO	1	ETH_TX / Timer2B
				When set, indicates uDMA channel 7 is available and connected to the transmit path of the Ethernet module. If the corresponding bit in the <b>DMACHASGN</b> register is set, the channel is connected instead to the secondary channel assignment of Timer 2B.

Bit/Field	Name	Туре	Reset	Description
6	DMACH6	RO	1	ETH_RX / Timer2A When set, indicates uDMA channel 6 is available and connected to the receive path of the Ethernet module. If the corresponding bit in the <b>DMACHASGN</b> register is set, the channel is connected instead to the secondary channel assignment of Timer 2A.
5	DMACH5	RO	1	USB_EP3_TX / Timer2B When set, indicates uDMA channel 5 is available and connected to the transmit path of USB endpoint 3. If the corresponding bit in the <b>DMACHASGN</b> register is set, the channel is connected instead to the secondary channel assignment of Timer 2B.
4	DMACH4	RO	1	USB_EP3_RX / Timer2A When set, indicates uDMA channel 4 is available and connected to the receive path of USB endpoint 3. If the corresponding bit in the <b>DMACHASGN</b> register is set, the channel is connected instead to the secondary channel assignment of Timer 2A.
3	DMACH3	RO	1	USB_EP2_TX / Timer3B When set, indicates uDMA channel 3 is available and connected to the transmit path of USB endpoint 2. If the corresponding bit in the <b>DMACHASGN</b> register is set, the channel is connected instead to the secondary channel assignment of Timer 3B.
2	DMACH2	RO	1	USB_EP2_RX / Timer3A When set, indicates uDMA channel 2 is available and connected to the receive path of USB endpoint 2. If the corresponding bit in the <b>DMACHASGN</b> register is set, the channel is connected instead to the secondary channel assignment of Timer 3A.
1	DMACH1	RO	1	USB_EP1_TX / UART2_TX When set, indicates uDMA channel 1 is available and connected to the transmit path of USB endpoint 1. If the corresponding bit in the <b>DMACHASGN</b> register is set, the channel is connected instead to the secondary channel assignment of UART module 2 transmit.
0	DMACH0	RO	1	USB_EP1_RX / UART2_RX When set, indicates uDMA channel 0 is available and connected to the receive path of USB endpoint 1. If the corresponding bit in the <b>DMACHASGN</b> register is set, the channel is connected instead to the secondary channel assignment of UART module 2 receive.

### Register 24: Device Capabilities 8 ADC Channels (DC8), offset 0x02C

This register is predefined by the part and can be used to verify features.

Device Capabilities 8 ADC Channels (DC8) Base 0x400F.E000 Offset 0x02C Type RO, reset 0xFFFF.FFFF

,,	24	20	20	20	07	26	25	24	22	22	21	20	10	10	17	10
	31 ADC1AIN15	30 ADC1AIN14	29 ADC1AIN13	28 ADC1AIN12	27 ADC1AIN11	26 ADC1AIN10	25 ADC1AIN9	24 ADC1AIN8	23 ADC1AIN7	22 ADC1AIN6	21 ADC1AIN5	20 ADC1AIN4	19 ADC1AIN3	18 ADC1AIN2	17 ADC1AIN1	16 ADC1AIN0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Turno	ADC0AIN15	ADC0AIN14 RO	ADC0AIN13 RO	ADC0AIN12 RO	ADC0AIN11 RO	ADC0AIN10 RO	ADC0AIN9	ADC0AIN8 RO	ADC0AIN7 RO	ADC0AIN6 RO	ADC0AIN5	ADC0AIN4	ADC0AIN3 RO	ADC0AIN2 RO	ADC0AIN1 RO	ADC0AIN0 RO
Type Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31		ADC1A	IN15	R	0	1			e 1 AIN1			1 input	pin 15 is	present	
	30		ADC1A	JN14	R	0	1			e 1 AIN14 idicates f			1 input	pin 14 is	present	
	29		ADC1A	IN13	R	0	1			e 1 AIN1: idicates f			1 input	pin 13 is	present	
	28		ADC1A	IN12	R	0	1			e 1 AIN1: idicates 1			1 input	pin 12 is	present	
	27		ADC1A	JN11	R	0	1			e 1 AIN1 <sup>,</sup> idicates f			1 input	pin 11 is	present	
	26		ADC1A	IN10	R	0	1			e 1 AIN1 dicates 1			1 input	pin 10 is	present	
	25		ADC14	AIN9	R	0	1			e 1 AIN9 idicates 1			1 input	pin 9 is p	oresent.	
	24		ADC14	AIN8	R	0	1			e 1 AIN8 idicates f			1 input	pin 8 is p	oresent.	
	23		ADC14	AIN7	R	0	1			e 1 AIN7 idicates f			1 input	pin 7 is p	present.	
	22		ADC14	AIN6	R	0	1			e 1 AIN6 idicates 1			1 input	pin 6 is p	present.	
	21		ADC14	AIN5	R	0	1			e 1 AIN5 idicates f			1 input	pin 5 is p	oresent.	
	20		ADC14	AIN4	R	0	1			e 1 AIN4 idicates 1			1 input	pin 4 is p	present.	

Bit/Field	Name	Туре	Reset	Description
19	ADC1AIN3	RO	1	ADC Module 1 AIN3 Pin Present When set, indicates that ADC module 1 input pin 3 is present.
18	ADC1AIN2	RO	1	ADC Module 1 AIN2 Pin Present When set, indicates that ADC module 1 input pin 2 is present.
17	ADC1AIN1	RO	1	ADC Module 1 AIN1 Pin Present When set, indicates that ADC module 1 input pin 1 is present.
16	ADC1AIN0	RO	1	ADC Module 1 AIN0 Pin Present When set, indicates that ADC module 1 input pin 0 is present.
15	ADC0AIN15	RO	1	ADC Module 0 AIN15 Pin Present When set, indicates that ADC module 0 input pin 15 is present.
14	ADC0AIN14	RO	1	ADC Module 0 AIN14 Pin Present When set, indicates that ADC module 0 input pin 14 is present.
13	ADC0AIN13	RO	1	ADC Module 0 AIN13 Pin Present When set, indicates that ADC module 0 input pin 13 is present.
12	ADC0AIN12	RO	1	ADC Module 0 AIN12 Pin Present When set, indicates that ADC module 0 input pin 12 is present.
11	ADC0AIN11	RO	1	ADC Module 0 AIN11 Pin Present When set, indicates that ADC module 0 input pin 11 is present.
10	ADC0AIN10	RO	1	ADC Module 0 AIN10 Pin Present When set, indicates that ADC module 0 input pin 10 is present.
9	ADC0AIN9	RO	1	ADC Module 0 AIN9 Pin Present When set, indicates that ADC module 0 input pin 9 is present.
8	ADC0AIN8	RO	1	ADC Module 0 AIN8 Pin Present When set, indicates that ADC module 0 input pin 8 is present.
7	ADC0AIN7	RO	1	ADC Module 0 AIN7 Pin Present When set, indicates that ADC module 0 input pin 7 is present.
6	ADC0AIN6	RO	1	ADC Module 0 AIN6 Pin Present When set, indicates that ADC module 0 input pin 6 is present.
5	ADC0AIN5	RO	1	ADC Module 0 AIN5 Pin Present When set, indicates that ADC module 0 input pin 5 is present.
4	ADC0AIN4	RO	1	ADC Module 0 AIN4 Pin Present When set, indicates that ADC module 0 input pin 4 is present.
3	ADC0AIN3	RO	1	ADC Module 0 AIN3 Pin Present When set, indicates that ADC module 0 input pin 3 is present.
2	ADC0AIN2	RO	1	ADC Module 0 AIN2 Pin Present When set, indicates that ADC module 0 input pin 2 is present.

Bit/Field	Name	Туре	Reset	Description
1	ADC0AIN1	RO	1	ADC Module 0 AIN1 Pin Present When set, indicates that ADC module 0 input pin 1 is present.
0	ADC0AIN0	RO	1	ADC Module 0 AIN0 Pin Present When set, indicates that ADC module 0 input pin 0 is present.

### Register 25: Device Capabilities 9 ADC Digital Comparators (DC9), offset 0x190

This register is predefined by the part and can be used to verify features.

#### Device Capabilities 9 ADC Digital Comparators (DC9)

Base 0x400F.E000 Offset 0x190 Type RO, reset 0x00FF.00FF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
[	1	T	r	reser	rved		· ·		ADC1DC7	ADC1DC6	ADC1DC5	ADC1DC4	ADC1DC3	ADC1DC2	ADC1DC1	ADC1DC0		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1		
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
				reser	rved				ADC0DC7	ADC0DC6	ADC0DC5	ADC0DC4	ADC0DC3	ADC0DC2	ADC0DC1	ADC0DC0		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1		
В	it/Field		Nam	е	Тур	be	Reset	Des	cription									
	31:24		reserv	red	R	D	0	con	tware sho npatibility served ac	with futu	ire produ	ucts, the	value of	a reserv				
	23	ADC1DC7 ADC1DC6			R	C	1		C1 DC7 F en set, in		t that ADC module 1 Digital Comparator 7 is present.							
			ADC1DC6 RO			C	1		ADC1 DC6 Present When set, indicates that ADC module 1 Digital Comparator 6									
	21	1 ADC1DC5		DC5	R	C	1		DC1 DC5 Present hen set, indicates that ADC module 1 Digital Comparator 5							oresent.		
	20		ADC10	DC4	R	C	1		C1 DC4 F en set, in		nat ADC	module	1 Digital	Compar	ator 4 is j	oresent.		
	19		ADC10	DC3	R	C	1	ADC1 DC3 Present When set, indicates that ADC module 1 Digital Comparator 3 is present										
	18		ADC1E	DC2	R	C	1		C1 DC2 F en set, in		nat ADC	module	1 Digital	Compar	ator 2 is j	oresent.		
	17		ADC1E	DC1	R	C	1		C1 DC1 F en set, in		nat ADC	module	1 Digital	Compar	ator 1 is j	oresent.		
	16		ADC1E	DC0	R	C	1		C1 DC0 F en set, in		nat ADC	module	1 Digital	Compar	ator 0 is j	oresent.		
	15:8		reserv	red	R	D	0	com	tware sho patibility served ac	with futu	ire produ	ucts, the	value of	a reserv				
	7		ADCOE	0C7	R	C	1		C0 DC7 F en set, in		nat ADC	module	0 Digital	Compar	ator 7 is j	oresent.		

Bit/Field	Name	Туре	Reset	Description
6	ADC0DC6	RO	1	ADC0 DC6 Present When set, indicates that ADC module 0 Digital Comparator 6 is present.
5	ADC0DC5	RO	1	ADC0 DC5 Present When set, indicates that ADC module 0 Digital Comparator 5 is present.
4	ADC0DC4	RO	1	ADC0 DC4 Present When set, indicates that ADC module 0 Digital Comparator 4 is present.
3	ADC0DC3	RO	1	ADC0 DC3 Present When set, indicates that ADC module 0 Digital Comparator 3 is present.
2	ADC0DC2	RO	1	ADC0 DC2 Present When set, indicates that ADC module 0 Digital Comparator 2 is present.
1	ADC0DC1	RO	1	ADC0 DC1 Present When set, indicates that ADC module 0 Digital Comparator 1 is present.
0	ADC0DC0	RO	1	ADC0 DC0 Present When set, indicates that ADC module 0 Digital Comparator 0 is present.

# Register 26: Non-Volatile Memory Information (NVMSTAT), offset 0x1A0

This register is predefined by the part and can be used to verify features.

Non-Volatile Memory Information (NVMSTAT)

Offse	0x400F.I t 0x1A0 RO, rese		0.0001													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ĺ		1	1	1	1 1		1 1	rese	rved			1	1	1	1	1
<b>І</b> Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[		1	1	r	, i		1 1	reserved		ſ	ſ	1	1	1	1	FWB
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
B	lit/Field		Nam	ne	Ту	be	Reset	Des	cription							
	31:1		reser	ved	R	C	0	com	patibility	with fut	ure prod	ucts, the	of a reso value of operation	a reserv		
	0		FW	В	R	C	1		en set, in	sh Write dicates t			-lash me	emory wr	ite buffe	r feature

### Register 27: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100

This register controls the clock gating logic in normal Run mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Run Mode Clock Gating Control Register 0 (RCGC0)

Base 0x400F.E000 Offset 0x100

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		reserved		WDT1	rese	rved	CAN1	CAN0		reserved		PWM	rese	rved	ADC1	ADC0
Туре	RO	RO	RO	R/W	RO	RO	R/W	R/W	RO	RO	RO	R/W	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved			MAXADC1SPD		MAXAD	COSPD	reserved	reserved	rese	rved	WDT0		reserved		
Туре	RO	RO	RO	RO	R/W	R/W	R/W	R/W	RO	RO	RO	RO	R/W	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	WDT1	R/W	0	WDT1 Clock Gating Control
				This bit controls the clock gating for the Watchdog Timer module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
27:26	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
25	CAN1	R/W	0	CAN1 Clock Gating Control
				This bit controls the clock gating for CAN module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
24	CAN0	R/W	0	CAN0 Clock Gating Control
				This bit controls the clock gating for CAN module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Туре	Reset	Description
23:21	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
20	PWM	R/W	0	PWM Clock Gating Control
				This bit controls the clock gating for the PWM module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
19:18	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
17	ADC1	R/W	0	ADC1 Clock Gating Control
				This bit controls the clock gating for SAR ADC module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
16	ADC0	R/W	0	ADC0 Clock Gating Control
				This bit controls the clock gating for ADC module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15:12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11:10	MAXADC1SPD	R/W	0	ADC1 Sample Speed
				This field sets the rate at which ADC module 1 samples data. You cannot set the rate higher than the maximum rate. You can set the sample rate by setting the MAXADC1SPD bit as follows (all other encodings are reserved):
				Value Description
				0x3 1M samples/second
				0x2 500K samples/second
				0x1 250K samples/second
				0x0 125K samples/second
9:8	MAXADC0SPD	R/W	0	ADC0 Sample Speed
				This field sets the rate at which ADC0 samples data. You cannot set the rate higher than the maximum rate. You can set the sample rate by setting the MAXADC0SPD bit as follows (all other encodings are reserved):
				Value Description
				0x3 1M samples/second
				0x2 500K samples/second
				0x1 250K samples/second
				0x0 125K samples/second

Bit/Field	Name	Туре	Reset	Description
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	reserved	RO	1	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT0	R/W	0	WDT0 Clock Gating Control This bit controls the clock gating for the Watchdog Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

# Register 28: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110

This register controls the clock gating logic in Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Sleep Mode Clock Gating Control Register 0 (SCGC0)

Base 0x400F.E000 Offset 0x110 Type R/W, reset 0x00000040

71	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		reserved		WDT1	rese	rved	CAN1	CAN0		reserved		PWM	rese	rved	ADC1	ADC0
Туре	RO	RO	RO	R/W	RO	RO	R/W	R/W	RO	RO	RO	R/W	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserv	ved	1	MAXAD	C1SPD	MAXAD	COSPD	reserved	reserved	rese	erved	WDT0		reserved	
Туре	RO	RO	RO	RO	R/W	R/W	R/W	R/W	RO	RO	RO	RO	R/W	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
B	it/Field		Nan	ne	Ту	ре	Reset	Des	scription							
	31:29	reserved WDT1		ved	R	0	0	con	npatibility	ould not r with futu cross a re	re prod	ucts, the	value of	a reserv	•	
	28		WD.	Т1	R/	W	0	WD	WDT1 Clock Gating Control							
		WDT1					This bit con the module unclocked the module				lock gat a clock a ed. If th	and func e module	tions. Ot	herwise	, the mod	dule is
	27:26		reser	ved	RO		0	con	Software should not rely on the value of a reserved bit compatibility with future products, the value of a reserve preserved across a read-modify-write operation.							
	25		CAN	<b>V</b> 1	R/	W	0	CAI	N1 Clock	Gating C	ontrol					
								rece disa	eives a cl abled. If t	rols the c ock and f he modul bus fault.	unction: e is unc	s. Otherw	vise, the	module	is uncloc	ked and
	24		CAN	10	R/	W	0	CAI	N0 Clock	Gating C	ontrol					
								rece disa	eives a cl abled. If t	rols the cl ock and fi he modul bus fault.	unction: e is und	s. Ötherw	vise, the	module	is uncloc	ked and

Bit/Field	Name	Туре	Reset	Description
23:21	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
20	PWM	R/W	0	PWM Clock Gating Control
				This bit controls the clock gating for the PWM module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
19:18	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
17	ADC1	R/W	0	ADC1 Clock Gating Control
				This bit controls the clock gating for ADC module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
16	ADC0	R/W	0	ADC0 Clock Gating Control
				This bit controls the clock gating for ADC module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15:12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11:10	MAXADC1SPD	R/W	0	ADC1 Sample Speed
				This field sets the rate at which ADC module 1 samples data. You cannot set the rate higher than the maximum rate. You can set the sample rate by setting the MAXADC1SPD bit as follows (all other encodings are reserved):
				Value Description
				0x3 1M samples/second
				0x2 500K samples/second
				0x1 250K samples/second
				0x0 125K samples/second
9:8	MAXADC0SPD	R/W	0	ADC0 Sample Speed
				This field sets the rate at which ADC module 0 samples data. You cannot set the rate higher than the maximum rate. You can set the sample rate by setting the MAXADC0SPD bit as follows (all other encodings are reserved):
				Value Description
				0x3 1M samples/second
				0x2 500K samples/second
				0x1 250K samples/second
				0x0 125K samples/second

Bit/Field	Name	Туре	Reset	Description
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	reserved	RO	1	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT0	R/W	0	WDT0 Clock Gating Control This bit controls the clock gating for the Watchdog Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

# Register 29: Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120

This register controls the clock gating logic in Deep-Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Deep Sleep Mode Clock Gating Control Register 0 (DCGC0)

Base 0x400F.E000 Offset 0x120 Type R/W, reset 0x00000040

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		reserved		WDT1	reser	rved	CAN1	CAN0		reserved		PWM	rese	rved	ADC1	ADC0
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[	-	r i	-	r	reserved		1	· · ·	r	reserved	rese	I erved	WDT0		reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0
	Bit/Field		Nan		<b>T</b> . <i>a</i>		Depet	Dee	oriation							
C	sil/Field		INAL	le	Тур	Je	Reset	Des	cription							
	31:29		reser	ved	R	C	0	com	patibility	ould not r y with futu cross a re	re prod	ucts, the	value of	a reserv		
	28		WD <sup>-</sup>	Г1	R/	W	0	WD	T1 Cloc	k Gating (	Control					
								set, is ui	the moon	trols the c dule receiv d and disa lle genera	ves a cl bled. If	ock and the mod	functions	s. Other	wise, the	module
	27:26		reser	ved	R	C	0	com	patibility	ould not r y with futu cross a re	re prod	ucts, the	value of	a reserv		
	25		CAN	11	R/	W	0	CAN	1 Clock	k Gating C	Control					
								rece disa	eives a c bled. If t	trols the c lock and f the modul bus fault	unction: e is unc	s. Otherv	vise, the	module	is uncloc	ked and
	24		CAN	10	R/	W	0	CAN	10 Clock	k Gating C	Control					
								rece disa	eives a c bled. If t	trols the c lock and f the modul bus fault	unction: e is unc	s. Otherv	vise, the	module	is uncloc	ked and

Bit/Field	Name	Туре	Reset	Description
23:21	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
20	PWM	R/W	0	PWM Clock Gating Control
				This bit controls the clock gating for the PWM module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
19:18	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
17	ADC1	R/W	0	ADC1 Clock Gating Control
				This bit controls the clock gating for ADC module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
16	ADC0	R/W	0	ADC0 Clock Gating Control
				This bit controls the clock gating for ADC module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15:7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	reserved	RO	1	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT0	R/W	0	WDT0 Clock Gating Control
				This bit controls the clock gating for the Watchdog Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

### Register 30: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104

This register controls the clock gating logic in normal Run mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Run Mode Clock Gating	Control Register 1	(RCGC1)
-----------------------	--------------------	---------

Base 0x400F.E000 Offset 0x104

21	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	EPI0	reserved	I2S0	reserved	COMP2	COMP1	COMP0		rese	rved	i	TIMER3	TIMER2	TIMER1	TIMER0
Type Reset	RO 0	R/W 0	RO 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	reserved	12C1	reserved	12	rese		QEI1	QEI0		l served	SSI1	SSIO	reserved	UART2	UART1	UART0
Туре	RO	R/W	RO	R/W	RO	RO	R/W	R/W	RO	RO	R/W	R/W	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
					_			_								
E	Bit/Field		Nam	е	Ту	pe	Reset	Des	cription	I						
	31		reserv	red	R	0	0			nould not					•	
										y with futu across a r					ed bit sr	iould be
				_	<b>D</b> /		•					,				
	30		EPI	J	R/	VV	0			Gating		ing for [	Dimadu		at the m	adula
										trols the clock and						
										the modu		locked,	a read o	r write to	the mod	lule
								gene	erates a	a bus fauli	Ι.					
	29		reserv	red	R	0	0			nould not						
										y with futu across a r					'ed dit sr	ioula be
	00		1000				0			Cation		-				
	28		1250	J	R/	vv	0			Gating trols the o	olook aat	ing for l	25 modu		ot the m	odulo
										clock and						
										the modu a bus faul		locked,	a read or	r write to	the mod	lule
	07			ر م ما	-	~	0	- -		م		ha waker	<b>af a</b> 45 -		Ta	بامام
	27		reserv	ea	R	0	0			nould not y with futu						
										across a r						

Bit/Field	Name	Туре	Reset	Description
26	COMP2	R/W	0	Analog Comparator 2 Clock Gating This bit controls the clock gating for analog comparator 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
25	COMP1	R/W	0	Analog Comparator 1 Clock Gating This bit controls the clock gating for analog comparator 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
24	COMP0	R/W	0	Analog Comparator 0 Clock Gating This bit controls the clock gating for analog comparator 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
23:20	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	TIMER3	R/W	0	Timer 3 Clock Gating Control This bit controls the clock gating for General-Purpose Timer module 3. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
18	TIMER2	R/W	0	Timer 2 Clock Gating Control This bit controls the clock gating for General-Purpose Timer module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
17	TIMER1	R/W	0	Timer 1 Clock Gating Control This bit controls the clock gating for General-Purpose Timer module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
16	TIMER0	R/W	0	Timer 0 Clock Gating Control This bit controls the clock gating for General-Purpose Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	I2C1	R/W	0	I2C1 Clock Gating Control This bit controls the clock gating for I2C module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Туре	Reset	Description
13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
11:10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9	QEI1	R/W	0	QEI1 Clock Gating Control
				This bit controls the clock gating for QEI module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
8	QEI0	R/W	0	QEI0 Clock Gating Control
				This bit controls the clock gating for QEI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
7:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	R/W	0	SSI1 Clock Gating Control
				This bit controls the clock gating for SSI module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	UART2	R/W	0	UART2 Clock Gating Control
				This bit controls the clock gating for UART module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Туре	Reset	Description
0	UART0	R/W	0	UART0 Clock Gating Control This bit controls the clock gating for UART module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

# Register 31: Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114

This register controls the clock gating logic in Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Sleep Mode Clock Gating Control Register 1 (SCGC1)

Base 0x400F.E000 Offset 0x114

21	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	EPI0	reserved	I2S0	reserved	COMP2	COMP1	COMP0		rese	rved		TIMER3	TIMER2	TIMER1	TIMER0
Туре	RO	R/W	RO	R/W	RO	R/W	R/W	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	I2C1	reserved	I2C0	rese	rved	QEI1	QEI0	res	served	SSI1	SSI0	reserved	UART2	UART1	UART0
Туре	RO	R/W	RO	R/W	RO	RO	R/W	R/W	RO	RO	R/W	R/W	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31		reserv	/ed	R	0	0			nould not						
									•	y with futu	•	-			ed bit sh	nould be
								pres	served a	across a r	ead-mod	aity-write	e operatio	on.		
	30		EPI	n	R/	W	0	FPI	) Clock	Gating						
							Ū.			0	block act	ing for E	DI modu		ot tho m	odulo
										trols the clock and t						
										the modu			,			
										a bus fault		,				
								Ū								
	29		reserv	/ed	R	0	0			nould not						
									•	y with futu	•	-			ed bit sh	ould be
								pres	served a	across a r	ead-mod	dify-write	e operatio	on.		
	28		12S0	)	R/	W	0	1250	) Clock	Gating						
								This	bit con	trols the o	clock gat	ing for l	2S modu	le 0. If se	et, the m	odule
										clock and f			-			
										the modu		locked,	a read or	r write to	the mod	dule
								gen	erates a	a bus fault	t.					
	27		reserv	red	R	0	0	Soft	ware eł	nould not i	relv on ti	he value	of a res	erved hit		vide
	21		163610	u	п	0	U			y with futu						
										across a r					2 2 2 1 0	
								•					•			

Bit/Field	Name	Туре	Reset	Description
26	COMP2	R/W	0	Analog Comparator 2 Clock Gating This bit controls the clock gating for analog comparator 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
25	COMP1	R/W	0	Analog Comparator 1 Clock Gating This bit controls the clock gating for analog comparator 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
24	COMP0	R/W	0	Analog Comparator 0 Clock Gating This bit controls the clock gating for analog comparator 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
23:20	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	TIMER3	R/W	0	Timer 3 Clock Gating Control This bit controls the clock gating for General-Purpose Timer module 3. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
18	TIMER2	R/W	0	Timer 2 Clock Gating Control This bit controls the clock gating for General-Purpose Timer module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
17	TIMER1	R/W	0	Timer 1 Clock Gating Control This bit controls the clock gating for General-Purpose Timer module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
16	TIMER0	R/W	0	Timer 0 Clock Gating Control This bit controls the clock gating for General-Purpose Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	I2C1	R/W	0	I2C1 Clock Gating Control This bit controls the clock gating for I2C module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Туре	Reset	Description
13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
11:10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9	QEI1	R/W	0	QEI1 Clock Gating Control
				This bit controls the clock gating for QEI module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
8	QEI0	R/W	0	QEI0 Clock Gating Control
				This bit controls the clock gating for QEI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
7:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	R/W	0	SSI1 Clock Gating Control
				This bit controls the clock gating for SSI module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	UART2	R/W	0	UART2 Clock Gating Control
				This bit controls the clock gating for UART module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Туре	Reset	Description
0	UART0	R/W	0	UART0 Clock Gating Control This bit controls the clock gating for UART module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

# Register 32: Deep-Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124

This register controls the clock gating logic in Deep-Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Deep-Sleep Mode Clock Gating Control Register 1 (DCGC1)

Base 0x400F.E000 Offset 0x124

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	reserved	EPI0	reserved	I2S0	reserved	COMP2	COMP1	COMP0		reserved			TIMER3	TIMER2	TIMER1	TIMER0		
Туре	RO	R/W	RO	R/W	RO	R/W	R/W	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	reserved	I2C1	reserved	I2C0	reserved		QEI1	QEI0	reserved		SSI1	SSI0	reserved	UART2	UART1	UART0		
Туре	RO	R/W	RO	R/W	RO	RO	R/W	R/W	RO	RO	R/W	R/W	RO	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/Field			Name		Ту	ре	Reset	Description										
31 reserved			R	0	0		Software should not rely on the value of a reserved bit. To provide											
									compatibility with future products, the value of a reserved bit should be									
								pres	preserved across a read-modify-write operation.									
30 EPI0			R/	W	0	EPI	EPI0 Clock Gating											
							This	This bit controls the clock gating for EPI module 0. If set, the module										
							rece	receives a clock and functions. Otherwise, the module is unclocked and										
								disa	bled. If	the modu	le is und	locked,	a read or	write to	the mod	dule		
	generates a bus fault.																	
	- -																	
29 reserved			R	0	0			nould not					•					
							compatibility with future products, the value of a reserved bit should be											
								pres	erved a	across a r	ead-mod	lify-write	e operatio	n.				
	28 I2S0 R/W 0 I2S0 Clock G						Gating											
									This bit controls the clock gating for I2S module 0. If set, the module									
								receives a clock and functions. Otherwise, the module is unclocked and										
													,					
disabled. If the mo generates a bus fa										iooneu,								
								901										
	27		reserv	ved	R	0	0	Soft	ware sh	nould not	relv on tl	ne value	e of a rese	erved bit	. To prov	/ide		
						-	-		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be									
preserved across a																		
								•					•					
Bit/Field	Name	Туре	Reset	Description														
-----------	----------	------	-------	--														
26	COMP2	R/W	0	Analog Comparator 2 Clock Gating This bit controls the clock gating for analog comparator 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.														
25	COMP1	R/W	0	Analog Comparator 1 Clock Gating This bit controls the clock gating for analog comparator 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.														
24	COMP0	R/W	0	Analog Comparator 0 Clock Gating This bit controls the clock gating for analog comparator 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.														
23:20	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.														
19	TIMER3	R/W	0	Timer 3 Clock Gating Control This bit controls the clock gating for General-Purpose Timer module 3. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.														
18	TIMER2	R/W	0	Timer 2 Clock Gating Control This bit controls the clock gating for General-Purpose Timer module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.														
17	TIMER1	R/W	0	Timer 1 Clock Gating Control This bit controls the clock gating for General-Purpose Timer module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.														
16	TIMER0	R/W	0	Timer 0 Clock Gating Control This bit controls the clock gating for General-Purpose Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.														
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.														
14	I2C1	R/W	0	I2C1 Clock Gating Control This bit controls the clock gating for I2C module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.														

Bit/Field	Name	Туре	Reset	Description
13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
11:10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9	QEI1	R/W	0	QEI1 Clock Gating Control
				This bit controls the clock gating for QEI module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
8	QEI0	R/W	0	QEI0 Clock Gating Control
				This bit controls the clock gating for QEI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
7:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	R/W	0	SSI1 Clock Gating Control
				This bit controls the clock gating for SSI module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	UART2	R/W	0	UART2 Clock Gating Control
				This bit controls the clock gating for UART module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Туре	Reset	Description
0	UART0	R/W	0	UART0 Clock Gating Control This bit controls the clock gating for UART module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

# Register 33: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108

This register controls the clock gating logic in normal Run mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Run Mode Clock Gating Control Register 2 (RCGC2)

Base 0x400F.E000 Offset 0x108

Type R/W, reset 0x0000000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	EPHY0	reserved	EMAC0			Γ	1	1	reserved						USB0
Type Reset	RO 0	R/W 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rese	rved	UDMA		rese	rved		GPIOJ	GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0								

Bit/Field	Name	Туре	Reset	Description
31	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
30	EPHY0	R/W	0	PHY0 Clock Gating Control
				This bit controls the clock gating for Ethernet PHY layer 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	EMAC0	R/W	0	MAC0 Clock Gating Control
				This bit controls the clock gating for Ethernet MAC layer 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
27:17	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
16	USB0	R/W	0	USB0 Clock Gating Control This bit controls the clock gating for USB module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	UDMA	R/W	0	Micro-DMA Clock Gating Control
				This bit controls the clock gating for micro-DMA. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
12:9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	GPIOJ	R/W	0	Port J Clock Gating Control
				This bit controls the clock gating for Port J. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
7	GPIOH	R/W	0	Port H Clock Gating Control
				This bit controls the clock gating for Port H. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
6	GPIOG	R/W	0	Port G Clock Gating Control
				This bit controls the clock gating for Port G. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
5	GPIOF	R/W	0	Port F Clock Gating Control
				This bit controls the clock gating for Port F. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
4	GPIOE	R/W	0	Port E Clock Gating Control Port E Clock Gating Control. This bit controls the clock gating for Port E. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
3	GPIOD	R/W	0	Port D Clock Gating Control Port D Clock Gating Control. This bit controls the clock gating for Port D. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Туре	Reset	Description
2	GPIOC	R/W	0	Port C Clock Gating Control This bit controls the clock gating for Port C. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control This bit controls the clock gating for Port B. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control This bit controls the clock gating for Port A. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

# Register 34: Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118

This register controls the clock gating logic in Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Sleep Mode Clock Gating Control Register 2 (SCGC2)

Base 0x400F.E000 Offset 0x118 Type R/W, reset 0x00000000

1,900	, 1011, 100		,0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	EPHY0	reserved	EMAC0	I		1			reserved	1					USB0
Туре	RO	R/W	RO	R/W	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rese	rved	UDMA		rese	rved	•	GPIOJ	GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Туре	RO	RO	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
					_			_								
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31		reserv	ved	R	C	0	com	patibility	ould not with futi cross a r	ure produ	ucts, the	value of	a reserv		
	30		EPH.	Y0	R/	W	0	PH۱	/0 Clock	Gating	Control					
						R/W		moc uncl	This bit controls the clock gating for Ethernet PHY layer ( module receives a clock and functions. Otherwise, the m unclocked and disabled. If the module is unclocked, a rea the module generates a bus fault.					module	is	
	29		reserv	ved	R	С	0	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shou preserved across a read-modify-write operation.							
	28		EMA	C0	R/	W	0	MAG	C0 Clock	Gating	Control					
								moc uncl	lule rece locked a	rols the o ives a cl nd disab generate	ock and led. If the	function: e module	s. Otherv	wise, the	module	is
	27:17		reserv	/ed	R	C	0			ould not with fut						

preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
16	USB0	R/W	0	USB0 Clock Gating Control
				This bit controls the clock gating for USB module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	UDMA	R/W	0	Micro-DMA Clock Gating Control
				This bit controls the clock gating for micro-DMA. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
12:9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	GPIOJ	R/W	0	Port J Clock Gating Control
				This bit controls the clock gating for Port J. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
7	GPIOH	R/W	0	Port H Clock Gating Control
				This bit controls the clock gating for Port H. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
6	GPIOG	R/W	0	Port G Clock Gating Control
				This bit controls the clock gating for Port G. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
5	GPIOF	R/W	0	Port F Clock Gating Control
				This bit controls the clock gating for Port F. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
4	GPIOE	R/W	0	Port E Clock Gating Control
				Port E Clock Gating Control. This bit controls the clock gating for Port E. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
3	GPIOD	R/W	0	Port D Clock Gating Control
				Port D Clock Gating Control. This bit controls the clock gating for Port D. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Туре	Reset	Description
2	GPIOC	R/W	0	Port C Clock Gating Control This bit controls the clock gating for Port C. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control This bit controls the clock gating for Port B. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control This bit controls the clock gating for Port A. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

# Register 35: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128

This register controls the clock gating logic in Deep-Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Deep Sleep Mode Clock Gating Control Register 2 (DCGC2)

Base 0x400F.E000 Offset 0x128 Type R/W, reset 0x00000000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	EPHY0	reserved	EMAC0			1		1	reserved		[				USB0
Туре	RO 0	R/W	 RO 0	 R/W 0	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO 0	RO	RO	RO 0	RO 0	 R/W 0
Reset		0					0					0	0			-
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rese	rved	UDMA		reser			GPIOJ	GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
E	Bit/Field		Nam	ne	Тур	be	Reset	Des	cription							
	31		reserv	/ed	R	C	0	Soft	ware sho	ould not	relv on th	ne value	of a res	erved bit	. To prov	vide
						-	-	com	patibility	with futu	ure produ	ucts, the	value of	a reserv		
								pres	served a	cross a r	ead-mod	lify-write	operatio	on.		
	30		EPH	Y0	R/	N	0	PH۱	0 Clock	Gating (	Control					
								This	bit cont	rols the o	clock gat	ing for E	thernet I	PHY laye	er 0. If se	et, the
														wise, the		
									nocked a				e is uncio	ocked, a	read or	write to
										-						
	29		reserv	/ed	R	C	0							erved bit a reserv		
									served a						eu bit si	
												5	•			
	28		EMA	C0	R/	N	0		C0 Clock	•						
											•	•		MAC lay wise, the		
														ocked, a		
								the	module (	generate	s a bus f	ault.				
	27:17		reserv	/ed	R	า	0	Soft	ware sh	ould not	relv on th	ne value	of a res	erved bit		vide
			10001			0	Ŭ							a reserv	•	
								pres	served a	cross a r	ead-moc	lify-write	operatio	on.		

Bit/Field	Name	Туре	Reset	Description
16	USB0	R/W	0	USB0 Clock Gating Control This bit controls the clock gating for USB module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	UDMA	R/W	0	Micro-DMA Clock Gating Control
				This bit controls the clock gating for micro-DMA. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
12:9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	GPIOJ	R/W	0	Port J Clock Gating Control
				This bit controls the clock gating for Port J. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
7	GPIOH	R/W	0	Port H Clock Gating Control
				This bit controls the clock gating for Port H. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
6	GPIOG	R/W	0	Port G Clock Gating Control
				This bit controls the clock gating for Port G. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
5	GPIOF	R/W	0	Port F Clock Gating Control
				This bit controls the clock gating for Port F. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
4	GPIOE	R/W	0	Port E Clock Gating Control
				Port E Clock Gating Control. This bit controls the clock gating for Port E. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
3	GPIOD	R/W	0	Port D Clock Gating Control
				Port D Clock Gating Control. This bit controls the clock gating for Port D. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Туре	Reset	Description
2	GPIOC	R/W	0	Port C Clock Gating Control This bit controls the clock gating for Port C. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control This bit controls the clock gating for Port B. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control This bit controls the clock gating for Port A. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

## Register 36: Software Reset Control 0 (SRCR0), offset 0x040

This register allows individual modules to be reset. Writes to this register are masked by the bits in the **Device Capabilities 1 (DC1)** register.

#### Software Reset Control 0 (SRCR0)

Base 0x400F.E000 Offset 0x040 Type R/W, reset 0x0000000

R/W, res	set 0x0000	0000													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved		WDT1	rese	rved	CAN1	CAN0		reserved		PWM	rese	rved	ADC1	ADC0
RO	RO	RO	R/W	RO	RO	R/W	R/W	RO	RO	RO	R/W	RO	RO	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1 1		1	1	rese	rved			1		1	WDT0		reserved	
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	R/W, res 31 RO 0 15 RO	R/W, reset 0x0000 31 30 reserved RO RO 0 0 15 14 RO RO RO RO	R/W, reset 0x0000000       31     30     29       reserved       RO     RO     RO       0     0     0       15     14     13       RO     RO       RO     RO     RO	R/W, reset 0x00000000         31       30       29       28         reserved       WDT1         RO       RO       RO       0         15       14       13       12         RO       RO       RO       RO       RO         RO       RO       RO       RO       RO	R/W, reset 0x00000000         31       30       29       28       27         Image: served served served 0       WDT1       reserved served 0       WDT1       reserved 0         RO       RO       RO       RO       RO       0       0       0         15       14       13       12       11         RO       RO       RO       RO       RO         RO       RO       RO       RO       RO       RO	R/W, reset 0x00000000         31       30       29       28       27       26         reserved       WDT1       reserved         RO       RO       RO       RO       0       0         15       14       13       12       11       10         reserved         RO       RO       RO       RO       RO         RO       RO       RO       RO       RO       RO         RO       RO       RO       RO       RO       RO       RO	R/W, reset 0x00000000         31       30       29       28       27       26       25         reserved       WDT1       reserved       CAN1         RO       RO       RO       R/W       RO       RO       R/W         0       0       0       0       0       0       0       0         15       14       13       12       11       10       9         RO       RO       RO       RO       RO       RO         RO       RO       RO       RO       RO       RO       RO       RO	R/W, reset 0x00000000         31       30       29       28       27       26       25       24         reserved       WDT1       reserved       CAN1       CAN0         RO       RO       RO       RW       RO       RO       R/W       0       0       0       0         15       14       13       12       11       10       9       8         RO       RO       RO       RO       RO       RO       RO       RO         RO       RO       RO       RO       RO       RO       RO       RO       RO	R/W, reset 0x0000000         31       30       29       28       27       26       25       24       23         reserved       WDT1       reserved       CAN1       CAN0         RO       RO       RO       RW       RO       RO       RW       RO       0       0       0       0         15       14       13       12       11       10       9       8       7         RO       RO       RO       RO       RO       RO       RO       RO       RO         RO       RO       RO       RO       RO       RO       RO       RO       RO       RO	RW, reset 0x00000000         31       30       29       28       27       26       25       24       23       22         reserved       WDT1       reserved       CAN1       CAN0       reserved         RO       RO       RO       RW       RO       RO       R/W       0       0       0       0         15       14       13       12       11       10       9       8       7       6         RO       RO       RO       RO       RO       RO       RO       RO       RO         RO       RO       RO       RO       RO       RO       RO       RO       RO       RO       RO       RO         15       14       13       12       11       10       9       8       7       6         RO       RO	R/W, reset 0x00000000         31       30       29       28       27       26       25       24       23       22       21         and reserved       WDT1       reserved       CAN1       CAN0       reserved       reserved       R0       R0       R0       R0       0       R0       R0       0       R0       0       R0       0       R0       <	R/W, reset 0x00000000         31       30       29       28       27       26       25       24       23       22       21       20         reserved       WDT1       reserved       CAN1       CAN0       reserved       PWM         RO       RO       RO       RO       RO       RO       R/W       Q       RO       RO       R/W       Q       RO       RO       Q <t< td=""><td>RW, reset 0x00000000         31       30       29       28       27       26       25       24       23       22       21       20       19         reserved       WDT1       reserved       CAN1       CAN0       reserved       PWM       reserved         RO       RO       RO       RO       RO       RO       RO       RW       RO       RO       RO       0</td><td>RW, reset 0x0000000         31       30       29       28       27       26       25       24       23       22       21       20       19       18         reserved       WDT1       reserved       CAN1       CAN0       reserved       PWM       reserved         RO       RO       RO       RO       RO       RO       RO       RO       RO       0       0       RO       RO       0       RO       RO       RO       0       RO       0       0       0       RO       0</td><td>R/W, reset 0x00000000         31       30       29       28       27       26       25       24       23       22       21       20       19       18       17         reserved       WDT1       reserved       CAN1       CAN0       reserved       PWM       reserved       ADC1         RO       RO       RO       RO       RO       RO       RO       RO       RO       O       O       O       O       RO       RO       RO       RO       RO       RO       RO       RO       O       O       O       O       O       O       O       O       O       O       RO       RO       RO       RO       RO       RO       RO       O</td></t<>	RW, reset 0x00000000         31       30       29       28       27       26       25       24       23       22       21       20       19         reserved       WDT1       reserved       CAN1       CAN0       reserved       PWM       reserved         RO       RO       RO       RO       RO       RO       RO       RW       RO       RO       RO       0	RW, reset 0x0000000         31       30       29       28       27       26       25       24       23       22       21       20       19       18         reserved       WDT1       reserved       CAN1       CAN0       reserved       PWM       reserved         RO       RO       RO       RO       RO       RO       RO       RO       RO       0       0       RO       RO       0       RO       RO       RO       0       RO       0       0       0       RO       0	R/W, reset 0x00000000         31       30       29       28       27       26       25       24       23       22       21       20       19       18       17         reserved       WDT1       reserved       CAN1       CAN0       reserved       PWM       reserved       ADC1         RO       RO       RO       RO       RO       RO       RO       RO       RO       O       O       O       O       RO       RO       RO       RO       RO       RO       RO       RO       O       O       O       O       O       O       O       O       O       O       RO       RO       RO       RO       RO       RO       RO       O

Bit/Field	Name	Туре	Reset	Description
31:29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	WDT1	R/W	0	WDT1 Reset Control
				When this bit is set, Watchdog Timer module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
27:26	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
25	CAN1	R/W	0	CAN1 Reset Control
				When this bit is set, CAN module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
24	CAN0	R/W	0	CAN0 Reset Control
				When this bit is set, CAN module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
23:21	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
20	PWM	R/W	0	PWM Reset Control
				When this bit is set, PWM module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
19:18	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
17	ADC1	R/W	0	ADC1 Reset Control When this bit is set, ADC module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
16	ADC0	R/W	0	ADC0 Reset Control When this bit is set, ADC module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
15:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT0	R/W	0	WDT0 Reset Control When this bit is set, Watchdog Timer module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

### Register 37: Software Reset Control 1 (SRCR1), offset 0x044

This register allows individual modules to be reset. Writes to this register are masked by the bits in the **Device Capabilities 2 (DC2)** register.

#### Software Reset Control 1 (SRCR1)

Base 0x400F.E000

29

28

27

26

25

24

Offset 0x044 Type R/W, reset 0x0000000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	EPI0	reserved	I2S0	reserved	COMP2	COMP1	COMP0		rese	rved		TIMER3	TIMER2	TIMER1	TIMER0
Туре	RO	R/W	RO	R/W	RO	R/W	R/W	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	I2C1	reserved	I2C0	rese	rved	QEI1	QEI0	rese	erved	SSI1	SSI0	reserved	UART2	UART1	UART0
Туре	RO	R/W	RO	R/W	RO	RO	R/W	R/W	RO	RO	R/W	R/W	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31		reserv	ed	R	0	0	com	patibility	ould not i with futu cross a re	ure produ	ucts, the	value of	a reserv	•	
	30		EPI	)	R/	W	0	EPI	0 Reset	Control						
								the r	registers	it is set, E are retur being se	med to th					

RO

R/W

RO

R/W

R/W

R/W

reserved

12S0

reserved

COMP2

COMP1

COMP0

0

0

0

0

0

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

#### I2S0 Reset Control

When this bit is set, I2S module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

#### Analog Comp 2 Reset Control

When this bit is set, Analog Comparator module 2 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.

Analog Comp 1 Reset Control When this bit is set, Analog Comparator module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.

#### 0 Analog Comp 0 Reset Control

When this bit is set, Analog Comparator module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.

Bit/Field	Name	Туре	Reset	Description
23:20	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	TIMER3	R/W	0	Timer 3 Reset Control
				Timer 3 Reset Control. When this bit is set, General-Purpose Timer module 3 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
18	TIMER2	R/W	0	Timer 2 Reset Control
				When this bit is set, General-Purpose Timer module 2 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
17	TIMER1	R/W	0	Timer 1 Reset Control
				When this bit is set, General-Purpose Timer module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
16	TIMER0	R/W	0	Timer 0 Reset Control
				When this bit is set, General-Purpose Timer module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	I2C1	R/W	0	I2C1 Reset Control
				When this bit is set, I2C module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Reset Control
				When this bit is set, I2C module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
11:10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9	QEI1	R/W	0	QEI1 Reset Control
				When this bit is set, QEI module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
8	QEI0	R/W	0	QEI0 Reset Control
				When this bit is set, QEI module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.

Bit/Field	Name	Туре	Reset	Description
7:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	R/W	0	SSI1 Reset Control
				When this bit is set, SSI module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
4	SSI0	R/W	0	SSI0 Reset Control
				When this bit is set, SSI module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	UART2	R/W	0	UART2 Reset Control
				When this bit is set, UART module 2 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
1	UART1	R/W	0	UART1 Reset Control
				When this bit is set, UART module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
0	UART0	R/W	0	UART0 Reset Control
				When this bit is set, UART module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.

## Register 38: Software Reset Control 2 (SRCR2), offset 0x048

This register allows individual modules to be reset. Writes to this register are masked by the bits in the Device Capabilities 4 (DC4) register.

#### Software Reset Control 2 (SRCR2)

Base 0x400F.E000 Offset 0x048 Type R/W, reset 0x00000000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	EPHY0	reserved	EMAC0				1		reserved						USB0
Туре	RO	R/W	RO	R/W	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rese	rved	UDMA		rese	rved		GPIOJ	GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Туре	RO	RO	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
30	EPHY0	R/W	0	PHY0 Reset Control
				When this bit is set, Ethernet PHY layer 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	EMAC0	R/W	0	MAC0 Reset Control
				When this bit is set, Ethernet MAC layer 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
27:17	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	USB0	R/W	0	USB0 Reset Control
				When this bit is set, USB module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
15:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	UDMA	R/W	0	Micro-DMA Reset Control
				When this bit is set, uDMA module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.

Bit/Field	Name	Туре	Reset	Description
12:9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	GPIOJ	R/W	0	Port J Reset Control When this bit is set, Port J module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
7	GPIOH	R/W	0	Port H Reset Control When this bit is set, Port H module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
6	GPIOG	R/W	0	Port G Reset Control When this bit is set, Port G module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
5	GPIOF	R/W	0	Port F Reset Control When this bit is set, Port F module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
4	GPIOE	R/W	0	Port E Reset Control When this bit is set, Port E module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
3	GPIOD	R/W	0	Port D Reset Control When this bit is set, Port D module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
2	GPIOC	R/W	0	Port C Reset Control When this bit is set, Port C module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
1	GPIOB	R/W	0	Port B Reset Control When this bit is set, Port B module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
0	GPIOA	R/W	0	Port A Reset Control When this bit is set, Port A module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.

# 6 Internal Memory

The LM3S9B92 microcontroller comes with 96 KB of bit-banded SRAM, internal ROM, and 256 KB of Flash memory. The Flash memory controller provides a user-friendly interface, making Flash memory programming a simple task. Flash memory protection can be applied to the Flash memory on a 2-KB block basis.

# 6.1 Block Diagram

Figure 6-1 on page 308 illustrates the internal memory blocks and control logic. The dashed boxes in the figure indicate registers residing in the System Control module.

#### Figure 6-1. Internal Memory Block Diagram



# 6.2 Functional Description

This section describes the functionality of the SRAM, ROM, and Flash memories.

**Note:** The μDMA controller can transfer data to and from the on-chip SRAM. However, because the Flash memory and ROM are located on a separate internal bus, it is not possible to transfer data from the Flash memory or ROM with the μDMA controller.

#### 6.2.1 SRAM

The internal SRAM of the Stellaris<sup>®</sup> devices is located at address 0x2000.0000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM provides bit-banding technology in the processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation. The bit-band base is located at address 0x2200.0000.

The bit-band alias is calculated by using the formula:

bit-band alias = bit-band base + (byte offset \* 32) + (bit number \* 4)

For example, if bit 3 at address 0x2000.1000 is to be modified, the bit-band alias is calculated as:

0x2200.0000 + (0x1000 \* 32) + (3 \* 4) = 0x2202.000C

With the alias address calculated, an instruction performing a read/write to address 0x2202.000C allows direct access to only bit 3 of the byte at address 0x2000.1000.

For details about bit-banding, see "Bit-Banding" on page 103.

**Note:** The SRAM is implemented using two 32-bit wide SRAM banks (separate SRAM arrays). The banks are partitioned such that one bank contains all even words (the even bank) and the other contains all odd words (the odd bank). A write access that is followed immediately by a read access to the same bank incurs a stall of a single clock cycle. However, a write to one bank followed by a read of the other bank can occur in successive clock cycles without incurring any delay.

#### 6.2.2 ROM

The internal ROM of the Stellaris device is located at address 0x0100.0000 of the device memory map. Detailed information on the ROM contents can be found in the *Stellaris*® *ROM User's Guide*.

The ROM contains the following components:

- Stellaris Boot Loader and vector table
- Stellaris Peripheral Driver Library (DriverLib) release for product-specific peripherals and interfaces
- Advanced Encryption Standard (AES) cryptography tables
- Cyclic Redundancy Check (CRC) error detection functionality

The boot loader is used as an initial program loader (when the Flash memory is empty) as well as an application-initiated firmware upgrade mechanism (by calling back to the boot loader). The Peripheral Driver Library APIs in ROM can be called by applications, reducing Flash memory requirements and freeing the Flash memory to be used for other purposes (such as additional features in the application). Advance Encryption Standard (AES) is a publicly defined encryption standard used by the U.S. Government and Cyclic Redundancy Check (CRC) is a technique to validate a span of data has the same contents as when previously checked.

#### 6.2.2.1 Boot Loader Overview

The Stellaris Boot Loader is used to download code to the Flash memory of a device without the use of a debug interface. When the core is reset, the user has the opportunity to direct the core to execute the ROM Boot Loader or the application in Flash memory by using any GPIO signal in Ports A-H as configured in the **Boot Configuration (BOOTCFG)** register.

At reset, the ROM is mapped over the Flash memory so that the ROM boot sequence is always executed. The boot sequence executed from ROM is as follows:

- 1. The BA bit (below) is cleared such that ROM is mapped to 0x01xx.xxxx and Flash memory is mapped to address 0x0.
- 2. The **BOOTCFG** register is read. If the EN bit is clear, the status of the specified GPIO pin is compared with the specified polarity. If the status matches the specified polarity, the ROM is mapped to address 0x0000.0000 and execution continues out of the ROM Boot Loader.
- **3.** If the status doesn't match the specified polarity, the data at address 0x0000.0004 is read, and if the data at this address is 0xFFF.FFFF, the ROM is mapped to address 0x0000.0000 and execution continues out of the ROM Boot Loader.
- 4. If there is data at address 0x0000.0004 that is not 0xFFFF.FFFF, the stack pointer (SP) is loaded from Flash memory at address 0x0000.0000 and the program counter (PC) is loaded from address 0x0000.0004. The user application begins executing.

The boot loader uses a simple packet interface to provide synchronous communication with the device. The speed of the boot loader is determined by the internal oscillator (PIOSC) frequency as it does not enable the PLL. The following serial interfaces can be used:

- UART0
- SSI0
- I<sup>2</sup>C0
- Ethernet

For simplicity, both the data format and communication protocol are identical for all serial interfaces.

**Note:** The Flash-memory-resident version of the Boot Loader also supports CAN and USB.

See the Stellaris® Boot Loader User's Guide for information on the boot loader software.

#### 6.2.2.2 Stellaris Peripheral Driver Library

The Stellaris Peripheral Driver Library contains a file called driverlib/rom.h that assists with calling the peripheral driver library functions in the ROM. The detailed description of each function is available in the *Stellaris*® *ROM User's Guide*. See the "Using the ROM" chapter of the *Stellaris*® *Peripheral Driver Library User's Guide* for more details on calling the ROM functions and using driverlib/rom.h.

A table at the beginning of the ROM points to the entry points for the APIs that are provided in the ROM. Accessing the API through these tables provides scalability; while the API locations may change in future versions of the ROM, the API tables will not. The tables are split into two levels; the main table contains one pointer per peripheral which points to a secondary table that contains one pointer per API that is associated with that peripheral. The main table is located at 0x0100.0010, right after the Cortex-M3 vector table in the ROM.

DriverLib functions are described in detail in the Stellaris® Peripheral Driver Library User's Guide.

Additional APIs are available for graphics and USB functions, but are not preloaded into ROM. The Stellaris Graphics Library provides a set of graphics primitives and a widget set for creating graphical user interfaces on Stellaris microcontroller-based boards that have a graphical display (for more information, see the *Stellaris*® *Graphics Library User's Guide*). The Stellaris USB Library is a set

of data types and functions for creating USB Device, Host or On-The-Go (OTG) applications on Stellaris microcontroller-based boards (for more information, see the *Stellaris*® *USB Library User's Guide*).

#### 6.2.2.3 Advanced Encryption Standard (AES) Cryptography Tables

AES is a strong encryption method with reasonable performance and size. AES is fast in both hardware and software, is fairly easy to implement, and requires little memory. AES is ideal for applications that can use pre-arranged keys, such as setup during manufacturing or configuration. Four data tables used by the XySSL AES implementation are provided in the ROM. The first is the forward S-box substitution table, the second is the reverse S-box substitution table, the third is the forward polynomial table, and the final is the reverse polynomial table. See the *Stellaris*® *ROM User's Guide* for more information on AES.

#### 6.2.2.4 Cyclic Redundancy Check (CRC) Error Detection

The CRC technique can be used to validate correct receipt of messages (nothing lost or modified in transit), to validate data after decompression, to validate that Flash memory contents have not been changed, and for other cases where the data needs to be validated. A CRC is preferred over a simple checksum (e.g. XOR all bits) because it catches changes more readily. See the *Stellaris*® *ROM User's Guide* for more information on CRC.

#### 6.2.3 Flash Memory

At system clock speeds of 50 MHz and below, the Flash memory is read in a single cycle. The Flash memory is organized as a set of 1-KB blocks that can be individually erased. An individual 32-bit word can be programmed to change bits from 1 to 0. In addition, a write buffer provides the ability to concurrently program 32 continuous words in Flash memory. Erasing a block causes the entire contents of the block to be reset to all 1s. The 1-KB blocks are paired into sets of 2-KB blocks that can be individually protected. The protection allows blocks to be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

Caution – The Stellaris Flash memory array has ECC which uses a test port into the Flash memory to continually scan the array for ECC errors and to correct any that are detected. This operation is transparent to the microcontroller. The BIST must scan the entire memory array occasionally to ensure integrity, taking about five minutes to do so. In systems where the microcontroller is frequently powered for less than five minutes, power should be removed from the microcontroller in a controlled manner to ensure proper operation. Software can request permission to power down the part using the USDREQ bit in the Flash Control (FCTL) register and wait to receive an acknowledge from the USDACK bit prior to removing power. If the microcontroller is powered down using this controlled method, the BIST engine keeps track of where it was in the memory array and it always scans the complete array after any aggregate of five minutes powered-on, regardless of the number of intervening power cycles. If the microcontroller is powered down before five minutes of being powered up, BIST starts again from wherever it left off before the last controlled power-down or from 0 if there never was a controlled power down. An occasional short power down is not a concern, but the microcontroller should not always be powered down frequently in an uncontrolled manner. The microcontroller can be power-cycled as frequently as necessary if it is powered-down in a controlled manner.

#### 6.2.3.1 Prefetch Buffer

The Flash memory controller has a prefetch buffer that is automatically used when the CPU frequency is greater than 50 MHz. In this mode, the Flash memory operates at half of the system clock. The prefetch buffer fetches two 32-bit words per clock allowing instructions to be fetched with no wait states while code is executing linearly. The fetch buffer includes a branch speculation mechanism that recognizes a branch and avoids extra wait states by not reading the next word pair. Also, short loop branches often stay in the buffer. As a result, some branches can be executed with no wait states. Other branches incur a single wait state.

#### 6.2.3.2 Flash Memory Protection

The user is provided two forms of Flash memory protection per 2-KB Flash memory block in four pairs of 32-bit wide registers. The policy for each protection form is controlled by individual bits (per policy per block) in the **FMPPEn** and **FMPREn** registers.

- Flash Memory Protection Program Enable (FMPPEn): If a bit is set, the corresponding block may be programmed (written) or erased. If a bit is cleared, the corresponding block may not be changed.
- Flash Memory Protection Read Enable (FMPREn): If a bit is set, the corresponding block may be executed or read by software or debuggers. If a bit is cleared, the corresponding block may only be executed, and contents of the memory block are prohibited from being read as data.

The policies may be combined as shown in Table 6-1 on page 312.

FMPPEn	FMPREn	Protection
0	0	Execute-only protection. The block may only be executed and may not be written or erased. This mode is used to protect code.
1	0	The block may be written, erased or executed, but not read. This combination is unlikely to be used.
0	1	Read-only protection. The block may be read or executed but may not be written or erased. This mode is used to lock the block from further modification while allowing any read or execute access.
1	1	No protection. The block may be written, erased, executed or read.

**Table 6-1. Flash Memory Protection Policy Combinations** 

A Flash memory access that attempts to read a read-protected block (**FMPREn** bit is set) is prohibited and generates a bus fault. A Flash memory access that attempts to program or erase a program-protected block (**FMPPEn** bit is set) is prohibited and can optionally generate an interrupt (by setting the AMASK bit in the **Flash Controller Interrupt Mask (FCIM)** register) to alert software developers of poorly behaving software during the development and debug phases. Note that if a **FMPREn** bit is cleared, all read accesses to the Flash memory block are disallowed, including any data accesses. Care must be taken not to store required data in a Flash memory block that has the associated **FMPREn** bit cleared.

The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. These settings create a policy of open access and programmability. The register bits may be changed by clearing the specific register bit. The changes are effective immediately, but are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing any type of reset sequence. The changes are committed using the **Flash Memory Control (FMC)** register. Details on programming these bits are discussed in "Non-Volatile Register Programming" on page 315.

#### 6.2.3.3 Interrupts

The Flash memory controller can generate interrupts when the following conditions are observed:

- Programming Interrupt signals when a program or erase action is complete.
- Access Interrupt signals when a program or erase action has been attempted on a 2-kB block of memory that is protected by its corresponding FMPPEn bit.

The interrupt events that can trigger a controller-level interrupt are defined in the **Flash Controller Masked Interrupt Status (FCMIS)** register (see page 324) by setting the corresponding MASK bits. If interrupts are not used, the raw interrupt status is always visible via the **Flash Controller Raw Interrupt Status (FCRIS)** register (see page 323).

Interrupts are always cleared (for both the **FCMIS** and **FCRIS** registers) by writing a 1 to the corresponding bit in the **Flash Controller Masked Interrupt Status and Clear (FCMISC)** register (see page 325).

#### 6.2.3.4 Flash Memory Programming

The Stellaris devices provide a user-friendly interface for Flash memory programming. All erase/program operations are handled via three registers: **Flash Memory Address (FMA)**, **Flash Memory Data (FMD)**, and **Flash Memory Control (FMC)**. Note that if the debug capabilities of the microcontroller have been deactivated, resulting in a "locked" state, a recovery sequence must be performed in order to reactivate the debug module. See "Recovering a "Locked" Microcontroller" on page 194.

During a Flash memory operation (write, page erase, or mass erase) access to the Flash memory is inhibited. As a result, instruction and literal fetches are held off until the Flash memory operation is complete. If instruction execution is required during a Flash memory operation, the code that is executing must be placed in SRAM and executed from there while the flash operation is in progress.

Caution – The Flash memory is divided into sectors of electrically separated address ranges of 4 KB each, aligned on 4 KB boundaries. Erase/program operations on a 1-KB page have an electrical effect on the other three 1-KB pages within the sector. A specific 1-KB page must be erased after 6 total erase/program cycles occur to the other pages within its 4-KB sector. The following sequence of operations on a 4-KB sector of Flash memory (Page 0..3) provides an example:

- Page 3 is erase and programmed with values.
- Page 0, Page 1, and Page 2 are erased and then programmed with values. At this point Page 3 has been affected by 3 erase/program cycles.
- Page 0, Page 1, and Page 2 are again erased and then programmed with values. At this point Page 3 has been affected by 6 erase/program cycles.
- If the contents of Page 3 must continue to be valid, Page 3 must be erased and reprogrammed before any other page in this sector has another erase or program operation.

#### To program a 32-bit word

- 1. Write source data to the **FMD** register.
- 2. Write the target address to the FMA register.

- 3. Write the Flash memory write key and the WRITE bit (a value of 0xA442.0001) to the FMC register.
- 4. Poll the **FMC** register until the WRITE bit is cleared.

**Important:** To ensure proper operation, two writes to the same word must be separated by an ERASE. The following two sequences are allowed:

- ERASE -> PROGRAM value -> PROGRAM 0x0000.0000
- ERASE -> PROGRAM value -> ERASE

The following sequence is NOT allowed:

■ ERASE -> PROGRAM value -> PROGRAM value

#### To perform an erase of a 1-KB page

- 1. Write the page address to the **FMA** register.
- 2. Write the Flash memory write key and the ERASE bit (a value of 0xA442.0002) to the FMC register.
- **3.** Poll the **FMC** register until the ERASE bit is cleared or, alternatively, enable the programming interrupt using the PMASK bit in the **FCIM** register.

#### To perform a mass erase of the Flash memory

- 1. Write the Flash memory write key and the MERASE bit (a value of 0xA442.0004) to the **FMC** register.
- 2. Poll the FMC register until the MERASE bit is cleared or, alternatively, enable the programming interrupt using the PMASK bit in the FCIM register.

#### 6.2.3.5 32-Word Flash Memory Write Buffer

A 32-word write buffer provides the capability to perform faster write accesses to the Flash memory by concurrently programing 32 words with a single buffered Flash memory write operation. The buffered Flash memory write operation takes the same amount of time as the single word write operation controlled by bit 0 in the **FMC** register. The data for the buffered write is written to the **Flash Write Buffer (FWBn)** registers.

The registers are 32-word aligned with Flash memory, and therefore the register **FWB0** corresponds with the address in **FMA** where bits [6:0] of **FMA** are all 0. **FWB1** corresponds with the address in **FMA** + 0x4 and so on. Only the **FWBn** registers that have been updated since the previous buffered Flash memory write operation are written. The **Flash Write Buffer Valid (FWBVAL)** register shows which registers have been written since the last buffered Flash memory write operation. This register contains a bit for each of the 32 **FWBn** registers, where bit[n] of **FWBVAL** corresponds to **FWBn**. The **FWBn** register has been updated if the corresponding bit in the **FWBVAL** register is set.

#### To program 32 words with a single buffered Flash memory write operation

1. Write the source data to the **FWBn** registers.

- 2. Write the target address to the FMA register. This must be a 32-word aligned address (that is, bits [6:0] in FMA must be 0s).
- **3.** Write the Flash memory write key and the WRBUF bit (a value of 0xA442.0001) to the **FMC2** register.
- 4. Poll the FMC2 register until the WRBUF bit is cleared or wait for the PMIS interrupt to be signaled.

#### 6.2.3.6 Non-Volatile Register Programming

**Note:** The **Boot Configuration (BOOTCFG)** register requires a POR before the committed changes take effect.

This section discusses how to update the registers shown in Table 6-2 on page 316 that are resident within the Flash memory itself. These registers exist in a separate space from the main Flash memory array and are not affected by an ERASE or MASS ERASE operation. With the exception of the **Boot Configuration (BOOTCFG)** register, the settings in these registers can be written, their functions verified, and their values read back before they are committed, at which point they become non-volatile. If a value in one of these registers has not been committed, any type of reset restores the last committed value or the default value if the register has never been committed. Once the register contents are committed, the only way to restore the factory default values is to perform the sequence described in "Recovering a "Locked" Microcontroller" on page 194.

To write to a non-volatile register:

- Bits can only be changed from 1 to 0.
- For all registers except the **BOOTCFG** register, write the data to the register address provided in the register description. For the **BOOTCFG** register, write the data to the **FMD** register.
- The registers can be read to verify their contents. To verify what is to be stored in the BOOTCFG register, read the FMD register. Reading the BOOTCFG register returns the previously committed value or the default value if the register has never been committed.
- The new values are effectively immediately for all registers except BOOTCFG, as the new value for the register is not stored in the register until it has been committed.
- Prior to committing the register value, any type of reset restores the last committed value or the default value if the register has never been committed.

To commit a new value to a non-volatile register:

- Write the data as described above.
- Write to the **FMA** register the value shown in Table 6-2 on page 316.
- Write the Flash memory write key and set the COMT bit in the **FMC** register. These values must be written to the **FMC** register at the same time.
- Committing a non-volatile register has the same timing as a write to regular Flash memory, defined by T<sub>PROG</sub>, as shown in Table 26-16 on page 1317. Software can poll the COMT bit in the FMC register to determine when the operation is complete, or an interrupt can be enabled by setting the PMASK bit in the FCIM register.
- When committing the BOOTCFG register, the INVDRIS bit in the FCRIS register is set if a bit that has already been committed as a 0 is attempted to be committed as a 1.

- Once the value has been committed, any type of reset has no effect on the register contents.
- Changes to the **BOOTCFG** register are effective after the next reset.
- The NW bit in the USER\_REG0, USER\_REG1, USER\_REG2, USER\_REG3, and BOOTCFG registers is cleared when the register is committed. Once this bit is cleared, additional changes to the register are not allowed.
- Important: After being committed, these registers can only be restored to their factory default values by performing the sequence described in "Recovering a "Locked" Microcontroller" on page 194. The mass erase of the main Flash memory array caused by the sequence is performed prior to restoring these registers.

Register to be Committed **FMA** Value **Data Source** FMPRE0 FMPRE0 0x0000.0000 FMPRE1 0x0000.0002 FMPRE1 FMPRF2 FMPRE2 0x0000.0004 FMPRE3 0x0000.0006 FMPRE3 FMPPF0 0x0000.0001 **FMPPF0** FMPPE1 0x0000.0003 FMPPE1 FMPPE2 FMPPE2 0x0000.0005 FMPPF3 FMPPE3 0x0000.0007 USER REG0 0x8000.0000 USER REG0 USER\_REG1 0x8000.0001 USER\_REG1 USER REG2 USER REG2 0x8000.0002 USER REG3 USER REG3 0x8000.0003 BOOTCFG 0x7510.0000 FMD

Table 6-2. User-Programmable Flash Memory Resident Registers

# 6.3 Register Map

Table 6-3 on page 316 lists the ROM Controller register and the Flash memory and control registers. The offset listed is a hexadecimal increment to the register's address. The Flash memory register offsets are relative to the Flash memory control base address of 0x400F.D000. The ROM and Flash memory protection register offsets are relative to the System Control base address of 0x400F.E000.

Table 6-3. Flash Register Map

Offset	Name	Туре	Reset	Description	See page
Flash Me	mory Registers (Flash Co	ontrol Offs	set)		
0x000	FMA	R/W	0x0000.0000	Flash Memory Address	318
0x004	FMD	R/W	0x0000.0000	Flash Memory Data	319
0x008	FMC	R/W	0x0000.0000	Flash Memory Control	320
0x00C	FCRIS	RO	0x0000.0000	Flash Controller Raw Interrupt Status	323
0x010	FCIM	R/W	0x0000.0000	Flash Controller Interrupt Mask	324

Offset	Name	Туре	Reset	Description	See page
0x014	FCMISC	R/W1C	0x0000.0000	Flash Controller Masked Interrupt Status and Clear	325
0x020	FMC2	R/W	0x0000.0000	Flash Memory Control 2	326
0x030	FWBVAL	R/W	0x0000.0000	Flash Write Buffer Valid	327
0x0F8	FCTL	R/W	0x0000.0000	Flash Control	328
0x100 - 0x17C	FWBn	R/W	0x0000.0000	Flash Write Buffer n	329
Memory I	Registers (System Contro	ol Offset)			
0x0F0	RMCTL	R/W1C	-	ROM Control	330
0x130	FMPRE0	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 0	331
0x200	FMPRE0	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 0	331
0x134	FMPPE0	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 0	332
0x400	FMPPE0	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 0	332
0x1D0	BOOTCFG	R/W	0xFFFF.FFFE	Boot Configuration	333
0x1E0	USER_REG0	R/W	0xFFFF.FFFF	User Register 0	335
0x1E4	USER_REG1	R/W	0xFFFF.FFFF	User Register 1	336
0x1E8	USER_REG2	R/W	0xFFFF.FFFF	User Register 2	337
0x1EC	USER_REG3	R/W	0xFFFF.FFFF	User Register 3	338
0x204	FMPRE1	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 1	339
0x208	FMPRE2	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 2	340
0x20C	FMPRE3	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 3	341
0x404	FMPPE1	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 1	342
0x408	FMPPE2	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 2	343
0x40C	FMPPE3	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 3	344

#### Table 6-3. Flash Register Map (continued)

# 6.4 Flash Memory Register Descriptions (Flash Control Offset)

This section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the Flash control base address of 0x400F.D000.

## Register 1: Flash Memory Address (FMA), offset 0x000

During a write operation, this register contains a 4-byte-aligned address and specifies where the data is written. During erase operations, this register contains a 1 KB-aligned CPU byte address and specifies which block is erased. Note that the alignment requirements must be met by software or the results of the operation are unpredictable.

	t 0x000 R/W, res	et 0x0000	0.0000															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
ſ		1	1	1		1	reser	ved	1 I	I	1	1	1	1	OFF	I SET		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Γ	OFFSET															1		
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
В	lit/Field		Nan	ne	Ту	ре	Reset	Des	Description									
:	31:18		reserved RO				0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.										
	17:0		OFFSET		R/W		0x0	Add	Address Offset Address offset in Flash memory where operation is performed, except for non-volatile registers (see "Non-Volatile Register Programming" on page 315 for details on values for this field).									
							for r											

Flash Memory Address (FMA) Base 0x400F.D000

July 03, 2014

## Register 2: Flash Memory Data (FMD), offset 0x004

This register contains the data to be written during the programming cycle or read during the read cycle. Note that the contents of this register are undefined for a read access of an execute-only block. This register is not used during erase cycles.



July 03, 2014

### Register 3: Flash Memory Control (FMC), offset 0x008

When this register is written, the Flash memory controller initiates the appropriate access cycle for the location specified by the **Flash Memory Address (FMA)** register (see page 318). If the access is a write access, the data contained in the **Flash Memory Data (FMD)** register (see page 319) is written to the specified address.

This register must be the final register written and initiates the memory operation. The four control bits in the lower byte of this register are used to initiate memory operations.

Care must be taken not to set multiple control bits as the results of such an operation are unpredictable.

Caution – If any of bits [15:4] are written to 1, the device may become inoperable. These bits should always be written to 0. In all registers, the value of a reserved bit should be preserved across a read-modify-write operation.

Base Offse	0x400F.E t 0x008	-	ntrol (FN 0.0000	IC)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	1		1		, , ,		1 1	WR	KEY			1	r 1	1 1		
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1		, ,	res	erved		· · ·			1	COMT	MERASE	ERASE	WRITE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
В	it/Field		Nam	ie	Тур	be	Reset	Des	cription							
	31:16		WRK	EY	W	О	0x0000	Flas	h Memo	ry Write	Key					
								of ac into regis	ccidental this field	Flash m for a Fla	nemory v ash men	writes. Th	ne value e to occu	to minimiz 0xA442 ur. Writes A read of	must be to the <b>F</b>	written MC
	15:4		reserv	/ed	R	C	0x00	com	patibility	with futu	ure prod		value of	erved bit f a reserv on.	•	

Bit/Field	Name	Туре	Reset	Description
3	COMT	R/W	0	Commit Register Value
				This bit is used to commit writes to Flash-memory-resident registers and to monitor the progress of that process.
				Value Description
				1 Set this bit to commit (write) the register value to a Flash-memory-resident register.
				When read, a 1 indicates that the previous commit access is not complete.
				0 A write of 0 has no effect on the state of this bit.
				When read, a 0 indicates that the previous commit access is complete.
				See "Non-Volatile Register Programming" on page 315 for more information on programming Flash-memory-resident registers.
2	MERASE	R/W	0	Mass Erase Flash Memory
				This bit is used to mass erase the Flash main memory and to monitor the progress of that process.
				Value Description
				1 Set this bit to erase the Flash main memory.
				When read, a 1 indicates that the previous mass erase access is not complete.
				0 A write of 0 has no effect on the state of this bit.
				When read, a 0 indicates that the previous mass erase access is complete.
				For information on erase time, see "Flash Memory" on page 1317.
1	ERASE	R/W	0	Erase a Page of Flash Memory
				This bit is used to erase a page of Flash memory and to monitor the progress of that process.
				Value Description
				1 Set this bit to erase the Flash memory page specified by the contents of the <b>FMA</b> register.
				When read, a 1 indicates that the previous page erase access is not complete.
				0 A write of 0 has no effect on the state of this bit.
				When read, a 0 indicates that the previous page erase access is complete.
				For information on erase time, see "Flash Memory" on page 1317.

Bit/Field	Name	Туре	Reset	Description
0	WRITE	R/W	0	Write a Word into Flash Memory
				This bit is used to write a word into Flash memory and to monitor the progress of that process.
				Value Description
				1 Set this bit to write the data stored in the <b>FMD</b> register into the Flash memory location specified by the contents of the <b>FMA</b> register.
				When read, a 1 indicates that the write update access is not complete.
				0 A write of 0 has no effect on the state of this bit.
				When read, a 0 indicates that the previous write update access is complete.

For information on programming time, see "Flash Memory" on page 1317.

### Register 4: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C

This register indicates that the Flash memory controller has an interrupt condition. An interrupt is sent to the interrupt controller only if the corresponding **FCIM** register bit is set.

Base 0x400F.D000 Offset 0x00C Type RO, reset 0x0000.0000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
[		1	1			r –	1 1	rese			1		1		1				
<b>Г</b> уре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
		•	•			•	reserve	ed			•	•	I		PRIS	ARIS			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
в	it/Field		Nam		Ту	ne	Reset	Dee	cription										
D			Indii		i y	þe	Reset	Des	cription										
		reser	ved	R	0	0x0000.000	00 Software should not rely on the value of a reserved bit. To pro compatibility with future products, the value of a reserved bit s preserved across a read-modify-write operation.												
	1		PRI	S	RO 0 Programming Raw Interrupt Status														
					This bit provides status on programming cyc actions generated through the <b>FMC</b> or <b>FMC2</b> and page 326).								0,						
								Valu	ue Desc	ription									
								1 The programming or erase cycle has comp						complete	eted.				
								0 The programming or erase cycle has no							completed.				
								This status is sent to the interrupt controller when the PMASK bit in the FCIM register is set.											
						This bit is cleared by writing a 1 to the PMISC bit in the FCMISC register.													
	0		ARI	S	R	0	0	Acce	ess Raw	Interrup	ot Status								
								Valu	ue Desc	ription									
								1	mem	ory that		cts the p	•		l block of or that bl				
								0	No ao mem		as tried to	o improp	erly proo	gram or e	erase the	e Flash			
						This status is sent to the interrupt controller when the AMASK bit in the FCIM register is set.													
								This	bit is cle	ared by	writing a	1 to the	AMISC <b>b</b>	it in the <b>F</b>	CMISC	register.			

## Register 5: Flash Controller Interrupt Mask (FCIM), offset 0x010

This register controls whether the Flash memory controller generates interrupts to the controller.

Flash Controller Interrupt Mask (FCIM) Base 0x400F.D000 Offset 0x010 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
[		1				ï	1 1	rese	rved	ſ	1	1		1	1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1				Î	reserve	ed			1	Ì		1	PMASK	SK AMASK		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0		
E	Bit/Field		Name Type Reset						Description									
	31:2		reserv	ved	R	0	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.										
	1		PMA	SK	R/	W	0	Prog	grammin	g Interru	pt Mask							
								This bit controls the reporting of the programming raw interrupt state to the interrupt controller.								t status		
								Valu	ue Desc	ription								
								<ol> <li>An interrupt is sent to the interrupt controller when is set.</li> </ol>						hen the I	PRIS bit			
								0	The PRIS interrupt is suppressed and not sent to the interrupt controller.									
	0		AMA	SK	R/	W	0	Acce	ess Inter	rupt Ma	sk							
								This bit controls the reporting of the access raw interrupt status to the interrupt controller.										
								Valu	Value Description									
								1	An in is se		s sent to	the inter	rupt con	troller w	hen the P	ARIS bit		
								0	The contr		errupt is	suppres	sed and	not ser	t to the ir	nterrupt		
# Register 6: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014

Flash Controller Masked Interrupt Status and Clear (FCMISC)

This register provides two functions. First, it reports the cause of an interrupt by indicating which interrupt source or sources are signalling the interrupt. Second, it serves as the method to clear the interrupt reporting.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[	ſ		1	1			r r	reserv	ved		I	r	1	r	1	1
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[	r		1	1			reserve	d			r	r	1	r	PMISC	AMIS
pe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1 0
В	it/Field		Nan	ne	Ty	ре	Reset	Desci	ription							
	31:2		reser	ved	R	C	0x0000.000	comp	atibility	with futu	ure prod	ucts, the		a reser	t. To prov ved bit sł	
	1		PMI	SC	R/M	/1C	0	Progr	ammin	g Maske	d Interru	ipt Statu	s and Cl	ear		
								Value	e Desc	ription						
								1					an unma ning cycl		terrupt w eted.	as
										•	this bit o er (see p			l also th	e pris b	oit in tl
								0		-	a 0 indica not occu		a progra	Imming	cycle cor	nplete
									A wri	te of 0 h	as no ef	fect on t	he state	of this b	it.	
	0		AMIS	SC	R/M	/1C	0	Acces	ss Mas	ked Inter	rrupt Sta	tus and	Clear			
								Value	e Desc	ription						
								1	signa a blo	iled beca ck of Fla	ause a p Ish mem	rogram o ory that	or erase a	action w	terrupt w as attem protection	pted of
										0	this bit o er (see p			l also th	e aris b	oit in tl
								0	Whe occu		a 0 indica	ates that	no impro	oper acc	cesses ha	ave
									A wri	te of 0 h	as no ef	fect on t	he state	of this b	it	

## Register 7: Flash Memory Control 2 (FMC2), offset 0x020

When this register is written, the Flash memory controller initiates the appropriate access cycle for the location specified by the Flash Memory Address (FMA) register (see page 318). If the access is a write access, the data contained in the Flash Write Buffer (FWB) registers is written.

This register must be the final register written as it initiates the memory operation.

Туре	0x400F.D t 0x020 R/W, rese		.0000													
,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Γ	ľ	1		I I			1 1	WRK	ΈY		1	1		Ì	I	1
ype L	WO	WO	WO	WO	WO	WO	WO	wo	WO	WO	WO	WO	WO	WO	WO	WO
eset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					1			reserved								WRBUF
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0
В	it/Field		Nam	ne	Ту	ре	Reset	Desc	ription							
	31:16		WRK	EV	W	0	0x0000	Floop	Momo	ry Write	Kov					
	15:1		reserv	ved	R	0	0x000	of actinto t this w Softw	cidental his field VRKEY V vare sho	Flash m for a wr alue are	nemory i ite to oc ignored rely on t	y, which i writes. Th cur. Write I. A read he value	ne value es to the of this fi of a res	0xA442 FMC2 r eld return erved bit	must be egister v ns the v	e writter without alue 0. vide
												ucts, the dify-write			ed bit s	hould b
	0		WRB	UF	R/	W	0	Buffe	ered Flas	sh Memo	ory Write	9				
								This	bit is us	ed to sta	art a buff	ered writ	e to Flas	sh memo	ory.	
								Valu	e Desc	ription						
								1				e data sto the conte			-	rs to the
												ates that is not co		ious bufi	fered Fl	ash
								0	A wri	te of 0 h	as no ef	fect on th	ne state	of this bi	t.	
									Wher	n read. a	0 indica	ates that	the prev	ious buf	fered Fl	ach
										-		is compl	•			4511

## Register 8: Flash Write Buffer Valid (FWBVAL), offset 0x030

This register provides a bitwise status of which **FWBn** registers have been written by the processor since the last write of the Flash memory write buffer. The entries with a 1 are written on the next write of the Flash memory write buffer. This register is cleared after the write operation by hardware. A protection violation on the write operation also clears this status.

Software can program the same 32 words to various Flash memory locations by setting the FWB[n] bits after they are cleared by the write operation. The next write operation then uses the same data as the previous one. In addition, if a **FWBn** register change should not be written to Flash memory, software can clear the corresponding FWB[n] bit to preserve the existing data when the next write operation occurs.

Flash Write Buffer Valid (FWBVAL) Base 0x400F.D000 Offset 0x030 Type R/W, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 FWB[n] R/W Type Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 7 15 13 12 9 6 3 2 0 14 11 10 5 4 1 FWB[n] R/W Туре 0 0 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Reset Description Туре 31:0 FWB[n] R/W 0x0 Flash Memory Write Buffer Value Description 1 The corresponding FWBn register has been updated since the last buffer write operation and is ready to be written to Flash memory. 0 The corresponding FWBn register has no new data to be written. Bit 0 corresponds to FWB0, offset 0x100, and bit 31 corresponds to FWB31, offset 0x13C.

Flash Control (FCTL)

## Register 9: Flash Control (FCTL), offset 0x0F8

This register is used to ensure that the microcontroller is powered down in a controlled fashion in systems where power is cycled more frequently than once every five minutes. The USDREQ bit should be set to indicate that power is going to be turned off. Software should poll the USDACK bit to determine when it is acceptable to power down.

Offset	0x400F. t 0x0F8 R/W, res	D000 set 0x000	00.000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	I	1	i i	1 1	reserve	d		I	1	1	1	1	1
Type eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1		i	reserve	ed I		1	r	1	1	1	USDACK	USDREC
Гуре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
eset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	lit/Field		Nan	ne	Ту	ре	Reset	Descri	ption							
	31:2		reser	ved	R	0	0x0000.000	compa	tibility	with fut	ure prod	he value ucts, the dify-write	value of	a reser	•	
	1		USDA	АСК	R	0	0			1033 01						
							0	User S	hut D	own Ack		-				
							0					-				
							U		Desc	own Ack ription	nowled	-				
							U	Value	Desc The i	own Ack ription nicrocor	nowled	ge	wered d	own.	own.	
							U	Value 1 0	Desc The I The I	own Ack ription microcor microcor	nowled ntroller c	ge an be po	owered d t be pow	own. /ered dc		
	0		USDF	REQ	R/	W	0	Value 1 0 This bi	Desc The I The I t shou	own Ack ription microcor microcor	ntroller o ntroller o ntroller o t within	ge an be po annot ye	owered d t be pow	own. /ered dc		
	0		USDF	REQ	R/	W		Value 1 0 This bi User S	Desc The I The I t shou	own Ack ription microcor microcor ıld be se	ntroller o ntroller o ntroller o t within	ge an be po annot ye	owered d t be pow	own. /ered dc		
	0		USDF	REQ	R/	W		Value 1 0 This bi User S	Desc The I The I t shou thut D	own Ack rription microcor microcor uld be se own Rec rription	nowled ntroller o ntroller o t within quest	ge an be po annot ye	wered d t be pow setting t	own. /ered do	REQ <b>bit</b> .	ır.

## Register 10: Flash Write Buffer n (FWBn), offset 0x100 - 0x17C

These 32 registers hold the contents of the data to be written into the Flash memory on a buffered Flash memory write operation. The offset selects one of the 32-bit registers. Only **FWBn** registers that have been updated since the preceding buffered Flash memory write operation are written into the Flash memory, so it is not necessary to write the entire bank of registers in order to write 1 or 2 words. The **FWBn** registers are written into the Flash memory with the **FWB0** register corresponding to the address contained in **FMA**. **FWB1** is written to the address **FMA**+0x4 etc. Note that only data bits that are 0 result in the Flash memory being modified. A data bit that is 1 leaves the content of the Flash memory bit at its previous value.



## 6.5 Memory Register Descriptions (System Control Offset)

The remainder of this section lists and describes the registers that reside in the System Control address space, in numerical order by address offset. Registers in this section are relative to the System Control base address of 0x400F.E000.

### Register 11: ROM Control (RMCTL), offset 0x0F0

This register provides control of the ROM controller state. This register offset is relative to the System Control base address of 0x400F.E000.

At reset, the ROM is mapped over the Flash memory so that the ROM boot sequence is always executed. The boot sequence executed from ROM is as follows:

- 1. The BA bit (below) is cleared such that ROM is mapped to 0x01xx.xxxx and Flash memory is mapped to address 0x0.
- 2. The **BOOTCFG** register is read. If the EN bit is clear, the status of the specified GPIO pin is compared with the specified polarity. If the status matches the specified polarity, the ROM is mapped to address 0x0000.0000 and execution continues out of the ROM Boot Loader.
- **3.** If the status doesn't match the specified polarity, the data at address 0x0000.0004 is read, and if the data at this address is 0xFFF.FFFF, the ROM is mapped to address 0x0000.0000 and execution continues out of the ROM Boot Loader.
- 4. If there is data at address 0x0000.0004 that is not 0xFFFF.FFFF, the stack pointer (SP) is loaded from Flash memory at address 0x0000.0000 and the program counter (PC) is loaded from address 0x0000.0004. The user application begins executing.

Base Offse	/I Contr 0x400F.E t 0x0F0 R/W1C, 1		CTL)													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1			[	т т	rese	rved	[	1	I	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1				т т	reserved			1	I	1	I	1	BA
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
E	lit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:1		reserv	/ed	R	0	0x0000.00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv		vide hould be
	0		BA		R/W	/1C	1	Boo	t Alias							
								Valu	ue Desc	ription						
								1	The	nicrocor	ntroller's	ROM ap	pears at	address	s 0x0.	
								0	The	Flash me	emory is	at addre	ess 0x0.			
								This	bit is cle	eared by	writing	a 1 to thi	s bit pos	ition.		

## Register 12: Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200

**Note:** This register is aliased for backwards compatability.

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). Flash memory up to a total of 64 KB is controlled by this register. Other **FMPREn** registers (if any) provide protection for other 64K blocks. This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. Once committed, the only way to restore the factory default value of this register is to perform the sequence detailed in "Recovering a "Locked" Microcontroller" on page 194. For additional information, see "Flash Memory Protection" on page 312.

Flash Memory Protection Read Enable 0 (FMPRE0)

Base 0x400F.E000 Offset 0x130 and 0x200

Type R/W, reset 0xFFFF.FFFF



Value Description

0xFFFFFFF Bits [31:0] each enable protection on a 2-KB block of Flash memory up to the total of 64 KB.

## Register 13: Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400

Note: This register is aliased for backwards compatability.

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). Flash memory up to a total of 64 KB is controlled by this register. Other **FMPPEn** registers (if any) provide protection for other 64K blocks. This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. Once committed, the only way to restore the factory default value of this register is to perform the sequence detailed in "Recovering a "Locked" Microcontroller" on page 194. For additional information, see "Flash Memory Protection" on page 312.

Flash Memory Protection Program Enable 0 (FMPPE0)

Base 0x400F.E000 Offset 0x134 and 0x400

Type R/W, reset 0xFFFF.FFFF



Value Description

0xFFFFFFF Bits [31:0] each enable protection on a 2-KB block of Flash memory up to the total of 64 KB.

## Register 14: Boot Configuration (BOOTCFG), offset 0x1D0

Note: Offset is relative to System Control base address of 0x400FE000.

This register provides configuration of a GPIO pin to enable the ROM Boot Loader as well as a write-once mechanism to disable external debugger access to the device. Upon reset, the user has the opportunity to direct the core to execute the ROM Boot Loader or the application in Flash memory by using any GPIO signal from Ports A-H as configured by the bits in this register. If the EN bit is set or the specified pin does not have the required polarity, the system control module checks address 0x000.0004 to see if the Flash memory has a valid reset vector. If the data at address 0x0000.0004 is 0xFFFF.FFFF, then it is assumed that the Flash memory has not yet been programmed, and the core executes the ROM Boot Loader. The DBG0 bit (bit 0) is set to 0 from the factory and the DBG1 bit (bit 1) is set to 1, which enables external debuggers. Clearing the DBG1 bit disables any external debugger access to the device permanently, starting with the next power-up cycle of the device. The NW bit (bit 31) indicates that the register has not yet been committed and is controlled through hardware to ensure that the register is only committed once. Prior to being committed, bits can only be changed from 1 to 0. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. Once committed, the only way to restore the factory default value of this register is to perform the sequence detailed in "Recovering a "Locked" Microcontroller" on page 194.

## Boot Configuration (BOOTCFG)

Base 0x400F.E000 Offset 0x1D0

Type R/W, reset 0xFFFF.FFFE

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	NW		ſ			[	1 1		reserved							
Туре	R/W	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		PORT			PIN		POL	EN			rese	rved			DBG1	DBG0
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31		NW	/	R/	W	1	Not	Written							
								com	en set, th imitted. V imitted a	Vhen cle	ar, this b	it specif	ies that t			
	30:16		reserv	ved	R	0	0x7FFF	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	

Bit/Field	Name	Туре	Reset	Description
15:13	PORT	R/W	0x7	Boot GPIO Port This field selects the port of the GPIO port pin that enables the ROM boot loader at reset.
				Value Description
				0x0 Port A
				0x1 Port B
				0x2 Port C
				0x3 Port D
				0x4 Port E
				0x5 Port F
				0x6 Port G
				0x7 Port H
12:10	PIN	R/W	0x7	Boot GPIO Pin
				This field selects the pin number of the GPIO port pin that enables the ROM boot loader at reset.
				Value Description
				0x0 Pin 0
				0x1 Pin 1
				0x2 Pin 2
				0x3 Pin 3
				0x4 Pin 4
				0x5 Pin 5
				0x6 Pin 6
				0x7 Pin 7
9	POL	R/W	0x1	Boot GPIO Polarity
				When set, this bit selects a high level for the GPIO port pin to enable the ROM boot loader at reset. When clear, this bit selects a low level for the GPIO port pin.
8	EN	R/W	0x1	Boot GPIO Enable
				Clearing this bit enables the use of a GPIO pin to enable the ROM Boot Loader at reset. When this bit is set, the contents of address 0x0000.0004 are checked to see if the Flash memory has been programmed. If the contents are not 0xFFF.FFFF, the core executes out of Flash memory. If the Flash has not been programmed, the core executes out of ROM.
7:2	reserved	RO	0x3F	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	DBG1	R/W	1	Debug Control 1 The DBG1 bit must be 1 and DBG0 must be 0 for debug to be available.
0	DBG0	R/W	0x0	Debug Control 0 The DBG1 bit must be 1 and DBG0 must be 0 for debug to be available.

## Register 15: User Register 0 (USER\_REG0), offset 0x1E0

Note: Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be committed once. Bit 31 indicates that the register is available to be committed and is controlled through hardware to ensure that the register is only committed once. Prior to being committed, bits can only be changed from 1 to 0. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device. Once committed, the only way to restore the factory default value of this register is to perform the sequence detailed in "Recovering a "Locked" Microcontroller" on page 194.

Base Offse	r Regist 0x400F.E t 0x1E0 R/W, rese	000	SER_R	EG0)												
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	NW		1 1		I		г г		DATA		1	I	1	1	1	
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		1 1					DA	ATA		I	I		I	I	·
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
В	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31		NM	/	R/	W	1	Not	Written							
								com	en set, th nmitted. V nmitted a	Vhen cle	ear, this l	oit specif	fies that f			
	30:0		DAT	A	R/	W 0>	<7FFFFFF	Con	r Data Itains the be com			. This fie	ld is initi	alized to	all 1s ar	าd can

## Register 16: User Register 1 (USER\_REG1), offset 0x1E4

Note: Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

Use	r Regist	ter 1 (U	SER_R	EG1)												
Offset	0x400F.E t 0x1E4 R/W, rese	E000 et 0xFFFf	F.FFFF													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[	NW		1		· ·		1 1		DATA			1	1		1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	r		I		, , ,		1 1	DA	I I ATA			1	ı – – – – – – – – – – – – – – – – – – –		1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
В	it/Field		Nam	ne	Тур	e	Reset	Des	cription							
	31		NW	/	R/\	V	1	Not	Written							
								com	en set, th nmitted. V nmitted ar	Vhen cle	ear, this l	oit specif	ies that t			
	30:0		DAT	A	R/\	V 0	x7FFFFFF	F Use	r Data							
									tains the			. This fie	ld is initia	alized to	all 1s ar	nd can

## Register 17: User Register 2 (USER\_REG2), offset 0x1E8

**Note:** Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

Use	r Regist	ter 2 (U	SER_R	EG2)												
Offse	0x400F.E t 0x1E8 R/W, rese		F.FFFF													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ĺ	NW				, , ,		1 1		DATA			I	1	1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	ľ				, , ,		1 1	DA	ATA	1		1	1 1	1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
В	it/Field		Nam	ie	Тур	e	Reset	Des	scription							
	31		NM	/	R/\	N	1	Not	Written							
								com	en set, th nmitted. V nmitted ar	Vhen cle	ear, this b	oit specit	fies that t			
	30:0		DAT	A	R/\	N 0:	x7FFFFFF	F Use	er Data							
									ntains the / be comr			. This fie	eld is initia	alized to	all 1s ar	nd can

## Register 18: User Register 3 (USER\_REG3), offset 0x1EC

Note: Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

Use	r Regist	ter 3 (U	SER_R	EG3)												
Offse	0x400F.E t 0x1EC R/W, rese		F.FFFF													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ĺ	NW		I		, ,		1 1		DATA	[	1	ſ	1	r 1	1	1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	ľ		I		, , ,		1 1	DA	ATA		1		1 1			
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1 Bit/Field	1	1 Nam	1	1 Typ	1	1 Reset	1 Des	1 cription	1	1	1	1	1	1	1
D			Indii		i yi	Je	Resei	Des	cription							
	31		NW	/	R/	N	1	Not	Written							
								com	en set, th imitted. V imitted a	Vhen cle	ear, this t	oit specif	ies that t			
	30:0		DAT	A	R/	W 0	x7FFFFFF	F Use	r Data							
									tains the			. This fie	ld is initi	alized to	all 1s ar	nd can

### Register 19: Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204

Note: Offset is relative to System Control base address of 0x400FE000.

Flash Memory Protection Read Enable 1 (FMPRE1)

This register stores the read-only protection bits for each 2-KB flash block (FMPPEn stores the execute-only bits). Flash memory up to a total of 64 KB is controlled by this register. Other FMPREn registers (if any) provide protection for other 64K blocks. This register is loaded during the power-on reset sequence. The factory settings for the FMPREn and FMPPEn registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. Once committed, the only way to restore the factory default value of this register is to perform the sequence detailed in "Recovering a "Locked" Microcontroller" on page 194. If the Flash memory size on the device is less than 64 KB, this register usually reads as zeroes, but software should not rely on these bits to be zero. For additional information, see "Flash Memory Protection" on page 312.

Base 0x400F.E000 Offset 0x204 Type R/W, reset 0xFFFF.FFFF 25 22 31 30 29 28 27 24 23 21 20 19 17 16 26 18 READ ENABLE R/W R/W R/W R/W R/W R/W R/W R/M R/W R/W R/W R/W R/W R/W R/W Туре Reset 1 1 1 1 1 1 1 1 1 1 1 12 15 14 13 11 10 9 8 7 6 5 4 3 2 1 0 READ ENABLE Туре R/W Reset 1 1 1 1 1 1 1 1 1 1 1 1 Bit/Field Name Туре Reset Description 31:0 READ ENABLE R/W 0xFFFFFFF Flash Read Enable Configures 2-KB flash blocks to be read or executed only. The policies may be combined as shown in Table 6-1 on page 312.

Value Description

0xFFFFFFF Bits [31:0] each enable protection on a 2-KB block of Flash memory in memory range from 65 to 128 KB.

### Register 20: Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). Flash memory up to a total of 64 KB is controlled by this register. Other **FMPREn** registers (if any) provide protection for other 64K blocks. This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. Once committed, the only way to restore the factory default value of this register is to perform the sequence detailed in "Recovering a "Locked" Microcontroller" on page 194. If the Flash memory size on the device is less than 128 KB, this register usually reads as zeroes, but software should not rely on these bits to be zero. For additional information, see "Flash Memory Protection" on page 312.

Flash Memory Protection Read Enable 2 (FMPRE2)

Base 0x400F.E000

Offset 0x208 Type R/W, reset 0xFFF.FFF

25 22 31 30 29 28 27 24 23 21 20 17 16 26 19 18 READ ENABLE R/W R/W R/W R/W R/W R/W R/W R/M R/W R/W R/W R/W R/W R/W R/W Туре Reset 1 1 1 1 1 1 1 1 1 1 1 12 15 14 13 11 10 9 8 7 6 5 4 3 2 1 0 READ ENABLE Туре R/W Reset 1 1 1 1 1 1 1 1 1 1 1 Bit/Field Name Туре Reset Description 31:0 READ ENABLE R/W 0xFFFFFFF Flash Read Enable Configures 2-KB flash blocks to be read or executed only. The policies may be combined as shown in Table 6-1 on page 312.

Value Description

0xFFFFFFF Bits [31:0] each enable protection on a 2-KB block of Flash memory in the range from 129 to 192 KB.

### Register 21: Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (FMPPEn stores the execute-only bits). Flash memory up to a total of 64 KB is controlled by this register. Other FMPREn registers (if any) provide protection for other 64K blocks. This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. Once committed, the only way to restore the factory default value of this register is to perform the sequence detailed in "Recovering a "Locked" Microcontroller" on page 194. If the Flash memory size on the device is less than 192 KB, this register usually reads as zeroes, but software should not rely on these bits to be zero. For additional information, see "Flash Memory Protection" on page 312.

Offset 0x20C Type R/W, reset 0xFFFF.FFFF 25 22 31 30 29 28 27 24 23 21 20 19 17 16 26 18 READ ENABLE R/W R/W R/W R/W R/W R/W R/W R/M R/W R/W R/W R/W R/W R/W R/W Туре Reset 1 1 1 1 1 1 1 1 1 1 1 12 15 14 13 11 10 9 8 7 6 5 4 3 2 1 0 READ ENABLE Туре R/W Reset 1 1 1 1 1 1 1 1 1 1 1 1 Bit/Field Name Туре Reset Description 31:0 READ ENABLE R/W 0xFFFFFFF Flash Read Enable Configures 2-KB flash blocks to be read or executed only. The policies may be combined as shown in Table 6-1 on page 312.

Flash Memory Protection Read Enable 3 (FMPRE3)

Base 0x400F.E000

Value Description

0xFFFFFFF Bits [31:0] each enable protection on a 2-KB block of Flash memory in the range from 193 to 256 KB.

## Register 22: Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). Flash memory up to a total of 64 KB is controlled by this register. Other **FMPPEn** registers (if any) provide protection for other 64K blocks. This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. Once committed, the only way to restore the factory default value of this register is to perform the sequence detailed in "Recovering a "Locked" Microcontroller" on page 194. If the Flash memory size on the device is less than 64 KB, this register usually reads as zeroes, but software should not rely on these bits to be zero. For additional information, see "Flash Memory Protection" on page 312.

Flash Memory Protection Program Enable 1 (FMPPE1) Base 0x400F.E000 Offset 0x404

Type R/W, reset 0xFFFF.FFFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			[			ſ	PROG_I	ENABLE		ſ			ſ		1
D/\\/	D/M/	D/M/	D/M/	D///		D/M/	D/M		D/M/		D/M/		D/\\/	D/M	
FV VV	FX/ V V	F(/ V V	FV/ V V	F\/ V V	FX/ V V	FV/ V V	F\/ V V	R/ W	FV/VV	FV/ V V	F(/ V V	FX/ V V	F\/ V V	F\/ V V	F\/ V V
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		[	[	1	1	r	PROG_I	ENABLE	ſ	1			r	ſ	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	R/W 1 15	R/W R/W 1 1 15 14	R/W R/W R/W 1 1 1 15 14 13	R/W R/W R/W 1 1 1 1 15 14 13 12	R/W R/W R/W R/W R/W 1 1 1 1 1 1 15 14 13 12 11	R/W     R/W <th>R/W R/W R/W R/W R/W R/W   1 1 1 1 1   15 14 13 12 11 10 9</th> <th>R/W     R/W     R/W<th>R/W     R/W     R/W<th>R/W R/W R/W<th>R/W R/W R/W<th>RW   RW   <td< th=""><th>R/W   R/W   R</th><th>R/W R/W R/W<th>R/W   R/W   R</th></th></td<></th></th></th></th></th>	R/W R/W R/W R/W R/W R/W   1 1 1 1 1   15 14 13 12 11 10 9	R/W     R/W <th>R/W     R/W     R/W<th>R/W R/W R/W<th>R/W R/W R/W<th>RW   RW   <td< th=""><th>R/W   R/W   R</th><th>R/W R/W R/W<th>R/W   R/W   R</th></th></td<></th></th></th></th>	R/W     R/W <th>R/W R/W R/W<th>R/W R/W R/W<th>RW   RW   <td< th=""><th>R/W   R/W   R</th><th>R/W R/W R/W<th>R/W   R/W   R</th></th></td<></th></th></th>	R/W <th>R/W R/W R/W<th>RW   RW   <td< th=""><th>R/W   R/W   R</th><th>R/W R/W R/W<th>R/W   R/W   R</th></th></td<></th></th>	R/W <th>RW   RW   <td< th=""><th>R/W   R/W   R</th><th>R/W R/W R/W<th>R/W   R/W   R</th></th></td<></th>	RW   RW <td< th=""><th>R/W   R/W   R</th><th>R/W R/W R/W<th>R/W   R/W   R</th></th></td<>	R/W   R	R/W <th>R/W   R/W   R</th>	R/W   R

Bit/Field Name Type Reset Description

31:0 PROG\_ENABLE R/W 0xFFFFFFF Flash Programming Enable

Configures 2-KB flash blocks to be execute only. The policies may be combined as shown in Table 6-1 on page 312.

Value Description

0xFFFFFFF Bits [31:0] each enable protection on a 2-KB block of Flash memory in memory range from 65 to 128 KB.

## Register 23: Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408

**Note:** Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). Flash memory up to a total of 64 KB is controlled by this register. Other **FMPPEn** registers (if any) provide protection for other 64K blocks. This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. Once committed, the only way to restore the factory default value of this register is to perform the sequence detailed in "Recovering a "Locked" Microcontroller" on page 194. If the Flash memory size on the device is less than 128 KB, this register usually reads as zeroes, but software should not rely on these bits to be zero. For additional information, see "Flash Memory Protection" on page 312.

Flash Memory Protection Program Enable 2 (FMPPE2) Base 0x400F.E000 Offset 0x408

Type R/W, reset 0xFFFF.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	I		ı ı	I	1	PROG_I	ENABLE	[	I	1		ſ	I	1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I			1	I	I	PROG_I	ENABLE		I	1				
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit/Field Name Type Reset Description

31:0 PROG\_ENABLE R/W 0xFFFFFFFF Flash Programming Enable

FFFFF Flash Programming Enable

Configures 2-KB flash blocks to be execute only. The policies may be combined as shown in Table 6-1 on page 312.

Value Description

0xFFFFFFF Bits [31:0] each enable protection on a 2-KB block of Flash memory in the range from 129 to 192 KB.

## Register 24: Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). Flash memory up to a total of 64 KB is controlled by this register. Other **FMPPEn** registers (if any) provide protection for other 64K blocks. This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. Once committed, the only way to restore the factory default value of this register is to perform the sequence detailed in "Recovering a "Locked" Microcontroller" on page 194. If the Flash memory size on the device is less than 192 KB, this register usually reads as zeroes, but software should not rely on these bits to be zero. For additional information, see "Flash Memory Protection" on page 312.

Flash Memory Protection Program Enable 3 (FMPPE3) Base 0x400F.E000

Base 0x400F.E00 Offset 0x40C

Type R/W, reset 0xFFFF.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1		1	1	PROG_	ENABLE	1	1	1	1	1	I	I
Type Reset	R/W 1															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1		1	1	PROG_	ENABLE	1	1	1	1 1	1	1	1
Туре	R/W															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit/Field Name Type Reset Description

31:0 PROG\_ENABLE R/W 0xFFFFFFF Flash Programming Enable

Configures 2-KB flash blocks to be execute only. The policies may be combined as shown in Table 6-1 on page 312.

Value Description

0xFFFFFFF Bits [31:0] each enable protection on a 2-KB block of Flash memory in the range from 193 to 256 KB.

## 7 Micro Direct Memory Access (µDMA)

The LM3S9B92 microcontroller includes a Direct Memory Access (DMA) controller, known as micro-DMA ( $\mu$ DMA). The  $\mu$ DMA controller provides a way to offload data transfer tasks from the Cortex<sup>TM</sup>-M3 processor, allowing for more efficient use of the processor and the available bus bandwidth. The  $\mu$ DMA controller can perform transfers between memory and peripherals. It has dedicated channels for each supported on-chip module and can be programmed to automatically perform transfers between peripherals and memory as the peripheral is ready to transfer more data. The  $\mu$ DMA controller provides the following features:

- ARM<sup>®</sup> PrimeCell<sup>®</sup> 32-channel configurable µDMA controller
- Support for memory-to-memory, memory-to-peripheral, and peripheral-to-memory in multiple transfer modes
  - Basic for simple transfer scenarios
  - Ping-pong for continuous data flow
  - Scatter-gather for a programmable list of up to 256 arbitrary transfers initiated from a single request
- Highly flexible and configurable channel operation
  - Independently configured and operated channels
  - Dedicated channels for supported on-chip modules
  - Primary and secondary channel assignments
  - One channel each for receive and transmit path for bidirectional modules
  - Dedicated channel for software-initiated transfers
  - Per-channel configurable priority scheme
  - Optional software-initiated requests for any channel
- Two levels of priority
- Design optimizations for improved bus access performance between µDMA controller and the processor core
  - µDMA controller access is subordinate to core access
  - RAM striping
  - Peripheral bus segmentation
- Data sizes of 8, 16, and 32 bits
- Transfer size is programmable in binary steps from 1 to 1024
- Source and destination address increment size of byte, half-word, word, or no increment

Maskable peripheral requests

## 7.1 Block Diagram

#### Figure 7-1. µDMA Block Diagram



## 7.2 Functional Description

The  $\mu$ DMA controller is a flexible and highly configurable DMA controller designed to work efficiently with the microcontroller's Cortex-M3 processor core. It supports multiple data sizes and address increment schemes, multiple levels of priority among DMA channels, and several transfer modes to allow for sophisticated programmed data transfers. The  $\mu$ DMA controller's usage of the bus is always subordinate to the processor core, so it never holds up a bus transaction by the processor. Because the  $\mu$ DMA controller is only using otherwise-idle bus cycles, the data transfer bandwidth it provides is essentially free, with no impact on the rest of the system. The bus architecture has been optimized to greatly enhance the ability of the processor core and the  $\mu$ DMA controller to efficiently share the on-chip bus, thus improving performance. The optimizations include RAM striping and peripheral bus segmentation, which in many cases allow both the processor core and the  $\mu$ DMA controller to access the bus and perform simultaneous data transfers.

The  $\mu$ DMA controller can transfer data to and from the on-chip SRAM. However, because the Flash memory and ROM are located on a separate internal bus, it is not possible to transfer data from the Flash memory or ROM with the  $\mu$ DMA controller.

Each peripheral function that is supported has a dedicated channel on the  $\mu$ DMA controller that can be configured independently. The  $\mu$ DMA controller implements a unique configuration method using channel control structures that are maintained in system memory by the processor. While simple transfer modes are supported, it is also possible to build up sophisticated "task" lists in memory that allow the  $\mu$ DMA controller to perform arbitrary-sized transfers to and from arbitrary locations as part of a single transfer request. The  $\mu$ DMA controller also supports the use of ping-pong buffering to accommodate constant streaming of data to or from a peripheral.

Each channel also has a configurable arbitration size. The arbitration size is the number of items that are transferred in a burst before the  $\mu$ DMA controller rearbitrates for channel priority. Using the arbitration size, it is possible to control exactly how many items are transferred to or from a peripheral each time it makes a  $\mu$ DMA service request.

#### 7.2.1 Channel Assignments

µDMA channels 0-31 are assigned to peripherals according to the following table. The **DMA Channel Assignment (DMACHASGN)** register (see page 394) can be used to specify the primary or secondary assignment. If the primary function is not available on this microcontroller, the secondary function becomes the primary function. If the secondary function is not available, the primary function is the only option.

**Note:** Channels noted in the table as "Available for software" may be assigned to peripherals in the future. However, they are currently available for software use. Channel 30 is dedicated for software use.

The USB endpoints mapped to  $\mu$ DMA channels 0-3 can be changed with the **USBDMASEL** register (see page 1112).

Because of the way the  $\mu$ DMA controller interacts with peripherals, the  $\mu$ DMA channel for the peripheral must be enabled in order for the  $\mu$ DMA controller to be able to read and write the peripheral registers, even if a different  $\mu$ DMA channel is used to perform the  $\mu$ DMA transfer. To minimize confusion and chance of software errors, it is best practice to use a peripheral's  $\mu$ DMA channel for performing all  $\mu$ DMA transfers for that peripheral, even if it is processor-triggered and using AUTO mode, which could be considered a software transfer. Note that if the software channel is used, interrupts occur on the dedicated  $\mu$ DMA interrupt vector. If the peripheral channel is used, then the interrupt occurs on the interrupt vector for the peripheral.

µDMA Channel	Primary Assignment	Secondary Assignment
0	USB Endpoint 1 Receive	UART2 Receive
1	USB Endpoint 1 Transmit	UART2 Transmit
2	USB Endpoint 2 Receive	General-Purpose Timer 3A
3	USB Endpoint 2 Transmit	General-Purpose Timer 3B
4	USB Endpoint 3 Receive	General-Purpose Timer 2A
5	USB Endpoint 3 Transmit	General-Purpose Timer 2B
6	Ethernet Receive	General-Purpose Timer 2A
7	Ethernet Transmit	General-Purpose Timer 2B
8	UART0 Receive	UART1 Receive
9	UART0 Transmit	UART1 Transmit
10	SSI0 Receive	SSI1 Receive
11	SSI0 Transmit	SSI1 Transmit
12	Available for software	UART2 Receive
13	Available for software	UART2 Transmit
14	ADC0 Sample Sequencer 0	General-Purpose Timer 2A
15	ADC0 Sample Sequencer 1	General-Purpose Timer 2B
16	ADC0 Sample Sequencer 2	Available for software
17	ADC0 Sample Sequencer 3	Available for software

#### Table 7-1. µDMA Channel Assignments

µDMA Channel	Primary Assignment	Secondary Assignment
18	General-Purpose Timer 0A	General-Purpose Timer 1A
19	General-Purpose Timer 0B	General-Purpose Timer 1B
20	General-Purpose Timer 1A	EPI0 NBRFIFO
21	General-Purpose Timer 1B	EPI0 WFIFO
22	UART1 Receive	Available for software
23	UART1 Transmit	Available for software
24	SSI1 Receive	ADC1 Sample Sequencer 0
25	SSI1 Transmit	ADC1 Sample Sequencer 1
26	Available for software	ADC1 Sample Sequencer 2
27	Available for software	ADC1 Sample Sequencer 3
28	I <sup>2</sup> S0 Receive	Available for software
29	I <sup>2</sup> S0 Transmit	Available for software
30	Dedicated for software use	I
31	Reserved	

### 7.2.2 Priority

The µDMA controller assigns priority to each channel based on the channel number and the priority level bit for the channel. Channel number 0 has the highest priority and as the channel number increases, the priority of a channel decreases. Each channel has a priority level bit to provide two levels of priority: default priority and high priority. If the priority level bit is set, then that channel has higher priority than all other channels at default priority. If multiple channels are set for high priority, then the channel number is used to determine relative priority among all the high priority channels.

The priority bit for a channel can be set using the DMA Channel Priority Set (DMAPRIOSET) register and cleared with the DMA Channel Priority Clear (DMAPRIOCLR) register.

#### 7.2.3 Arbitration Size

When a  $\mu$ DMA channel requests a transfer, the  $\mu$ DMA controller arbitrates among all the channels making a request and services the  $\mu$ DMA channel with the highest priority. Once a transfer begins, it continues for a selectable number of transfers before rearbitrating among the requesting channels again. The arbitration size can be configured for each channel, ranging from 1 to 1024 item transfers. After the  $\mu$ DMA controller transfers the number of items specified by the arbitration size, it then checks among all the channels making a request and services the channel with the highest priority.

If a lower priority  $\mu$ DMA channel uses a large arbitration size, the latency for higher priority channels is increased because the  $\mu$ DMA controller completes the lower priority burst before checking for higher priority requests. Therefore, lower priority channels should not use a large arbitration size for best response on high priority channels.

The arbitration size can also be thought of as a burst size. It is the maximum number of items that are transferred at any one time in a burst. Here, the term arbitration refers to determination of  $\mu$ DMA channel priority, not arbitration for the bus. When the  $\mu$ DMA controller arbitrates for the bus, the processor always takes priority. Furthermore, the  $\mu$ DMA controller is held off whenever the processor must perform a bus transaction on the same bus, even in the middle of a burst transfer.

## 7.2.4 Request Types

The  $\mu$ DMA controller responds to two types of requests from a peripheral: single or burst. Each peripheral may support either or both types of requests. A single request means that the peripheral is ready to transfer one item, while a burst request means that the peripheral is ready to transfer multiple items.

The  $\mu$ DMA controller responds differently depending on whether the peripheral is making a single request or a burst request. If both are asserted, and the  $\mu$ DMA channel has been set up for a burst transfer, then the burst request takes precedence. See Table 7-2 on page 349, which shows how each peripheral supports the two request types.

Peripheral	Single Request Signal	Burst Request Signal
ADC	None	Sequencer IE bit
EPI WFIFO	None	WFIFO Level (configurable)
EPI NBRFIFO	None	NBRFIFO Level (configurable)
Ethernet TX	TX FIFO empty	None
Ethernet RX	RX packet received	None
General-Purpose Timer	None	Trigger event
I <sup>2</sup> S TX	None	FIFO service request
I <sup>2</sup> S RX	None	FIFO service request
SSI TX	TX FIFO Not Full	TX FIFO Level (fixed at 4)
SSI RX	RX FIFO Not Empty	RX FIFO Level (fixed at 4)
UART TX	TX FIFO Not Full	TX FIFO Level (configurable)
UART RX	RX FIFO Not Empty	RX FIFO Level (configurable)
USB TX	None	FIFO TXRDY
USB RX	None	FIFO RXRDY

#### Table 7-2. Request Type Support

#### 7.2.4.1 Single Request

When a single request is detected, and not a burst request, the  $\mu$ DMA controller transfers one item and then stops to wait for another request.

#### 7.2.4.2 Burst Request

When a burst request is detected, the  $\mu$ DMA controller transfers the number of items that is the lesser of the arbitration size or the number of items remaining in the transfer. Therefore, the arbitration size should be the same as the number of data items that the peripheral can accommodate when making a burst request. For example, the UART generates a burst request based on the FIFO trigger level. In this case, the arbitration size should be set to the amount of data that the FIFO can transfer when the trigger level is reached. A burst transfer runs to completion once it is started, and cannot be interrupted, even by a higher priority channel. Burst transfers complete in a shorter time than the same number of non-burst transfers.

It may be desirable to use only burst transfers and not allow single transfers. For example, perhaps the nature of the data is such that it only makes sense when transferred together as a single unit rather than one piece at a time. The single request can be disabled by using the **DMA Channel Useburst Set (DMAUSEBURSTSET)** register. By setting the bit for a channel in this register, the µDMA controller only responds to burst requests for that channel.

### 7.2.5 Channel Configuration

The  $\mu$ DMA controller uses an area of system memory to store a set of channel control structures in a table. The control table may have one or two entries for each  $\mu$ DMA channel. Each entry in the table structure contains source and destination pointers, transfer size, and transfer mode. The control table can be located anywhere in system memory, but it must be contiguous and aligned on a 1024-byte boundary.

Table 7-3 on page 350 shows the layout in memory of the channel control table. Each channel may have one or two control structures in the control table: a primary control structure and an optional alternate control structure. The table is organized so that all of the primary entries are in the first half of the table, and all the alternate structures are in the second half of the table. The primary entry is used for simple transfer modes where transfers can be reconfigured and restarted after each transfer is complete. In this case, the alternate control structures are not used and therefore only the first half of the table must be allocated in memory; the second half of the control table is not necessary, and that memory can be used for something else. If a more complex transfer mode is used such as ping-pong or scatter-gather, then the alternate control structure is also used and memory space should be allocated for the entire table.

Any unused memory in the control table may be used by the application. This includes the control structures for any channels that are unused by the application as well as the unused control word for each channel.

Offset	Channel
0x0	0, Primary
0x10	1, Primary
0x1F0	31, Primary
0x200	0, Alternate
0x210	1, Alternate
0x3F0	31, Alternate

#### Table 7-3. Control Structure Memory Map

Table 7-4 shows an individual control structure entry in the control table. Each entry is aligned on a 16-byte boundary. The entry contains four long words: the source end pointer, the destination end pointer, the control word, and an unused entry. The end pointers point to the ending address of the transfer and are inclusive. If the source or destination is non-incrementing (as for a peripheral register), then the pointer should point to the transfer address.

#### Table 7-4. Channel Control Structure

Offset	Description
0x000	Source End Pointer
0x004	Destination End Pointer
0x008	Control Word
0x00C	Unused

The control word contains the following fields:

Source and destination data sizes

- Source and destination address increment size
- Number of transfers before bus arbitration
- Total number of items to transfer
- Useburst flag
- Transfer mode

The control word and each field are described in detail in " $\mu$ DMA Channel Control Structure" on page 368. The  $\mu$ DMA controller updates the transfer size and transfer mode fields as the transfer is performed. At the end of a transfer, the transfer size indicates 0, and the transfer mode indicates "stopped." Because the control word is modified by the  $\mu$ DMA controller, it must be reconfigured before each new transfer. The source and destination end pointers are not modified, so they can be left unchanged if the source or destination addresses remain the same.

Prior to starting a transfer, a µDMA channel must be enabled by setting the appropriate bit in the **DMA Channel Enable Set (DMAENASET)** register. A channel can be disabled by setting the channel bit in the **DMA Channel Enable Clear (DMAENACLR)** register. At the end of a complete µDMA transfer, the controller automatically disables the channel.

#### 7.2.6 Transfer Modes

The µDMA controller supports several transfer modes. Two of the modes support simple one-time transfers. Several complex modes support a continuous flow of data.

#### 7.2.6.1 Stop Mode

While Stop is not actually a transfer mode, it is a valid value for the mode field of the control word. When the mode field has this value, the  $\mu$ DMA controller does not perform any transfers and disables the channel if it is enabled. At the end of a transfer, the  $\mu$ DMA controller updates the control word to set the mode to Stop.

#### 7.2.6.2 Basic Mode

In Basic mode, the  $\mu$ DMA controller performs transfers as long as there are more items to transfer, and a transfer request is present. This mode is used with peripherals that assert a  $\mu$ DMA request signal whenever the peripheral is ready for a data transfer. Basic mode should not be used in any situation where the request is momentary even though the entire transfer should be completed. For example, a software-initiated transfer creates a momentary request, and in Basic mode, only the number of transfers specified by the ARBSIZE field in the **DMA Channel Control Word (DMACHCTL)** register is transferred on a software request, even if there is more data to transfer.

When all of the items have been transferred using Basic mode, the  $\mu$ DMA controller sets the mode for that channel to Stop.

#### 7.2.6.3 Auto Mode

Auto mode is similar to Basic mode, except that once a transfer request is received, the transfer runs to completion, even if the  $\mu$ DMA request is removed. This mode is suitable for software-triggered transfers. Generally, Auto mode is not used with a peripheral.

When all the items have been transferred using Auto mode, the  $\mu$ DMA controller sets the mode for that channel to Stop.

#### 7.2.6.4 Ping-Pong

Ping-Pong mode is used to support a continuous data flow to or from a peripheral. To use Ping-Pong mode, both the primary and alternate data structures must be implemented. Both structures are set up by the processor for data transfer between memory and a peripheral. The transfer is started using the primary control structure. When the transfer using the primary control structure is complete, the µDMA controller reads the alternate control structure for that channel to continue the transfer. Each time this happens, an interrupt is generated, and the processor can reload the control structure for the just-completed transfer. Data flow can continue indefinitely this way, using the primary and alternate control structures to switch back and forth between buffers as the data flows to or from the peripheral.

Refer to Figure 7-2 on page 353 for an example showing operation in Ping-Pong mode.





#### 7.2.6.5 Memory Scatter-Gather

Memory Scatter-Gather mode is a complex mode used when data must be transferred to or from varied locations in memory instead of a set of contiguous locations in a memory buffer. For example, a gather  $\mu$ DMA operation could be used to selectively read the payload of several stored packets of a communication protocol and store them together in sequence in a memory buffer.

In Memory Scatter-Gather mode, the primary control structure is used to program the alternate control structure from a table in memory. The table is set up by the processor software and contains a list of control structures, each containing the source and destination end pointers, and the control word for a specific transfer. The mode of each control word must be set to Scatter-Gather mode. Each entry in the table is copied in turn to the alternate structure where it is then executed. The  $\mu$ DMA controller alternates between using the primary control structure to copy the next transfer instruction from the list and then executing the new transfer instruction. The end of the list is marked by programming the control word for the last entry to use Auto transfer mode. Once the last transfer is performed using Auto mode, the  $\mu$ DMA controller stops. A completion interrupt is generated only after the last transfer. It is possible to loop the list by having the last entry copy the primary control structure to point back to the beginning of the list (or to a new list). It is also possible to trigger a set of other channels to perform a transfer, either directly, by programming a write to the software trigger for another channel, or indirectly, by causing a peripheral action that results in a  $\mu$ DMA request.

By programming the  $\mu$ DMA controller using this method, a set of up to 256 arbitrary transfers can be performed based on a single  $\mu$ DMA request.

Refer to Figure 7-3 on page 355 and Figure 7-4 on page 356, which show an example of operation in Memory Scatter-Gather mode. This example shows a *gather* operation, where data in three separate buffers in memory is copied together into one buffer. Figure 7-3 on page 355 shows how the application sets up a  $\mu$ DMA task list in memory that is used by the controller to perform three sets of copy operations from different locations in memory. The primary control structure for the channel that is used for the operation is configured to copy from the task list to the alternate control structure.

Figure 7-4 on page 356 shows the sequence as the  $\mu$ DMA controller performs the three sets of copy operations. First, using the primary control structure, the  $\mu$ DMA controller loads the alternate control structure with task A. It then performs the copy operation specified by task A, copying the data from the source buffer A to the destination buffer. Next, the  $\mu$ DMA controller again uses the primary control structure to load task B into the alternate control structure, and then performs the B operation with the alternate control structure. The process is repeated for task C.



Figure 7-3. Memory Scatter-Gather, Setup and Configuration

#### NOTES:

- 1. Application has a need to copy data items from three separate locations in memory into one combined buffer.
- 2. Application sets up μDMA "task list" in memory, which contains the pointers and control configuration for three μDMA copy "tasks."
- 3. Application sets up the channel primary control structure to copy each task configuration, one at a time, to the alternate control structure, where it is executed by the μDMA controller.
- 4. The SRC and DST pointers in the task list must point to the last location in the corresponding buffer.



#### Figure 7-4. Memory Scatter-Gather, µDMA Copy Sequence

#### 7.2.6.6 Peripheral Scatter-Gather

Peripheral Scatter-Gather mode is very similar to Memory Scatter-Gather, except that the transfers are controlled by a peripheral making a  $\mu$ DMA request. Upon detecting a request from the peripheral, the  $\mu$ DMA controller uses the primary control structure to copy one entry from the list to the alternate control structure and then performs the transfer. At the end of this transfer, the next transfer is started only if the peripheral again asserts a  $\mu$ DMA request. The  $\mu$ DMA controller continues to perform transfers from the list only when the peripheral is making a request, until the last transfer is complete. A completion interrupt is generated only after the last transfer.

By using this method, the  $\mu$ DMA controller can transfer data to or from a peripheral from a set of arbitrary locations whenever the peripheral is ready to transfer data.

Refer to Figure 7-5 on page 358 and Figure 7-6 on page 359, which show an example of operation in Peripheral Scatter-Gather mode. This example shows a gather operation, where data from three separate buffers in memory is copied to a single peripheral data register. Figure 7-5 on page 358 shows how the application sets up a  $\mu$ DMA task list in memory that is used by the controller to perform three sets of copy operations from different locations in memory. The primary control structure for the channel that is used for the operation is configured to copy from the task list to the alternate control structure.

Figure 7-6 on page 359 shows the sequence as the  $\mu$ DMA controller performs the three sets of copy operations. First, using the primary control structure, the  $\mu$ DMA controller loads the alternate control structure with task A. It then performs the copy operation specified by task A, copying the data from the source buffer A to the peripheral data register. Next, the  $\mu$ DMA controller again uses the primary control structure to load task B into the alternate control structure, and then performs the B operation with the alternate control structure. The process is repeated for task C.





NOTES:

- 1. Application has a need to copy data items from three separate locations in memory into a peripheral data register.
- 2. Application sets up μDMA "task list" in memory, which contains the pointers and control configuration for three μDMA copy "tasks."
- 3. Application sets up the channel primary control structure to copy each task configuration, one at a time, to the alternate control structure, where it is executed by the μDMA controller.



#### Figure 7-6. Peripheral Scatter-Gather, µDMA Copy Sequence

## 7.2.7 Transfer Size and Increment

The  $\mu$ DMA controller supports transfer data sizes of 8, 16, or 32 bits. The source and destination data size must be the same for any given transfer. The source and destination address can be auto-incremented by bytes, half-words, or words, or can be set to no increment. The source and destination address increment values can be set independently, and it is not necessary for the address increment to match the data size as long as the increment is the same or larger than the data size. For example, it is possible to perform a transfer using 8-bit data size, but using an address increment of full words (4 bytes). The data to be transferred must be aligned in memory according to the data size (8, 16, or 32 bits).

Table 7-5 shows the configuration to read from a peripheral that supplies 8-bit data.

#### Table 7-5. µDMA Read Example: 8-Bit Peripheral

Field	Configuration
Source data size	8 bits
Destination data size	8 bits
Source address increment	No increment
Destination address increment	Byte
Source end pointer	Peripheral read FIFO register
Destination end pointer	End of the data buffer in memory

#### 7.2.8 Peripheral Interface

Each peripheral that supports  $\mu$ DMA has a single request and/or burst request signal that is asserted when the peripheral is ready to transfer data (see Table 7-2 on page 349). The request signal can be disabled or enabled using the **DMA Channel Request Mask Set (DMAREQMASKSET)** and **DMA Channel Request Mask Clear (DMAREQMASKCLR)** registers. The  $\mu$ DMA request signal is disabled, or masked, when the channel request mask bit is set. When the request is not masked, the  $\mu$ DMA channel is configured correctly and enabled, and the peripheral asserts the request signal, the  $\mu$ DMA controller begins the transfer.

**Note:** When using µDMA to transfer data to and from a peripheral, the peripheral must disable all interrupts to the NVIC.

When a  $\mu$ DMA transfer is complete, the  $\mu$ DMA controller generates an interrupt, see "Interrupts and Errors" on page 361 for more information.

For more information on how a specific peripheral interacts with the  $\mu$ DMA controller, refer to the DMA Operation section in the chapter that discusses that peripheral.

#### 7.2.9 Software Request

One  $\mu$ DMA channel is dedicated to software-initiated transfers. This channel also has a dedicated interrupt to signal completion of a  $\mu$ DMA transfer. A transfer is initiated by software by first configuring and enabling the transfer, and then issuing a software request using the **DMA Channel Software Request (DMASWREQ)** register. For software-based transfers, the Auto transfer mode should be used.

It is possible to initiate a transfer on any channel using the **DMASWREQ** register. If a request is initiated by software using a peripheral  $\mu$ DMA channel, then the completion interrupt occurs on the interrupt vector for the peripheral instead of the software interrupt vector. Any channel may be used for software requests as long as the corresponding peripheral is not using  $\mu$ DMA for data transfer.
## 7.2.10 Interrupts and Errors

When a  $\mu$ DMA transfer is complete, the  $\mu$ DMA controller generates a completion interrupt on the interrupt vector of the peripheral. Therefore, if  $\mu$ DMA is used to transfer data for a peripheral and interrupts are used, then the interrupt handler for that peripheral must be designed to handle the  $\mu$ DMA transfer completion interrupt. If the transfer uses the software  $\mu$ DMA channel, then the completion interrupt occurs on the dedicated software  $\mu$ DMA interrupt vector (see Table 7-6 on page 361).

When  $\mu$ DMA is enabled for a peripheral, the  $\mu$ DMA controller stops the normal transfer interrupts for a peripheral from reaching the interrupt controller (the interrupts are still reported in the peripheral's interrupt registers). Thus, when a large amount of data is transferred using  $\mu$ DMA, instead of receiving multiple interrupts from the peripheral as data flows, the interrupt controller receives only one interrupt when the transfer is complete. Unmasked peripheral error interrupts continue to be sent to the interrupt controller.

If the  $\mu$ DMA controller encounters a bus or memory protection error as it attempts to perform a data transfer, it disables the  $\mu$ DMA channel that caused the error and generates an interrupt on the  $\mu$ DMA error interrupt vector. The processor can read the **DMA Bus Error Clear (DMAERRCLR)** register to determine if an error is pending. The ERRCLR bit is set if an error occurred. The error can be cleared by writing a 1 to the ERRCLR bit.

Table 7-6 shows the dedicated interrupt assignments for the  $\mu$ DMA controller.

#### Table 7-6. µDMA Interrupt Assignments

Interrupt	Assignment
46	µDMA Software Channel Transfer
47	µDMA Error

# 7.3 Initialization and Configuration

## 7.3.1 Module Initialization

Before the µDMA controller can be used, it must be enabled in the System Control block and in the peripheral. The location of the channel control structure must also be programmed.

The following steps should be performed one time during system initialization:

- 1. The µDMA peripheral must be enabled in the System Control block. To do this, set the UDMA bit of the System Control **RCGC2** register (see page 292).
- 2. Enable the µDMA controller by setting the MASTEREN bit of the DMA Configuration (DMACFG) register.
- Program the location of the channel control table by writing the base address of the table to the DMA Channel Control Base Pointer (DMACTLBASE) register. The base address must be aligned on a 1024-byte boundary.

## 7.3.2 Configuring a Memory-to-Memory Transfer

µDMA channel 30 is dedicated for software-initiated transfers. However, any channel can be used for software-initiated, memory-to-memory transfer if the associated peripheral is not being used.

### 7.3.2.1 Configure the Channel Attributes

First, configure the channel attributes:

- 1. Program bit 30 of the DMA Channel Priority Set (DMAPRIOSET) or DMA Channel Priority Clear (DMAPRIOCLR) registers to set the channel to High priority or Default priority.
- 2. Set bit 30 of the DMA Channel Primary Alternate Clear (DMAALTCLR) register to select the primary channel control structure for this transfer.
- **3.** Set bit 30 of the **DMA Channel Useburst Clear (DMAUSEBURSTCLR)** register to allow the µDMA controller to respond to single and burst requests.
- **4.** Set bit 30 of the **DMA Channel Request Mask Clear (DMAREQMASKCLR)** register to allow the μDMA controller to recognize requests for this channel.

#### 7.3.2.2 Configure the Channel Control Structure

Now the channel control structure must be configured.

This example transfers 256 words from one memory buffer to another. Channel 30 is used for a software transfer, and the control structure for channel 30 is at offset 0x1E0 of the channel control table. The channel control structure for channel 30 is located at the offsets shown in Table 7-7.

#### Table 7-7. Channel Control Structure Offsets for Channel 30

Offset	Description
Control Table Base + 0x1E0	Channel 30 Source End Pointer
Control Table Base + 0x1E4	Channel 30 Destination End Pointer
Control Table Base + 0x1E8	Channel 30 Control Word

#### Configure the Source and Destination

The source and destination end pointers must be set to the last address for the transfer (inclusive).

- 1. Program the source end pointer at offset 0x1E0 to the address of the source buffer + 0x3FC.
- 2. Program the destination end pointer at offset 0x1E4 to the address of the destination buffer + 0x3FC.

The control word at offset 0x1E8 must be programmed according to Table 7-8.

#### Table 7-8. Channel Control Word Configuration for Memory Transfer Example

Field in DMACHCTL	Bits	Value	Description
DSTINC	31:30	2	32-bit destination address increment
DSTSIZE	29:28	2	32-bit destination data size
SRCINC	27:26	2	32-bit source address increment
SRCSIZE	25:24	2	32-bit source data size
reserved	23:18	0	Reserved
ARBSIZE	17:14	3	Arbitrates after 8 transfers
XFERSIZE	13:4	255	Transfer 256 items
NXTUSEBURST	3	0	N/A for this transfer type
XFERMODE	2:0	2	Use Auto-request transfer mode

## 7.3.2.3 Start the Transfer

Now the channel is configured and is ready to start.

- 1. Enable the channel by setting bit 30 of the DMA Channel Enable Set (DMAENASET) register.
- 2. Issue a transfer request by setting bit 30 of the DMA Channel Software Request (DMASWREQ) register.

The  $\mu$ DMA transfer begins. If the interrupt is enabled, then the processor is notified by interrupt when the transfer is complete. If needed, the status can be checked by reading bit 30 of the **DMAENASET** register. This bit is automatically cleared when the transfer is complete. The status can also be checked by reading the XFERMODE field of the channel control word at offset 0x1E8. This field is automatically cleared at the end of the transfer.

## 7.3.3 Configuring a Peripheral for Simple Transmit

This example configures the  $\mu$ DMA controller to transmit a buffer of data to a peripheral. The peripheral has a transmit FIFO with a trigger level of 4. The example peripheral uses  $\mu$ DMA channel 7.

### 7.3.3.1 Configure the Channel Attributes

First, configure the channel attributes:

- 1. Configure bit 7 of the DMA Channel Priority Set (DMAPRIOSET) or DMA Channel Priority Clear (DMAPRIOCLR) registers to set the channel to High priority or Default priority.
- 2. Set bit 7 of the DMA Channel Primary Alternate Clear (DMAALTCLR) register to select the primary channel control structure for this transfer.
- 3. Set bit 7 of the DMA Channel Useburst Clear (DMAUSEBURSTCLR) register to allow the µDMA controller to respond to single and burst requests.
- **4.** Set bit 7 of the **DMA Channel Request Mask Clear (DMAREQMASKCLR)** register to allow the μDMA controller to recognize requests for this channel.

#### 7.3.3.2 Configure the Channel Control Structure

This example transfers 64 bytes from a memory buffer to the peripheral's transmit FIFO register using  $\mu$ DMA channel 7. The control structure for channel 7 is at offset 0x070 of the channel control table. The channel control structure for channel 7 is located at the offsets shown in Table 7-9.

Table 7-9. Channel Control Struct	ture Offsets for Channel 7
-----------------------------------	----------------------------

Offset	Description
Control Table Base + 0x070	Channel 7 Source End Pointer
Control Table Base + 0x074	Channel 7 Destination End Pointer
Control Table Base + 0x078	Channel 7 Control Word

#### Configure the Source and Destination

The source and destination end pointers must be set to the last address for the transfer (inclusive). Because the peripheral pointer does not change, it simply points to the peripheral's data register.

1. Program the source end pointer at offset 0x070 to the address of the source buffer + 0x3F.

2. Program the destination end pointer at offset 0x074 to the address of the peripheral's transmit FIFO register.

The control word at offset 0x078 must be programmed according to Table 7-10.

 Table 7-10. Channel Control Word Configuration for Peripheral Transmit Example

Field in DMACHCTL	Bits	Value	Description
DSTINC	31:30	3	Destination address does not increment
DSTSIZE	29:28	0	8-bit destination data size
SRCINC	27:26	0	8-bit source address increment
SRCSIZE	25:24	0	8-bit source data size
reserved	23:18	0	Reserved
ARBSIZE	17:14	2	Arbitrates after 4 transfers
XFERSIZE	13:4	63	Transfer 64 items
NXTUSEBURST	3	0	N/A for this transfer type
XFERMODE	2:0	1	Use Basic transfer mode

**Note:** In this example, it is not important if the peripheral makes a single request or a burst request. Because the peripheral has a FIFO that triggers at a level of 4, the arbitration size is set to 4. If the peripheral does make a burst request, then 4 bytes are transferred, which is what the FIFO can accommodate. If the peripheral makes a single request (if there is any space in the FIFO), then one byte is transferred at a time. If it is important to the application that transfers only be made in bursts, then the Channel Useburst SET[7] bit should be set in the **DMA Channel Useburst Set (DMAUSEBURSTSET)** register.

### 7.3.3.3 Start the Transfer

Now the channel is configured and is ready to start.

1. Enable the channel by setting bit 7 of the DMA Channel Enable Set (DMAENASET) register.

The  $\mu$ DMA controller is now configured for transfer on channel 7. The controller makes transfers to the peripheral whenever the peripheral asserts a  $\mu$ DMA request. The transfers continue until the entire buffer of 64 bytes has been transferred. When that happens, the  $\mu$ DMA controller disables the channel and sets the XFERMODE field of the channel control word to 0 (Stopped). The status of the transfer can be checked by reading bit 7 of the **DMA Channel Enable Set (DMAENASET)** register. This bit is automatically cleared when the transfer is complete. The status can also be checked by reading the XFERMODE field of the channel control word at offset 0x078. This field is automatically cleared at the end of the transfer.

If peripheral interrupts are enabled, then the peripheral interrupt handler receives an interrupt when the entire transfer is complete.

## 7.3.4 Configuring a Peripheral for Ping-Pong Receive

This example configures the  $\mu$ DMA controller to continuously receive 8-bit data from a peripheral into a pair of 64-byte buffers. The peripheral has a receive FIFO with a trigger level of 8. The example peripheral uses  $\mu$ DMA channel 8.

#### 7.3.4.1 Configure the Channel Attributes

First, configure the channel attributes:

- 1. Configure bit 8 of the DMA Channel Priority Set (DMAPRIOSET) or DMA Channel Priority Clear (DMAPRIOCLR) registers to set the channel to High priority or Default priority.
- 2. Set bit 8 of the DMA Channel Primary Alternate Clear (DMAALTCLR) register to select the primary channel control structure for this transfer.
- **3.** Set bit 8 of the **DMA Channel Useburst Clear (DMAUSEBURSTCLR)** register to allow the µDMA controller to respond to single and burst requests.
- **4.** Set bit 8 of the **DMA Channel Request Mask Clear (DMAREQMASKCLR)** register to allow the μDMA controller to recognize requests for this channel.

#### 7.3.4.2 Configure the Channel Control Structure

This example transfers bytes from the peripheral's receive FIFO register into two memory buffers of 64 bytes each. As data is received, when one buffer is full, the  $\mu$ DMA controller switches to use the other.

To use Ping-Pong buffering, both primary and alternate channel control structures must be used. The primary control structure for channel 8 is at offset 0x080 of the channel control table, and the alternate channel control structure is at offset 0x280. The channel control structures for channel 8 are located at the offsets shown in Table 7-11.

Offset	Description
Control Table Base + 0x080	Channel 8 Primary Source End Pointer
Control Table Base + 0x084	Channel 8 Primary Destination End Pointer
Control Table Base + 0x088	Channel 8 Primary Control Word
Control Table Base + 0x280	Channel 8 Alternate Source End Pointer
Control Table Base + 0x284	Channel 8 Alternate Destination End Pointer
Control Table Base + 0x288	Channel 8 Alternate Control Word

 Table 7-11. Primary and Alternate Channel Control Structure Offsets for Channel 8

#### Configure the Source and Destination

The source and destination end pointers must be set to the last address for the transfer (inclusive). Because the peripheral pointer does not change, it simply points to the peripheral's data register. Both the primary and alternate sets of pointers must be configured.

- 1. Program the primary source end pointer at offset 0x080 to the address of the peripheral's receive buffer.
- 2. Program the primary destination end pointer at offset 0x084 to the address of ping-pong buffer A + 0x3F.
- **3.** Program the alternate source end pointer at offset 0x280 to the address of the peripheral's receive buffer.
- **4.** Program the alternate destination end pointer at offset 0x284 to the address of ping-pong buffer B + 0x3F.

The primary control word at offset 0x088 and the alternate control word at offset 0x288 are initially programmed the same way.

**1.** Program the primary channel control word at offset 0x088 according to Table 7-12.

2. Program the alternate channel control word at offset 0x288 according to Table 7-12.

Field in DMACHCTL	Bits	Value	Description			
DSTINC	31:30	0	8-bit destination address increment			
DSTSIZE	29:28	0 8-bit destination data size				
SRCINC	27:26	3	Source address does not increment			
SRCSIZE	25:24	0	8-bit source data size			
reserved	23:18	0	Reserved			
ARBSIZE	17:14	3	Arbitrates after 8 transfers			
XFERSIZE	13:4	63	Transfer 64 items			
NXTUSEBURST	3	0	N/A for this transfer type			
XFERMODE	2:0	3	Use Ping-Pong transfer mode			

### Table 7-12. Channel Control Word Configuration for Peripheral Ping-Pong Receive Example

**Note:** In this example, it is not important if the peripheral makes a single request or a burst request. Because the peripheral has a FIFO that triggers at a level of 8, the arbitration size is set to 8. If the peripheral does make a burst request, then 8 bytes are transferred, which is what the FIFO can accommodate. If the peripheral makes a single request (if there is any data in the FIFO), then one byte is transferred at a time. If it is important to the application that transfers only be made in bursts, then the Channel Useburst SET[8] bit should be set in the **DMA Channel Useburst Set (DMAUSEBURSTSET)** register.

## 7.3.4.3 Configure the Peripheral Interrupt

An interrupt handler should be configured when using µDMA Ping-Pong mode, it is best to use an interrupt handler. However, the Ping-Pong mode can be configured without interrupts by polling. The interrupt handler is triggered after each buffer is complete.

1. Configure and enable an interrupt handler for the peripheral.

## 7.3.4.4 Enable the µDMA Channel

Now the channel is configured and is ready to start.

1. Enable the channel by setting bit 8 of the DMA Channel Enable Set (DMAENASET) register.

#### 7.3.4.5 Process Interrupts

The  $\mu$ DMA controller is now configured and enabled for transfer on channel 8. When the peripheral asserts the  $\mu$ DMA request signal, the  $\mu$ DMA controller makes transfers into buffer A using the primary channel control structure. When the primary transfer to buffer A is complete, it switches to the alternate channel control structure and makes transfers into buffer B. At the same time, the primary channel control word mode field is configured to indicate Stopped, and an interrupt is

When an interrupt is triggered, the interrupt handler must determine which buffer is complete and process the data or set a flag that the data must be processed by non-interrupt buffer processing code. Then the next buffer transfer must be set up.

In the interrupt handler:

1. Read the primary channel control word at offset 0x088 and check the XFERMODE field. If the field is 0, this means buffer A is complete. If buffer A is complete, then:

- **a.** Process the newly received data in buffer A or signal the buffer processing code that buffer A has data available.
- **b.** Reprogram the primary channel control word at offset 0x88 according to Table 7-12 on page 366.
- 2. Read the alternate channel control word at offset 0x288 and check the XFERMODE field. If the field is 0, this means buffer B is complete. If buffer B is complete, then:
  - **a.** Process the newly received data in buffer B or signal the buffer processing code that buffer B has data available.
  - **b.** Reprogram the alternate channel control word at offset 0x288 according to Table 7-12 on page 366.

## 7.3.5 Configuring Channel Assignments

Channel assignments for each  $\mu$ DMA channel can be changed using the **DMACHASGN** register. Each bit represents a  $\mu$ DMA channel. If the bit is set, then the secondary function is used for the channel.

Refer to Table 7-1 on page 347 for channel assignments.

For example, to use SSI1 Receive on channel 8 instead of UART0, set bit 8 of the **DMACHASGN** register.

# 7.4 Register Map

Table 7-13 on page 367 lists the  $\mu$ DMA channel control structures and registers. The channel control structure shows the layout of one entry in the channel control table. The channel control table is located in system memory, and the location is determined by the application, that is, the base address is n/a (not applicable). In the table below, the offset for the channel control structures is the offset from the entry in the channel control table. See "Channel Configuration" on page 350 and Table 7-3 on page 350 for a description of how the entries in the channel control table are located in memory. The  $\mu$ DMA register addresses are given as a hexadecimal increment, relative to the  $\mu$ DMA base address of 0x400F.F000. Note that the  $\mu$ DMA module clock must be enabled before the registers can be programmed (see page 292). There must be a delay of 3 system clocks after the  $\mu$ DMA module clock is enabled before any  $\mu$ DMA module registers are accessed.

Offset	Name	Туре	Reset	Description	See page
µDMA Ch	annel Control Structure	Offset fro	om Channel Control	Table Base)	
0x000	DMASRCENDP	R/W	-	DMA Channel Source Address End Pointer	369
0x004	DMADSTENDP	R/W	-	DMA Channel Destination Address End Pointer	370
0x008	DMACHCTL	R/W	-	DMA Channel Control Word	371
µDMA Re	gisters (Offset from μDM	A Base A	ddress)	·	
0x000	DMASTAT	RO	0x001F.0000	DMA Status	376
0x004	DMACFG	WO	-	DMA Configuration	378
0x008	DMACTLBASE	R/W	0x0000.0000	DMA Channel Control Base Pointer	379

#### Table 7-13. µDMA Register Map

Offset	Name	Туре	Reset	Description	See page
0x00C	DMAALTBASE	RO	0x0000.0200	DMA Alternate Channel Control Base Pointer	380
0x010	DMAWAITSTAT	RO	0xFFFF.FFC0	DMA Channel Wait-on-Request Status	381
0x014	DMASWREQ	WO	-	DMA Channel Software Request	382
0x018	DMAUSEBURSTSET	R/W	0x0000.0000	DMA Channel Useburst Set	383
0x01C	DMAUSEBURSTCLR	WO	-	DMA Channel Useburst Clear	384
0x020	DMAREQMASKSET	R/W	0x0000.0000	DMA Channel Request Mask Set	385
0x024	DMAREQMASKCLR	WO	-	DMA Channel Request Mask Clear	386
0x028	DMAENASET	R/W	0x0000.0000	DMA Channel Enable Set	387
0x02C	DMAENACLR	WO	-	DMA Channel Enable Clear	388
0x030	DMAALTSET	R/W	0x0000.0000	DMA Channel Primary Alternate Set	389
0x034	DMAALTCLR	WO	-	DMA Channel Primary Alternate Clear	390
0x038	DMAPRIOSET	R/W	0x0000.0000	DMA Channel Priority Set	391
0x03C	DMAPRIOCLR	WO	-	DMA Channel Priority Clear	392
0x04C	DMAERRCLR	R/W	0x0000.0000	DMA Bus Error Clear	393
0x500	DMACHASGN	R/W	0x0000.0000	DMA Channel Assignment	394
0xFD0	DMAPeriphID4	RO	0x0000.0004	DMA Peripheral Identification 4	399
0xFE0	DMAPeriphID0	RO	0x0000.0030	DMA Peripheral Identification 0	395
0xFE4	DMAPeriphID1	RO	0x0000.00B2	DMA Peripheral Identification 1	396
0xFE8	DMAPeriphID2	RO	0x0000.000B	DMA Peripheral Identification 2	397
0xFEC	DMAPeriphID3	RO	0x0000.0000	DMA Peripheral Identification 3	398
0xFF0	DMAPCellID0	RO	0x0000.000D	DMA PrimeCell Identification 0	400
0xFF4	DMAPCellID1	RO	0x0000.00F0	DMA PrimeCell Identification 1	401
0xFF8	DMAPCellID2	RO	0x0000.0005	DMA PrimeCell Identification 2	402
0xFFC	DMAPCellID3	RO	0x0000.00B1	DMA PrimeCell Identification 3	403

Table 7-13. µDMA Register Map (continued)

# 7.5 µDMA Channel Control Structure

The  $\mu$ DMA Channel Control Structure holds the transfer settings for a  $\mu$ DMA channel. Each channel has two control structures, which are located in a table in system memory. Refer to "Channel Configuration" on page 350 for an explanation of the Channel Control Table and the Channel Control Structure.

The channel control structure is one entry in the channel control table. Each channel has a primary and alternate structure. The primary control structures are located at offsets 0x0, 0x10, 0x20 and so on. The alternate control structures are located at offsets 0x200, 0x210, 0x220, and so on.

# Register 1: DMA Channel Source Address End Pointer (DMASRCENDP), offset 0x000

**DMA Channel Source Address End Pointer (DMASRCENDP)** is part of the Channel Control Structure and is used to specify the source address for a µDMA transfer.

The  $\mu$ DMA controller can transfer data to and from the on-chip SRAM. However, because the Flash memory and ROM are located on a separate internal bus, it is not possible to transfer data from the Flash memory or ROM with the  $\mu$ DMA controller.

Note: The offset specified is from the base address of the control structure in system memory, not the  $\mu$ DMA module base address.



DMA Channel Source Address End Pointer (DMASRCENDP)

This field points to the last address of the  $\mu$ DMA transfer source (inclusive). If the source address is not incrementing (the SRCINC field in the **DMACHCTL** register is 0x3), then this field points at the source location itself (such as a peripheral data register).

# Register 2: DMA Channel Destination Address End Pointer (DMADSTENDP), offset 0x004

**DMA Channel Destination Address End Pointer (DMADSTENDP)** is part of the Channel Control Structure and is used to specify the destination address for a µDMA transfer.

**Note:** The offset specified is from the base address of the control structure in system memory, not the  $\mu$ DMA module base address.

	n/a t 0x004 R/W, res	et -														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		ı – – – –		г г	AD	DR I		I	1	1	1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			I				1 1	AD	DR		I	I	1	1	I	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:0		ADD	R	R/	W	-	Des	tination /	Address	End Poi	nter				
													f the µDN is not inc			

field in the **DMACHCTL** register is 0x3), then this field points at the destination location itself (such as a peripheral data register).

DMA Channel Destination Address End Pointer (DMADSTENDP)

## Register 3: DMA Channel Control Word (DMACHCTL), offset 0x008

**DMA Channel Control Word (DMACHCTL)** is part of the Channel Control Structure and is used to specify parameters of a µDMA transfer.

**Note:** The offset specified is from the base address of the control structure in system memory, not the  $\mu$ DMA module base address.

DMA Channel Control Word (DMACHCTL)

Base n/a Offset 0x008

Type R/W, reset -31 30



Bit/Field	Name	Туре	Reset	Description
31:30	DSTINC	R/W	-	Destination Address Increment
				This field configures the destination address increment.
				The address increment value must be equal or greater than the value of the destination size (DSTSIZE).

Value Description

0x0 Byte

Increment by 8-bit locations

- 0x1 Half-word Increment by 16-bit locations
- 0x2 Word

Increment by 32-bit locations

0x3 No increment

Address remains set to the value of the Destination Address End Pointer (DMADSTENDP) for the channel

Bit/Field	Name	Туре	Reset	Description
29:28	DSTSIZE	R/W	-	Destination Data Size
				This field configures the destination item data size.
				Note: DSTSIZE must be the same as SRCSIZE.
				Value Description
				0x0 Byte
				8-bit data size
				0x1 Half-word
				16-bit data size
				0x2 Word
				32-bit data size
				0x3 Reserved
27:26	SRCINC	R/W	-	Source Address Increment
				This field configures the source address increment.
				The address increment value must be equal or greater than the value of the source size (SRCSIZE).
				Value Description
				0x0 Byte
				Increment by 8-bit locations
				0x1 Half-word
				Increment by 16-bit locations
				0x2 Word
				Increment by 32-bit locations
				0x3 No increment
				Address remains set to the value of the Source Address End Pointer (DMASRCENDP) for the channel
25:24	SRCSIZE	R/W	-	Source Data Size
				This field configures the source item data size.
				Note: DSTSIZE must be the same as SRCSIZE.
				Value Description
				0x0 Byte
				8-bit data size.
				0x1 Half-word
				16-bit data size.
				0x2 Word
				32-bit data size.
				0x3 Reserved
23:18	reserved	R/W	-	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
17:14	ARBSIZE	R/W	-	Arbitration Size
				This field configures the number of transfers that can occur before the $\mu$ DMA controller re-arbitrates. The possible arbitration rate configurations represent powers of 2 and are shown below.
				Value Description
				0x0 1 Transfer
				Arbitrates after each µDMA transfer
				0x1 2 Transfers
				0x2 4 Transfers
				0x3 8 Transfers
				0x4 16 Transfers
				0x5 32 Transfers
				0x6 64 Transfers
				0x7 128 Transfers
				0x8 256 Transfers
				0x9 512 Transfers
				0xA-0xF 1024 Transfers
				In this configuration, no arbitration occurs during the $\mu$ DMA transfer because the maximum transfer size is 1024.
13:4	XFERSIZE	R/W	-	Transfer Size (minus 1)
				This field configures the total number of items to transfer. The value of this field is 1 less than the number to transfer (value 0 means transfer 1 item). The maximum value for this 10-bit field is 1023 which represents a transfer size of 1024 items.
				The transfer size is the number of items, not the number of bytes. If the data size is 32 bits, then this value is the number of 32-bit words to transfer.
				The $\mu$ DMA controller updates this field immediately prior to entering the arbitration process, so it contains the number of outstanding items that is necessary to complete the $\mu$ DMA cycle.
3	NXTUSEBURST	R/W	-	Next Useburst
-				This field controls whether the Useburst SET[n] bit is automatically set for the last transfer of a peripheral scatter-gather operation. Normally, for the last transfer, if the number of remaining items to transfer is less than the arbitration size, the $\mu$ DMA controller uses single transfers to complete the transaction. If this bit is set, then the controller uses a burst transfer to complete the last transfer.

Bit/Field	Name	Туре	Reset	Description
2:0	XFERMODE	R/W	-	µDMA Transfer Mode
				This field configures the operating mode of the µDMA cycle. Refer to "Transfer Modes" on page 351 for a detailed explanation of transfer modes.
				Because this register is in system RAM, it has no reset value. Therefore, this field should be initialized to 0 before the channel is enabled.
				Value Description
				0x0 Stop
				0x1 Basic
				0x2 Auto-Request
				0x3 Ping-Pong
				0x4 Memory Scatter-Gather
				0x5 Alternate Memory Scatter-Gather
				0x6 Peripheral Scatter-Gather
				0x7 Alternate Peripheral Scatter-Gather

#### **XFERMODE Bit Field Values.**

#### Stop

Channel is stopped or configuration data is invalid. No more transfers can occur.

#### Basic

For each trigger (whether from a peripheral or a software request), the µDMA controller performs the number of transfers specified by the ARBSIZE field.

#### Auto-Request

The initial request (software- or peripheral-initiated) is sufficient to complete the entire transfer of XFERSIZE items without any further requests.

#### Ping-Pong

This mode uses both the primary and alternate control structures for this channel. When the number of transfers specified by the XFERSIZE field have completed for the current control structure (primary or alternate), the  $\mu$ DMA controller switches to the other one. These switches continue until one of the control structures is not set to ping-pong mode. At that point, the  $\mu$ DMA controller stops. An interrupt is generated on completion of the transfers configured by each control structure. See "Ping-Pong" on page 352.

#### Memory Scatter-Gather

When using this mode, the primary control structure for the channel is configured to allow a list of operations (tasks) to be performed. The source address pointer specifies the start of a table of tasks to be copied to the alternate control structure for this channel. The XFERMODE field for the alternate control structure should be configured to 0x5 (Alternate memory scatter-gather) to perform the task. When the task completes, the µDMA switches back to the primary channel control structure, which then copies the next task to the alternate control structure. This process continues until the table of tasks is empty. The last task must have an XFERMODE value other than 0x5. Note that for continuous operation, the last task can update the primary channel control structure back to the start of the list or to another list. See "Memory Scatter-Gather" on page 353.

Alternate Memory Scatter-Gather

This value must be used in the alternate channel control data structure when the  $\mu$ DMA controller operates in Memory Scatter-Gather mode.

Peripheral Scatter-Gather

This value must be used in the primary channel control data structure when the  $\mu$ DMA controller operates in Peripheral Scatter-Gather mode. In this mode, the  $\mu$ DMA controller operates exactly the same as in Memory Scatter-Gather mode, except that instead of performing the number of transfers specified by the XFERSIZE field in the alternate control structure at one time, the  $\mu$ DMA controller only performs the number of transfers specified by the ARBSIZE field per trigger; see Basic mode for details. See "Peripheral Scatter-Gather" on page 357.

Alternate Peripheral Scatter-Gather

This value must be used in the alternate channel control data structure when the  $\mu$ DMA controller operates in Peripheral Scatter-Gather mode.

# 7.6 µDMA Register Descriptions

The register addresses given are relative to the  $\mu$ DMA base address of 0x400F.F000.

## Register 4: DMA Status (DMASTAT), offset 0x000

The **DMA Status (DMASTAT)** register returns the status of the  $\mu$ DMA controller. You cannot read this register when the  $\mu$ DMA controller is in the reset state.

Offset	0x400F.F : 0x000 RO, rese		F.0000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1			reserved				1				DMACHANS	6	1
′pe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1
sei																
Г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	DO			rved			DO			ATE	DO		reserved	PO	MASTE
pe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bi	it/Field		Nar	ne	Ту	ре	Reset	Des	scription							
3	31:21		reser	ved	R	0	0x000	con	npatibility	with fut	ure prod		value o	erved bit. f a reserve on.		
2	20:16		DMACI	HANS	R	0	0x1F	Ava	ilable µD	MA Cha	annels M	linus 1				
								This µD <b>i</b>	s field co	ntains a oller is c	value eo onfigure	qual to th d to use,		er of µDM one. The v		
	15:8		reser	ved	R	0	0x00	con	npatibility	with fut	ure prod		value o	erved bit. f a reserve on.		
	7:4		STA	TE	R	0	0x0	Cor	ntrol Stat	e Machiı	ne Statu	S				
									s field sh be one o			status of	the cont	trol state r	machin	e. Stati
								Val	ue De	escriptio	n					
								0x0								
								0x1	I R	eading c	hannel c	ontroller	data.			
								0x2	2 R	eading s	ource er	nd pointe	r.			
								0x3	B R	eading d	estinatio	on end po	inter.			
								0x4	A R	eading s	ource da	ata.				
								0x5	5 W	riting de	stination	data.				
								0x6	6 W	aiting fo	r µDMA	request t	o clear.			
								0x7	7 W	riting ch	annel co	ntroller d	ata.			
								0x8	3 St	alled						
								0x9	) D	one						
								0x/	A-0xF Ui	ndefined						
	3:1		reser	ved	R	0	0x0	con		with fut	ure prod	ucts, the	value o	erved bit. f a reserve	•	

Bit/Field	Name	Туре	Reset	Description
0	MASTEN	RO	0	Master Enable Status
				Value Description
				0 The µDMA controller is disabled.
				1 The µDMA controller is enabled.

## Register 5: DMA Configuration (DMACFG), offset 0x004

The DMACFG register controls the configuration of the  $\mu\text{DMA}$  controller.

DMA	A Config	guratio	n (DMA	CFG)												
Offse	0x400F.F t 0x004 WO, rese															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[		1	I	1	1 1 1		Î Î	rese	rved		I	1		I	Ĩ	1
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	1 1 1		1	reserved			r			ſ	T	MASTEN
Type Reset	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
	it/Field		Nan	ne	Туј	ре	Reset	Des	cription							
	31:1		reser	ved	W	0	-	com	patibility	with futu	ure prod	ucts, the	value of	a reserv	•	
	0		MAST	EN	W	0	-	Con	troller M	aster En	able					
								Valu	ue Desc	ription		wo       wo <td< td=""></td<>				
								0	Disat	oles the	µDMA c	ontroller.				
								1								
									ab							

## Register 6: DMA Channel Control Base Pointer (DMACTLBASE), offset 0x008

The **DMACTLBASE** register must be configured so that the base pointer points to a location in system memory.

The amount of system memory that must be assigned to the  $\mu$ DMA controller depends on the number of  $\mu$ DMA channels used and whether the alternate channel control data structure is used. See "Channel Configuration" on page 350 for details about the Channel Control Table. The base address must be aligned on a 1024-byte boundary. This register cannot be read when the  $\mu$ DMA controller is in the reset state.

Туре	R/W, res	et 0x0000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	I	1	1		1 1	A	DDR	1	1	1		1	1	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	AD	DR	1				1	I	rese	l erved	1	ı	1	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
B	Bit/Field		Nan	ne	Ту	ре	Reset	Des	scription							
	Bit/Field Name 31:10 ADDR				R/	W	0x0000.00	This	annel Coi s field cor le. The ba	ntains the	e pointer	to the ba			e channe	el control
	9:0		reser	ved	R	0	0x00	con	tware sho npatibility served ac	with fut	ure prod	ucts, the	value of	a reserv	•	

DMA Channel Control Base Pointer (DMACTLBASE)

# Register 7: DMA Alternate Channel Control Base Pointer (DMAALTBASE), offset 0x00C

The **DMAALTBASE** register returns the base address of the alternate channel control data. This register removes the necessity for application software to calculate the base address of the alternate channel control structures. This register cannot be read when the  $\mu$ DMA controller is in the reset state.

DMA Alternate Channel Control Base Pointer (DMAALTBASE)

Base 0x400F.F000

Offset 0x00C



16

RO

1

0

RO

0

## Register 8: DMA Channel Wait-on-Request Status (DMAWAITSTAT), offset 0x010

This read-only register indicates that the µDMA channel is waiting on a request. A peripheral can hold off the µDMA from performing a single request until the peripheral is ready for a burst request to enhance the µDMA performance. The use of this feature is dependent on the design of the peripheral and is not controllable by software in any way. This register cannot be read when the µDMA controller is in the reset state.

#### DMA Channel Wait-on-Request Status (DMAWAITSTAT)

Base 0x400F.F000 Offset 0x010 Type RO, reset 0xFFFF.FFC0 31 28 25 22 30 29 27 26 24 23 21 20 19 18 17 WAITREQ[n] RO Туре Reset 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 15 14 13 12 10 9 8 7 6 3 2 11 5 4 1 WAITREQ[n] RO RO RO RO RO Туре RO Reset 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 **Bit/Field** Name Туре Reset Description 31:0 WAITREQ[n] RO 0xFFFF.FFC0 Channel [n] Wait Status These bits provide the channel wait-on-request status. Bit 0 corresponds to channel 0.

Value Description

1 The corresponding channel is waiting on a request.

0 The corresponding channel is not waiting on a request.

## Register 9: DMA Channel Software Request (DMASWREQ), offset 0x014

Each bit of the **DMASWREQ** register represents the corresponding  $\mu$ DMA channel. Setting a bit generates a request for the specified  $\mu$ DMA channel.

DMA Channel Software Request (DMASWREQ)

Offse	0x400F.F t 0x014 WO, rese			·	·											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		1		1 1	SWR	EQ[n]			I	1	1	1	
Type Reset	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•			•		SWR	EQ[n]		•	•			•	'
Type Reset	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:0 SWREQ[n] WO -								nnel [n] se bits ge		•		s. Bit 0 c	orrespor	nds to ch	annel 0.
								Val	ue Desc	ription						

1 Generate a software request for the corresponding channel.

0 No request generated.

These bits are automatically cleared when the software request has been completed.

## Register 10: DMA Channel Useburst Set (DMAUSEBURSTSET), offset 0x018

Each bit of the **DMAUSEBURSTSET** register represents the corresponding µDMA channel. Setting a bit disables the channel's single request input from generating requests, configuring the channel to only accept burst requests. Reading the register returns the status of USEBURST.

If the amount of data to transfer is a multiple of the arbitration (burst) size, the corresponding SET[n] bit is cleared after completing the final transfer. If there are fewer items remaining to transfer than the arbitration (burst) size, the  $\mu$ DMA controller automatically clears the corresponding SET[n] bit, allowing the remaining items to transfer using single requests. In order to resume transfers using burst requests, the corresponding bit must be set again. A bit should not be set if the corresponding peripheral does not support the burst request model.

Refer to "Request Types" on page 349 for more details about request types.



DMA Channel Useburst Set (DMAUSEBURSTSET)

Base 0x400F.F000

Value Description

0 µDMA channel [n] responds to single or burst requests.

1 µDMA channel [n] responds only to burst requests.

Bit 0 corresponds to channel 0. This bit is automatically cleared as described above. A bit can also be manually cleared by setting the corresponding CLR[n] bit in the **DMAUSEBURSTCLR** register.

## Register 11: DMA Channel Useburst Clear (DMAUSEBURSTCLR), offset 0x01C

Each bit of the **DMAUSEBURSTCLR** register represents the corresponding  $\mu$ DMA channel. Setting a bit clears the corresponding SET[n] bit in the **DMAUSEBURSTSET** register.

DMA Channel Useburst Clear (DMAUSEBURSTCLR)

DIVIA			buist C		WA03E	DUKS	ICLR)									
Offse	0x400F.F t 0x01C WO, rese															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	I	1	1 1		r r	CLI	R[n]	I	1	I	1 I	1	1	
Type Reset	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[		I	1													
Type Reset	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -
E	Bit/Field Name Type Rese							Des	cription							
	31:0 CLR[n] WO -						-	Cha	nnel [n]	Useburs	t Clear					
								Valu	ue Desc	ription						
								0	No e	ffect.						
									0						L 14 1 41	_

Setting a bit clears the corresponding SET[n] bit in the DMAUSEBURSTSET register meaning that µDMA channel [n] responds to single and burst requests.

# Register 12: DMA Channel Request Mask Set (DMAREQMASKSET), offset 0x020

Each bit of the **DMAREQMASKSET** register represents the corresponding  $\mu$ DMA channel. Setting a bit disables  $\mu$ DMA requests for the channel. Reading the register returns the request mask status. When a  $\mu$ DMA channel's request is masked, that means the peripheral can no longer request  $\mu$ DMA transfers. The channel can then be used for software-initiated transfers.

DMA Channel Request Mask Set (DMAREQMASKSET)

Base 0x400F.F000

Offset 0x020 Type R/W, reset 0x0000.0000



- 0 The peripheral associated with channel [n] is enabled to request μDMA transfers.
- 1 The peripheral associated with channel [n] is not able to request µDMA transfers. Channel [n] may be used for software-initiated transfers.

Bit 0 corresponds to channel 0. A bit can only be cleared by setting the corresponding CLR[n] bit in the **DMAREQMASKCLR** register.

# Register 13: DMA Channel Request Mask Clear (DMAREQMASKCLR), offset 0x024

Each bit of the **DMAREQMASKCLR** register represents the corresponding  $\mu$ DMA channel. Setting a bit clears the corresponding SET[n] bit in the **DMAREQMASKSET** register.

#### DMA Channel Request Mask Clear (DMAREQMASKCLR)



Setting a bit clears the corresponding SET[n] bit in the DMAREQMASKSET register meaning that the peripheral associated with channel [n] is enabled to request µDMA transfers.

## Register 14: DMA Channel Enable Set (DMAENASET), offset 0x028

Each bit of the **DMAENASET** register represents the corresponding  $\mu$ DMA channel. Setting a bit enables the corresponding  $\mu$ DMA channel. Reading the register returns the enable status of the channels. If a channel is enabled but the request mask is set (**DMAREQMASKSET**), then the channel can be used for software-initiated transfers.

Offse	t 0x028 R/W, res	set 0x000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[		1	ſ	1	ı 1	r	n r	SE	r T[n]		1	1		1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			I	1	1 1	1	1 1	SE	T[n]		1	1		1	۱ 	1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field Name				Ту	ре	Reset	Des	cription							
	31:0		SET	[n]	R/	W 0:	x0000.000	00 Cha	nnel [n] l	Enable	Set					

DMA Channel Enable Set (DMAENASET)

Base 0x400F.F000

Value Description

0 µDMA Channel [n] is disabled.

1 µDMA Channel [n] is enabled.

Bit 0 corresponds to channel 0. A bit can only be cleared by setting the corresponding CLR[n] bit in the **DMAENACLR** register.

## Register 15: DMA Channel Enable Clear (DMAENACLR), offset 0x02C

Each bit of the **DMAENACLR** register represents the corresponding  $\mu$ DMA channel. Setting a bit clears the corresponding SET[n] bit in the **DMAENASET** register.

#### DMA Channel Enable Clear (DMAENACLR)

DIVIF	A Ghan				ALINAC											
Offset	0x400F.F t 0x02C WO, rese															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ		1	I	Î		ſ	n r	CLI	R[n]	I	Î	1	ı	r	1	1
Type Reset	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[		r	r	1	1 1	r	r r	CLI	R[n]	1	1	1	1 1	1	1	
Type Reset	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -
В	it/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:0		CLR	[n]	W	0	-	Clea	ar Chanr	nel [n] Er	able Cle	ear				
								Valu	ue Desc	cription						
								0	No e	ffect.						
								1	DMA	ng a bit o <b>ENASE</b> IA transfe	T registe					
								Not	e: Th	ne contro	ller disat	oles a cha	annel wh	en it com	pletes th	e µDMA

cycle.

## Register 16: DMA Channel Primary Alternate Set (DMAALTSET), offset 0x030

Each bit of the **DMAALTSET** register represents the corresponding  $\mu$ DMA channel. Setting a bit configures the  $\mu$ DMA channel to use the alternate control data structure. Reading the register returns the status of which control data structure is in use for the corresponding  $\mu$ DMA channel.

#### DMA Channel Primary Alternate Set (DMAALTSET)

Offse	0x400F.F t 0x030 R/W, rese	=000 et 0x0000	0.0000		,											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ĺ		1	1		1		1 1	SE	1 1 T[n] 1			1	1 I		1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I							SE	T[n]			•	I		•	•
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:0		SET	[n]	R/	W 0>	(0000.000)	0 Cha	nnel [n] /	Alternate	e Set					
	Value Description															

0 µDMA channel [n] is using the primary control structure.

1 µDMA channel [n] is using the alternate control structure.

Bit 0 corresponds to channel 0. A bit can only be cleared by setting the corresponding CLR[n] bit in the **DMAALTCLR** register.

**Note:** For Ping-Pong and Scatter-Gather cycle types, the µDMA controller automatically sets these bits to select the alternate channel control data structure.

# Register 17: DMA Channel Primary Alternate Clear (DMAALTCLR), offset 0x034

Each bit of the **DMAALTCLR** register represents the corresponding  $\mu$ DMA channel. Setting a bit clears the corresponding SET[n] bit in the **DMAALTSET** register.

DMA Channel Primary Alternate Clear (DMAALTCLR)



**Note:** For Ping-Pong and Scatter-Gather cycle types, the µDMA controller automatically sets these bits to select the alternate channel control data structure.

## Register 18: DMA Channel Priority Set (DMAPRIOSET), offset 0x038

Each bit of the **DMAPRIOSET** register represents the corresponding  $\mu$ DMA channel. Setting a bit configures the  $\mu$ DMA channel to have a high priority level. Reading the register returns the status of the channel priority mask.

#### DMA Channel Priority Set (DMAPRIOSET)

Base 0x400F.F000 Offset 0x038 Type R/W, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I		1				r r	SE	T[n]							
<b>і</b> Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ſ		1				r r	SE	T[n]							·
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Туре		Reset	Des	cription							
	31:0 SET[n]		R/	W 0x	:0000.000	00 Cha	innel [n] l	Priority S	Set							

Value Description

- 0 µDMA channel [n] is using the default priority level.
- 1 µDMA channel [n] is using a high priority level.

Bit 0 corresponds to channel 0. A bit can only be cleared by setting the corresponding CLR[n] bit in the **DMAPRIOCLR** register.

## Register 19: DMA Channel Priority Clear (DMAPRIOCLR), offset 0x03C

Each bit of the **DMAPRIOCLR** register represents the corresponding  $\mu$ DMA channel. Setting a bit clears the corresponding SET[n] bit in the **DMAPRIOSET** register.

DMA Channel Priority Clear (DMAPRIOCLR)

Offse	0x400F.F t 0x03C WO, rese			·												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Î		1	r	1	ſ	г т	CLI	R[n]		ſ	I	1			
Type Reset	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			I				r r	CLI	R[n]			i	1			
Type Reset	WO	WO	WO	WO	wo	WO	WO	WO	WO	WO	WO	WO	wo	WO	WO	WO
10001																
Type       WO       <																
	31:0	30       29       28       27       26       25       24       23       22       21       20       19       18         WO       WO <t< td=""><td></td><td></td></t<>														
								Valu	CLR[n]       Image: CLR[n]       Image: CLR[n]         WO       WO							
								0	No et	fect.						

1 Setting a bit clears the corresponding SET[n] bit in the **DMAPRIOSET** register meaning that channel [n] is using the default priority level.

## Register 20: DMA Bus Error Clear (DMAERRCLR), offset 0x04C

The **DMAERRCLR** register is used to read and clear the  $\mu$ DMA bus error status. The error status is set if the  $\mu$ DMA controller encountered a bus error while performing a transfer. If a bus error occurs on a channel, that channel is automatically disabled by the  $\mu$ DMA controller. The other channels are unaffected.

#### DMA Bus Error Clear (DMAERRCLR)

Base 0x400F.F000 Offset 0x04C Type R/W, reset 0x0000.0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
1		1	1			1 1	rese	rved	1	[	1	1	1	1	
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I	1	1			· ·	reserved				1	1	1	1	ERRCLR
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Field 31:1						Reset 0x0000.000	0 Soft com	ware sh patibility	with futu	ure prod	ucts, the	value of	a reserv		
0		ERRC	CLR	R/W	'1C	0	μDN	IA Bus E Je Desc No b	Error Stat cription us error	tus is pendi	ng.	operatio			
	RO 0 15 RO 0 8it/Field 31:1	RO RO 0 0 15 14 RO RO 0 0 Bit/Field 31:1	RO         RO         RO         O         O           15         14         13         13         14         13           RO         RO         RO         RO         O         0         0           8it/Field         Nan         31:1         reser         14         14         13	RO         RO         RO         RO         RO         RO         RO         RO         III         IIII         IIIII         IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO         RO         RO&lt;</td><td>RO         RO         RO</td><td>RO         RO         RO&lt;</td><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<></td></th<></td></th<></td></th<></td></th<>	RO       RO <th< td=""><td>RO         RO         RO&lt;</td><td>RO         RO         RO</td><td>RO         RO         RO&lt;</td><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<></td></th<></td></th<></td></th<>	RO         RO<	RO         RO	RO         RO<	RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<></td></th<></td></th<>	RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<></td></th<>	RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<>	RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<>	RO       RO <th< td=""><td>RO       RO       <th< td=""></th<></td></th<>	RO       RO <th< td=""></th<>

This bit is cleared by writing a 1 to it.

## Register 21: DMA Channel Assignment (DMACHASGN), offset 0x500

Each bit of the **DMACHASGN** register represents the corresponding  $\mu$ DMA channel. Setting a bit selects the secondary channel assignment as specified in Table 7-1 on page 347.

DMA Channel Assignment (DMACHASGN)

Offse	0x400F.F t 0x500 R/W, res		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 I	CHAS	GN[n]		1	1	r 1	1	1	
Type Reset	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	1	l	, n		<del>1 1</del>	CHAS	GN[n]		1		i	I	1	
Type Reset	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -
E	Bit/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:0		CHASC	GN[n]	R/	W	-	Cha	nnel [n] .	Assignm	nent Sele	ct				
Value Description																
								0	Use	the prima	ary chan	nel assig	gnment.			
											· · · ·					

1 Use the secondary channel assignment.

## Register 22: DMA Peripheral Identification 0 (DMAPeriphID0), offset 0xFE0

The **DMAPeriphIDn** registers are hard-coded, and the fields within the registers determine the reset values.

#### DMA Peripheral Identification 0 (DMAPeriphID0)

Base 0x400F.F000 Offset 0xFE0 Type RO, reset 0x0000.0030

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1	1	, , , , , , , , , , , , , , , , , , ,		1 1	rese	rved	1	1						
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	1	rese	erved		1 1			ſ	1	l Pli					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	
E	Bit/Field		Nan	Ту	pe	Reset	Des	scription									
	31:8 reserved			ved	RO 0x0000.0			com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shoul preserved across a read-modify-write operation.								
	7:0 PID0			0	R	0	0x30	•	MA Perip h be used		0	r [7:0] dentify th	ne prese	nce of th	is peripl	heral.	

## Register 23: DMA Peripheral Identification 1 (DMAPeriphID1), offset 0xFE4

The **DMAPeriphIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA Peripheral Identification 1 (DMAPeriphID1)

Base 0x400F.F000 Offset 0xFE4 Type RO, reset 0x0000.00B2

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		1	1	[			1 1	rese	rved	ſ	1								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	I	1		rese	rved	I	• •		PID1										
Туре	RO 0	RO	RO	RO 0	RO 0	RO	RO 0	RO 0	RO	RO 0	RO	RO	RO 0	RO 0	RO	RO			
Reset	U	0	0	0	0	0	U	U	I	0	I	I	0	U	I	0			
В	it/Field		Nam	Ту	pe	Reset	Des	cription											
	31:8 reserved			RO 0x0000.00			com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.											
	7:0 PID1			1	R	0	0xB2	•	µDMA Peripheral ID Register [15:8] Can be used by software to identify the presence of						iis peripł	neral.			
# Register 24: DMA Peripheral Identification 2 (DMAPeriphID2), offset 0xFE8

The **DMAPeriphIDn** registers are hard-coded, and the fields within the registers determine the reset values.

## DMA Peripheral Identification 2 (DMAPeriphID2)

Base 0x400F.F000 Offset 0xFE8 Type RO, reset 0x0000.000B

	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	1		1 1	rese	erved	ſ	1	I	r   I	I	1	J
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		T	1	rese	rved		1 1				T	I PI	D2	r	1	ľ
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1
E	8it/Field		Nan	ne	Ту	ре	Reset	Des	scription							
	31:8		reser	ved	R	0	0x0000.00	con	tware sho npatibility served ac	with fut	ure prod	ucts, the	value of	a reserv	•	
	7:0		PID	2	R	0	0x0B	•	MA Perip n be used		0		ne presei	nce of th	is periph	ieral.

# Register 25: DMA Peripheral Identification 3 (DMAPeriphID3), offset 0xFEC

The **DMAPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

## DMA Peripheral Identification 3 (DMAPeriphID3)

Base 0x400F.F000 Offset 0xFEC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		i	I		1	ſ	1 1	rese	rved			r		ì	ſ	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0						
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	erved		1 1			1		PI	D3	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0						
E						Reset	Des	cription								
	31:8		reserv	/ed	R	0	0x0000.00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	vide nould be
	7:0		PID	3	R	0	0x00		/A Perip		-		ie prese	nce of th	is peripł	neral.

# Register 26: DMA Peripheral Identification 4 (DMAPeriphID4), offset 0xFD0

The **DMAPeriphIDn** registers are hard-coded, and the fields within the registers determine the reset values.

## DMA Peripheral Identification 4 (DMAPeriphID4)

Base 0x400F.F000 Offset 0xFD0 Type RO, reset 0x0000.0004

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1	1	1	,		1 1	rese	erved	1	1	1	r 1		1	1
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	rese	rved						1	I PI	I D4	1	1	1
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
Bit/Field		Nam	ne	Ту	ре	Reset	Des	scription							
31:8		reser	ved	R	0	0x0000.00	con	npatibility	with fut	ure prod	ucts, the	value of	a reserv	•	
7:0		PID	4	R	0	0x04	•	•		0			nce of th	uis norint	oral
	RO 0 15 8it/Field 31:8	RO RO 0 15 14 RO RO 0 8it/Field 31:8	RO         RO         RO         O         O           15         14         13         13         14         13           RO         RO         RO         RO         O         0         0           Bit/Field         Nan         31:8         reser         14         14         15	RO         RO<	RO         RO<	RO         RO<	RO         RO<	RO         RO	RO         RO	RO         RO<	RO         RO<	RO         RO<	RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<>	RO       RO <th< td=""><td>RO       RO       <th< td=""></th<></td></th<>	RO       RO <th< td=""></th<>

# Register 27: DMA PrimeCell Identification 0 (DMAPCellID0), offset 0xFF0

The **DMAPCeIIIDn** registers are hard-coded, and the fields within the registers determine the reset values.

## DMA PrimeCell Identification 0 (DMAPCelIID0)

Offse	0x400F.F t 0xFF0 RO, rese		.000D													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[	ľ		1 1		, , , , , , , , , , , , , , , , , , ,		1 1	rese	erved		1	I		i	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved				'		I	CI	D0	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
E	Bit/Field		Nam	ie	Туј	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	C	0x0000.00	com	tware sho npatibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		CID	0	R	С	0x0D	•	/IA Prime vides sof		0		eriphera	l identific	cation sy	stem.

# Register 28: DMA PrimeCell Identification 1 (DMAPCellID1), offset 0xFF4

The **DMAPCeIIIDn** registers are hard-coded, and the fields within the registers determine the reset values.

## DMA PrimeCell Identification 1 (DMAPCelIID1)

Base 0x400F.F000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	T		1	· ·	rese	erved	1	1	1	1		1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	erved		1 1			1	1	CI	D1		1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
В	Bit/Field		Nar	ne	Ту	ре	Reset	Des	scription							
	31:8		reser	ved	R	0	0x0000.00	con	tware sho npatibility served a	with fut	ure prod	ucts, the	value of	a reserv		
	7:0		CIE	01	R	0	0xF0		VA Prime vides sof		-		eriphera	l identifi	cation sy	/stem.

# Register 29: DMA PrimeCell Identification 2 (DMAPCellID2), offset 0xFF8

The **DMAPCeIIIDn** registers are hard-coded, and the fields within the registers determine the reset values.

## DMA PrimeCell Identification 2 (DMAPCelIID2)

Base 0x400F.F000 Offset 0xFF8 Type RO, reset 0x0000.0005

18	17	16
1	1	
RO	RO	RO
0	0	0
2	1	0
1	1	'
RO	RO	RO
1	0	1
	•	
on.	ved bit s	nouia be
al identifi	ication sy	ystem.
f o	a reser m.	erved bit. To pro a reserved bit s n. I identification sy

# Register 30: DMA PrimeCell Identification 3 (DMAPCellID3), offset 0xFFC

The **DMAPCeIIIDn** registers are hard-coded, and the fields within the registers determine the reset values.

## DMA PrimeCell Identification 3 (DMAPCelIID3)

Base 0x400F.F000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1			1	1 1	rese	rved		1			1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[		ı	I	rese	erved	r	1 1			ſ	r i	CI	D3	1	r	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 1
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv		vide nould be
	7:0		CID	3	R	0	0xB1	•	/IA Prime vides sof		•		eriphera	l identific	cation sy	<sup>,</sup> stem.

# 8 General-Purpose Input/Outputs (GPIOs)

The GPIO module is composed of nine physical GPIO blocks, each corresponding to an individual GPIO port (Port A, Port B, Port C, Port D, Port E, Port F, Port G, Port H, Port J). The GPIO module supports up to 65 programmable input/output pins, depending on the peripherals being used.

The GPIO module has the following features:

- Up to 65 GPIOs, depending on configuration
- Highly flexible pin muxing allows use as GPIO or one of several peripheral functions
- 5-V-tolerant in input configuration
- Two means of port access: either Advanced High-Performance Bus (AHB) with better back-to-back access performance, or the legacy Advanced Peripheral Bus (APB) for backwards-compatibility with existing code
- Fast toggle capable of a change every clock cycle for ports on AHB, every two clock cycles for ports on APB
- Programmable control for GPIO interrupts
  - Interrupt generation masking
  - Edge-triggered on rising, falling, or both
  - Level-sensitive on High or Low values
- Bit masking in both read and write operations through address lines
- Can be used to initiate an ADC sample sequence
- Pins configured as digital inputs are Schmitt-triggered
- Programmable control for GPIO pad configuration
  - Weak pull-up or pull-down resistors
  - 2-mA, 4-mA, and 8-mA pad drive for digital communication; up to four pads can sink 18-mA for high-current applications
  - Slew rate control for the 8-mA drive
  - Open drain enables
  - Digital input enables

# 8.1 Signal Description

GPIO signals have alternate hardware functions. The following table lists the GPIO pins and their analog and digital alternate functions. The AINx and VREFA analog signals are not 5-V tolerant and go through an isolation circuit before reaching their circuitry. These signals are configured by clearing the corresponding DEN bit in the GPIO Digital Enable (GPIODEN) register and setting the corresponding AMSEL bit in the GPIO Analog Mode Select (GPIOAMSEL) register. Other analog

signals are 5-V tolerant and are connected directly to their circuitry (CO-, CO+, C1-, C1+, C2-, C2+, USBOVBUS, USBOID). These signals are configured by clearing the DEN bit in the **GPIO Digital Enable (GPIODEN)** register. All GPIO signals are 5-V tolerant when configured as inputs except for PB0 and PB1, which are limited to 3.6 V. The digital alternate hardware functions are enabled by setting the appropriate bit in the **GPIO Alternate Function Select (GPIOAFSEL)** and **GPIODEN** registers and configuring the PMCx bit field in the **GPIO Port Control (GPIOPCTL)** register to the numeric encoding shown in the table below. Note that each pin must be programmed individually; no type of grouping is implied by the columns in the table. Table entries that are shaded gray are the default values for the corresponding GPIO pin.

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0, with the exception of the pins shown in the table below. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[1:0]	UART0	0	0	0	0	0x1
PA[5:2]	SSI0	0	0	0	0	0x1
PB[3:2]	l <sup>2</sup> C0	0	0	0	0	0x1
PC[3:0]	JTAG/SWD	1	1	0	1	0x3

## Table 8-1. GPIO Pins With Non-Zero Reset Values

## Table 8-2. GPIO Pins and Alternate Functions (100LQFP)

10	Pin	Analog			Digi	ital Functi	ion (GPIO	PCTL PM	Cx Bit Fie	ld Encodi	ng) <sup>a</sup>		
10	Pin	Function	1	2	3	4	5	6	7	8	9	10	11
PAO	26	-	UORx	-	-	-	-	-	-	12C1SCL	UlRx	-	-
PA1	27	-	UOTx	-	-	-	-	-	-	I2C1SDA	UlTx	-	-
PA2	28	-	SSI0Clk	-	-	PWM4	-	-	-	-	12SORXSD	-	-
PA3	29	-	SSIOFss	-	-	PWM5	-	-	-	-	12SORXMCLK	-	-
PA4	30	-	SSIORx	-	-	PWM6	CANORx	-	-	-	12SOTXSCK	-	-
PA5	31	-	SSIOTx	-	-	PWM7	CANOTx	-	-	-	12SOTXWS	-	-
PA6	34	-	I2C1SCL	CCP1	-	PWM0	PWM4	CANORx	-	USB0EPEN	U1CTS	-	-
PA7	35	-	I2C1SDA	CCP4	-	PWM1	PWM5	CANOTx	CCP3	USB0PFLT	U1DCD	-	-
PB0	66	USB0ID	CCP0	PWM2	-	-	UlRx	-	-	-	-	-	-
PB1	67	USB0VBUS	CCP2	PWM3	-	CCP1	UlTx	-	-	-	-	-	-
PB2	72	-	I2C0SCL	IDX0	-	CCP3	CCP0	-	-	USB0EPEN	-	-	-
PB3	65	-	I2C0SDA	Fault0	-	Fault3	-	-	-	USB0PFLT	-	-	-
PB4	92	AIN10 C0-	-	-	-	U2Rx	CANORx	IDX0	UlRx	EPI0S23	-	-	-
PB5	91	AIN11 C1-	C0o	CCP5	CCP6	CCP0	CANOTx	CCP2	UlTx	EPI0S22	-	-	-
PB6	90	VREFA C0+	CCP1	CCP7	COo	Fault1	IDX0	CCP5	-	-	12SOTXSCK	-	-
PB7	89	-	-	-	-	NMI	-	-	-	-	-	-	-
PC0	80	-	-	-	TCK SWCLK	-	-	-	-	-	-	-	-

10	Pin	Analog			Digi	ital Functi	on (GPIO	PCTL PMO	Cx Bit Fiel	d Encodi	ng) <sup>a</sup>		
10	Pin	Function	1	2	3	4	5	6	7	8	9	10	11
PC1	79	-	-	-	TMS SWDIO	-	-	-	-	-	-	-	-
PC2	78	-	-	-	TDI	-	-	-	-	-	-	-	-
PC3	77	-	-	-	TDO SWO	-	-	-	-	-	-	-	-
PC4	25	-	CCP5	PhA0	-	PWM6	CCP2	CCP4	-	EPI0S2	CCP1	-	-
PC5	24	C1+	CCP1	Clo	C0o	Fault2	CCP3	USB0EPEN	-	EPI0S3	-	-	-
PC6	23	C2+	CCP3	PhB0	C2o	PWM7	UlRx	CCP0	USB0PFLT	EPI0S4	-	-	-
PC7	22	C2-	CCP4	PhB0	-	CCP0	UlTx	USB0PFLT	Clo	EPI0S5	-	-	-
PD0	10	AIN15	PWM0	CANORx	IDX0	U2Rx	UlRx	CCP6	-	12SORXSCK	U1CTS	-	-
PD1	11	AIN14	PWM1	CANOTx	PhA0	U2Tx	UlTx	CCP7	-	12SORXWS	U1DCD	CCP2	PhB1
PD2	12	AIN13	UlRx	CCP6	PWM2	CCP5	-	-	-	EPI0S20	-	-	-
PD3	13	AIN12	UlTx	CCP7	PWM3	CCP0	-	-	-	EPIOS21	-	-	-
PD4	97	AIN7	CCP0	CCP3	-	-	-	-	-	12SORXSD	UlRI	EPI0S19	-
PD5	98	AIN6	CCP2	CCP4	-	-	-	-	-	1290RXMCLK	U2Rx	EPIOS28	-
PD6	99	AIN5	Fault0	-	-	-	-	-	-	12SOIXSOK	U2Tx	EPIOS29	-
PD7	100	AIN4	IDX0	C0o	CCP1	-	-	-	-	12SOTXWS	U1DTR	EPIOS30	-
PE0	74	-	PWM4	SSI1Clk	CCP3	-	-	-	-	EPI0S8	USB0PFLT	-	-
PE1	75	-	PWM5	SSI1Fss	Fault0	CCP2	CCP6	-	-	EPI0S9	-	-	-
PE2	95	AIN9	CCP4	SSI1Rx	PhB1	PhA0	CCP2	-	-	EPI0S24	-	-	-
PE3	96	AIN8	CCP1	SSI1Tx	PhA1	PhB0	CCP7	-	-	EPI0S25	-	-	-
PE4	6	AIN3	CCP3	-	-	Fault0	U2Tx	CCP2	-	-	12SOTXWS	-	-
PE5	5	AIN2	CCP5	-	-	-	-	-	-	-	12S0TXSD	-	-
PE6	2	AIN1	PWM4	Clo	-	-	-	-	-	-	U1CTS	-	-
PE7	1	AIN0	PWM5	C2o	-	-	-	-	-	-	U1DCD	-	-
PF0	47	-	CAN1Rx	PhB0	PWM0	-	-	-	-	12S0TXSD	U1DSR	-	-
PF1	61	-	CAN1Tx	IDX1	PWM1	-	-	-	-	12901XMCLK	U1RTS	CCP3	-
PF2	60	-	LED1	PWM4	-	PWM2	-	-	-	-	SSI1Clk	-	-
PF3	59	-	LED0	PWM5	-	PWM3	-	-	-	-	SSI1Fss	-	-
PF4	42	-	CCP0	C0o	-	Fault0	-	-	-	EPI0S12	SSI1Rx	-	-
PF5	41	-	CCP2	Clo	-	-	-	-	-	EPI0S15	SSI1Tx	-	-
PG0	19	-	U2Rx	PWM0	12C1SCL	PWM4	-	-	USB0EPEN	EPIOS13	-	-	-
PG1	18	-	U2Tx	PWM1	I2C1SDA	PWM5	-	-	-	EPIOS14	-	-	-
PG7	36	-	PhB1	-	-	PWM7	-	-	-	CCP5	EPI0S31	-	-
PH0	86	-	CCP6	PWM2	-	-	-	-	-	EPIOS6	PWM4	-	-
PH1	85	-	CCP7	PWM3	-	-	-	-	-	EPI0S7	PWM5	-	-
PH2	84	-	IDX1	Clo	-	Fault3	-	-	-	EPI0S1	-	-	-
PH3	83	-	PhB0	Fault0	-	USB0EPEN	-	-	-	EPIOSO	-	-	-
PH4	76	-	-	-	-	USB0PFLT	-	-	-	EPI0S10	-	-	SSI1Clk
PH5	63	-	-	-	-	-	-	-	-	EPI0S11	-	Fault2	SSI1Fss
PH6	62	-	-	-	-	-	-	-	-	EPIOS26	-	PWM4	SSI1Rx

# Table 8-2. GPIO Pins and Alternate Functions (100LQFP) (continued)

10	Pin	Analog			Digi	ital Functi	ion (GPIO	PCTL PM	Cx Bit Fie	ld Encodi	ng) <sup>a</sup>		
10	FIII	Function	1	2	3	4	5	6	7	8	9	10	11
PH7	15	-	-	-	-	-	-	-	-	EPI0S27	-	PWM5	SSI1Tx
PJ0	14	-	-	-	-	-	-	-	-	EPI0S16	-	PWM0	I2C1SCL
PJ1	87	-	-	-	-	-	-	-	-	EPI0S17	USB0PFLT	PWM1	I2C1SDA
PJ2	39	-	-	-	-	-	-	-	-	EPI0S18	CCP0	Fault0	-
PJ3	50	-	-	-	-	-	-	-	-	EPI0S19	U1CTS	CCP6	-
PJ4	52	-	-	-	-	-	-	-	-	EPI0S28	U1DCD	CCP4	-
PJ5	53	-	-	-	-	-	-	-	-	EPI0S29	U1DSR	CCP2	-
PJ6	54	-	-	-	-	-	-	-	-	EPI0S30	U1RTS	CCP1	-
PJ7	55	-	-	-	-	-	-	-	-	-	U1DTR	CCP0	-

## Table 8-2. GPIO Pins and Alternate Functions (100LQFP) (continued)

a. The digital signals that are shaded gray are the power-on default values for the corresponding GPIO pin.

# Table 8-3. GPIO Pins and Alternate Functions (108BGA)

ю	Pin	Analog			Digi	ital Functi	ion (GPIO	PCTL PMO	Cx Bit Fie	ld Encodi	ng) <sup>a</sup>		
	FIII	Function	1	2	3	4	5	6	7	8	9	10	11
PA0	L3	-	UORx	-	-	-	-	-	-	12C1SCL	UlRx	-	-
PA1	M3	-	UOTx	-	-	-	-	-	-	I2C1SDA	UlTx	-	-
PA2	M4	-	SSI0Clk	-	-	PWM4	-	-	-	-	12SORXSD	-	-
PA3	L4	-	SSI0Fss	-	-	PWM5	-	-	-	-	1290RXMCLK	-	-
PA4	L5	-	SSIORx	-	-	PWM6	CANORx	-	-	-	12SOTXSCK	-	-
PA5	M5	-	SSIOTx	-	-	PWM7	CANOTx	-	-	-	12SOTXWS	-	-
PA6	L6	-	I2C1SCL	CCP1	-	PWM0	PWM4	CANORx	-	USB0EPEN	U1CTS	-	-
PA7	M6	-	I2C1SDA	CCP4	-	PWM1	PWM5	CANOTx	CCP3	USB0PFLT	U1DCD	-	-
PB0	E12	USB0ID	CCP0	PWM2	-	-	UlRx	-	-	-	-	-	-
PB1	D12	USB0VBUS	CCP2	PWM3	-	CCP1	UlTx	-	-	-	-	-	-
PB2	A11	-	I2C0SCL	IDX0	-	CCP3	CCP0	-	-	USB0EPEN	-	-	-
PB3	E11	-	I2C0SDA	Fault0	-	Fault3	-	-	-	USB0PFLT	-	-	-
PB4	A6	AIN10 C0-	-	-	-	U2Rx	CANORx	IDX0	UlRx	EPI0S23	-	-	-
PB5	B7	AIN11 C1-	C0o	CCP5	CCP6	CCP0	CANOTx	CCP2	UlTx	EPI0S22	-	-	-
PB6	A7	VREFA C0+	CCP1	CCP7	COo	Fault1	IDX0	CCP5	-	-	12SOTXSCK	-	-
PB7	A8	-	-	-	-	NMI	-	-	-	-	-	-	-
PC0	A9	-	-	-	TCK SWCLK	-	-	-	-	-	-	-	-
PC1	B9	-	-	-	TMS SWDIO	-	-	-	-	-	-	-	-
PC2	B8	-	-	-	TDI	-	-	-	-	-	-	-	-
PC3	A10	-	-	-	TDO SWO	-	-	-	-	-	-	-	-
PC4	L1	-	CCP5	PhA0	-	PWM6	CCP2	CCP4	-	EPI0S2	CCP1	-	-
PC5	M1	C1+	CCP1	Clo	C0o	Fault2	CCP3	USB0EPEN	-	EPI0S3	-	-	-

10	Pin	Analog														
10	Pin	Function	1	2	3	4	5	6	7	8	9	10	11			
PC6	M2	C2+	CCP3	PhB0	C2o	PWM7	UlRx	CCP0	USB0PFLT	EPI0S4	-	-	-			
PC7	L2	C2-	CCP4	PhB0	-	CCP0	UlTx	USB0PFLT	Clo	EPI0S5	-	-	-			
PD0	G1	AIN15	PWM0	CANORx	IDX0	U2Rx	UlRx	CCP6	-	12SORXSCK	U1CTS	-	-			
PD1	G2	AIN14	PWM1	CANOTx	PhA0	U2Tx	UlTx	CCP7	-	12SORXWS	U1DCD	CCP2	PhB1			
PD2	H2	AIN13	UlRx	CCP6	PWM2	CCP5	-	-	-	EPI0S20	-	-	-			
PD3	H1	AIN12	UlTx	CCP7	PWM3	CCP0	-	-	-	EPI0S21	-	-	-			
PD4	B5	AIN7	CCP0	CCP3	-	-	-	-	-	12SORXSD	U1RI	EPI0S19	-			
PD5	C6	AIN6	CCP2	CCP4	-	-	-	-	-	1290RXMCLK	U2Rx	EPI0S28	-			
PD6	A3	AIN5	Fault0	-	-	-	-	-	-	12SOTXSCK	U2Tx	EPI0S29	-			
PD7	A2	AIN4	IDX0	C00	CCP1	-	-	-	-	12SOTXWS	U1DTR	EPI0S30	-			
PE0	B11	-	PWM4	SSI1Clk	CCP3	-	-	-	-	EPIOS8	USB0PFLT	-	-			
PE1	A12	-	PWM5	SSI1Fss	Fault0	CCP2	CCP6	-	-	EPIOS9	-	-	-			
PE2	A4	AIN9	CCP4	SSI1Rx	PhB1	PhA0	CCP2	-	-	EPI0S24	-	-	-			
PE3	B4	AIN8	CCP1	SSI1Tx	PhA1	PhB0	CCP7	-	-	EPI0S25	-	-	-			
PE4	B2	AIN3	CCP3	-	-	Fault0	U2Tx	CCP2	-	-	12SOTXWS	-	-			
PE5	B3	AIN2	CCP5	-	-	-	-	-	-	-	12S0TXSD	-	-			
PE6	A1	AIN1	PWM4	Clo	-	-	-	-	-	-	U1CTS	-	-			
PE7	B1	AIN0	PWM5	C2o	-	-	-	-	-	-	U1DCD	-	-			
PF0	M9	-	CAN1Rx	PhB0	PWM0	-	-	-	-	12S0TXSD	U1DSR	-	-			
PF1	H12	-	CAN1Tx	IDX1	PWM1	-	-	-	-	12901XMCLK	U1RTS	CCP3	-			
PF2	J11	-	LED1	PWM4	-	PWM2	-	-	-	-	SSI1Clk	-	-			
PF3	J12	-	LED0	PWM5	-	PWM3	-	-	-	-	SSI1Fss	-	-			
PF4	K4	-	CCP0	C00	-	Fault0	-	-	-	EPIOS12	SSI1Rx	-	-			
PF5	K3	-	CCP2	Clo	-	-	-	-	-	EPI0S15	SSI1Tx	-	-			
PG0	K1	-	U2Rx	PWM0	I2C1SCL	PWM4	-	-	USB0EPEN	EPIOS13	-	-	-			
PG1	K2	-	U2Tx	PWM1	I2C1SDA	PWM5	-	-	-	EPI0S14	-	-	-			
PG7	C10	-	PhB1	-	-	PWM7	-	-	-	CCP5	EPI0S31	-	-			
PH0	C9	-	CCP6	PWM2	-	-	-	-	-	EPIOS6	PWM4	-	-			
PH1	C8	-	CCP7	PWM3	-	-	-	-	-	EPI0S7	PWM5	-	-			
PH2	D11	-	IDX1	Clo	-	Fault3	-	-	-	EPI0S1	-	-	-			
PH3	D10	-	PhB0	Fault0	-	USB0EPEN	-	-	-	EPI0S0	-	-	-			
PH4	B10	-	-	-	-	USB0PFLT	-	-	-	EPI0S10	-	-	SSI1Cl			
PH5	F10	-	-	-	-	-	-	-	-	EPI0S11	-	Fault2	SSI1Fs			
PH6	G3	-	-	-	-	-	-	-	-	EPI0S26	-	PWM4	SSI1R			
PH7	H3	-	-	-	-	-	-	-	-	EPI0S27	-	PWM5	SSI1T			
PJ0	F3	-	-	-	-	-	-	-	-	EPI0S16	-	PWM0	I2C1SC			
PJ1	B6	-	-	-	-	-	-	-	-	EPIOS17	USB0PFLT	PWM1	I2C1SI			
PJ2	K6	-	-	-	-	-	-	-	-	EPIOS18	CCP0	Fault0	-			
PJ3	M10	-	-	-	-	-	-	-	-	EPIOS19		CCP6	-			
PJ4	K11	-	-	-	-	-	-	-	-	EPI0S28	U1DCD	CCP4	-			

# Table 8-3. GPIO Pins and Alternate Functions (108BGA) (continued)

10	Pin	Analog		Digital Function (GPIOPCTL PMCx Bit Field Encoding) <sup>a</sup>														
Function	1	2	3	4	5	6	7	8	9	10	11							
PJ5	K12	-	-	-	-	-	-	-	-	EPI0S29	U1DSR	CCP2	-					
PJ6	L10	-	-	-	-	-	-	-	-	EPI0S30	U1RTS	CCP1	-					
PJ7	L12	-	-	-	-	-	-	-	-	-	U1DTR	CCP0	-					

## Table 8-3. GPIO Pins and Alternate Functions (108BGA) (continued)

a. The digital signals that are shaded gray are the power-on default values for the corresponding GPIO pin.

# 8.2 Functional Description

Each GPIO port is a separate hardware instantiation of the same physical block (see Figure 8-1 on page 409 and Figure 8-2 on page 410). The LM3S9B92 microcontroller contains nine ports and thus nine of these physical GPIO blocks. Note that not all pins may be implemented on every block. Some GPIO pins can function as I/O signals for the on-chip peripheral modules. For information on which GPIO pins are used for alternate hardware functions, refer to Table 24-5 on page 1262.

## Figure 8-1. Digital I/O Pads



## Figure 8-2. Analog/Digital I/O Pads



## 8.2.1 Data Control

The data control registers allow software to configure the operational modes of the GPIOs. The data direction register configures the GPIO as an input or an output while the data register either captures incoming data or drives it out to the pads.

Caution – It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris<sup>®</sup> microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. As a result, the debugger may be locked out of the part. This issue can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

## 8.2.1.1 Data Direction Operation

The **GPIO Direction (GPIODIR)** register (see page 418) is used to configure each individual pin as an input or output. When the data direction bit is cleared, the GPIO is configured as an input, and the corresponding data register bit captures and stores the value on the GPIO port. When the data direction bit is set, the GPIO is configured as an output, and the corresponding data register bit is driven out on the GPIO port.

## 8.2.1.2 Data Register Operation

To aid in the efficiency of software, the GPIO ports allow for the modification of individual bits in the **GPIO Data (GPIODATA)** register (see page 417) by using bits [9:2] of the address bus as a mask. In this manner, software drivers can modify individual GPIO pins in a single instruction without affecting the state of the other pins. This method is more efficient than the conventional method of performing a read-modify-write operation to set or clear an individual GPIO pin. To implement this feature, the **GPIODATA** register covers 256 locations in the memory map.

During a write, if the address bit associated with that data bit is set, the value of the **GPIODATA** register is altered. If the address bit is cleared, the data bit is left unchanged.

For example, writing a value of 0xEB to the address GPIODATA + 0x098 has the results shown in Figure 8-3, where u indicates that data is unchanged by the write.





During a read, if the address bit associated with the data bit is set, the value is read. If the address bit associated with the data bit is cleared, the data bit is read as a zero, regardless of its actual value. For example, reading address GPIODATA + 0x0C4 yields as shown in Figure 8-4.

## Figure 8-4. GPIODATA Read Example



## 8.2.2 Interrupt Control

The interrupt capabilities of each GPIO port are controlled by a set of seven registers. These registers are used to select the source of the interrupt, its polarity, and the edge properties. When one or more GPIO inputs cause an interrupt, a single interrupt output is sent to the interrupt controller for the entire GPIO port. For edge-triggered interrupts, software must clear the interrupt to enable any further interrupts. For a level-sensitive interrupt, the external source must hold the level constant for the interrupt to be recognized by the controller.

Three registers define the edge or sense that causes interrupts:

■ **GPIO Interrupt Sense (GPIOIS)** register (see page 419)

- GPIO Interrupt Both Edges (GPIOIBE) register (see page 420)
- **GPIO Interrupt Event (GPIOIEV)** register (see page 421)

Interrupts are enabled/disabled via the GPIO Interrupt Mask (GPIOIM) register (see page 422).

When an interrupt condition occurs, the state of the interrupt signal can be viewed in two locations: the **GPIO Raw Interrupt Status (GPIORIS)** and **GPIO Masked Interrupt Status (GPIOMIS)** registers (see page 423 and page 424). As the name implies, the **GPIOMIS** register only shows interrupt conditions that are allowed to be passed to the interrupt controller. The **GPIORIS** register indicates that a GPIO pin meets the conditions for an interrupt, but has not necessarily been sent to the interrupt controller.

Interrupts are cleared by writing a 1 to the appropriate bit of the **GPIO Interrupt Clear (GPIOICR)** register (see page 426).

When programming the interrupt control registers (**GPIOIS**, **GPIOIBE**, or **GPIOIEV**), the interrupts should be masked (**GPIOIM** cleared). Writing any value to an interrupt control register can generate a spurious interrupt if the corresponding bits are enabled.

## 8.2.2.1 ADC Trigger Source

In addition to providing GPIO functionality, PB4 can also be used as an external trigger for the ADC. If PB4 is configured as a non-masked interrupt pin (the appropriate bit of GPIOIM is set), an interrupt for Port B is generated, and an external trigger signal is sent to the ADC. If the **ADC Event Multiplexer Select (ADCEMUX)** register is configured to use the external trigger, an ADC conversion is initiated. See page 637.

If no other Port B pins are being used to generate interrupts, the **Interrupt 0-31 Set Enable (EN0)** register can disable the Port B interrupts, and the ADC interrupt can be used to read back the converted data. Otherwise, the Port B interrupt handler must ignore and clear interrupts on PB4 and wait for the ADC interrupt, or the ADC interrupt must be disabled in the **EN0** register and the Port B interrupt handler must poll the ADC registers until the conversion is completed. See page 137 for more information.

## 8.2.3 Mode Control

The GPIO pins can be controlled by either software or hardware. Software control is the default for most signals and corresponds to the GPIO mode, where the **GPIODATA** register is used to read or write the corresponding pins. When hardware control is enabled via the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 427), the pin state is controlled by its alternate function (that is, the peripheral).

Further pin muxing options are provided through the **GPIO Port Control (GPIOPCTL)** register which selects one of several peripheral functions for each GPIO. For information on the configuration options, refer to Table 24-5 on page 1262.

**Note:** If any pin is to be used as an ADC input, the appropriate bit in the **GPIOAMSEL** register must be set to disable the analog isolation circuit.

## 8.2.4 Commit Control

The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is provided for the NMI pin (PB7) and the four JTAG/SWD pins (PC[3:0]). Writes to protected bits of the GPIO Alternate Function Select (GPIOAFSEL) register (see page 427), GPIO Pull Up Select (GPIOPUR) register (see page 433), GPIO Pull-Down Select (GPIOPDR) register (see page 435), and GPIO Digital Enable (GPIODEN) register (see

page 438) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 440) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 441) have been set.

## 8.2.5 Pad Control

The pad control registers allow software to configure the GPIO pads based on the application requirements. The pad control registers include the **GPIODR2R**, **GPIODR4R**, **GPIODR8R**, **GPIOODR**, **GPIOPUR**, **GPIOPUR**, **GPIOPUR**, **GPIOSLR**, and **GPIODEN** registers. These registers control drive strength, open-drain configuration, pull-up and pull-down resistors, slew-rate control and digital input enable for each GPIO.

## 8.2.6 Identification

The identification registers configured at reset allow software to detect and identify the module as a GPIO block. The identification registers include the **GPIOPeriphID0-GPIOPeriphID7** registers as well as the **GPIOPCeIIID0-GPIOPCeIIID3** registers.

# 8.3 Initialization and Configuration

The GPIO modules may be accessed via two different memory apertures. The legacy aperture, the Advanced Peripheral Bus (APB), is backwards-compatible with previous Stellaris parts. The other aperture, the Advanced High-Performance Bus (AHB), offers the same register map but provides better back-to-back access performance than the APB bus. These apertures are mutually exclusive. The aperture enabled for a given GPIO port is controlled by the appropriate bit in the **GPIOHBCTL** register (see page 235).

To use the pins in a particular GPIO port, the clock for the port must be enabled by setting the appropriate GPIO Port bit field (GPIOn) in the **RCGC2** register (see page 292).

When the internal POR signal is asserted and until otherwise configured, all GPIO pins are configured to be undriven (tristate): **GPIOAFSEL=**0, **GPIODEN=**0, **GPIOPDR=**0, and **GPIOPUR=**0, except for the pins shown in Table 8-1 on page 405. Table 8-4 on page 413 shows all possible configurations of the GPIO pads and the control register settings required to achieve them. Table 8-5 on page 414 shows how a rising edge interrupt is configured for pin 2 of a GPIO port.

Configuration	GPIO Reg	GPIO Register Bit Value <sup>a</sup>														
Comgulation	AFSEL	DIR	ODR	DEN	PUR	PDR	DR2R	DR4R	DR8R	SLR						
Digital Input (GPIO)	0	0	0	1	?	?	Х	Х	Х	Х						
Digital Output (GPIO)	0	1	0	1	?	?	?	?	?	?						
Open Drain Output (GPIO)	0	1	1	1	X	X	?	?	?	?						
Open Drain Input/Output (I <sup>2</sup> C)	1	X	1	1	X	X	?	?	?	?						
Digital Input (Timer CCP)	1	X	0	1	?	?	X	X	X	X						
Digital Input (QEI)	1	Х	0	1	?	?	Х	Х	Х	X						
Digital Output (PWM)	1	Х	0	1	?	?	?	?	?	?						
Digital Output (Timer PWM)	1	X	0	1	?	?	?	?	?	?						
Digital Input/Output (SSI)	1	X	0	1	?	?	?	?	?	?						

## Table 8-4. GPIO Pad Configuration Examples

Configuration	GPIO Re	GPIO Register Bit Value <sup>a</sup>													
Configuration	AFSEL	DIR	ODR	DEN	PUR	PDR	DR2R	DR4R	DR8R	SLR					
Digital Input/Output (UART)	1	X	0	1	?	?	?	?	?	?					
Analog Input (Comparator)	0	0	0	0	0	0	X	Х	X	Х					
Digital Output (Comparator)	1	X	0	1	?	?	?	?	?	?					

## Table 8-4. GPIO Pad Configuration Examples (continued)

a. X=Ignored (don't care bit)

?=Can be either 0 or 1, depending on the configuration

## Table 8-5. GPIO Interrupt Configuration Example

Rodistor	Desired Interrupt	Pin 2 Bit V	Pin 2 Bit Value <sup>a</sup>											
Register	Event Trigger	7	6	5	4	3	2	1	0					
GPIOIS	0=edge 1=level	Х	X	X	X	Х	0	X	X					
GPIOIBE	0=single edge 1=both edges	Х	X	X	X	X	0	X	Х					
GPIOIEV	0=Low level, or falling edge 1=High level, or rising edge		X	X	X	X	1	X	Х					
GPIOIM	0=masked 1=not masked	0	0	0	0	0	1	0	0					

a. X=Ignored (don't care bit)

# 8.4 Register Map

Table 8-7 on page 415 lists the GPIO registers. Each GPIO port can be accessed through one of two bus apertures. The legacy aperture, the Advanced Peripheral Bus (APB), is backwards-compatible with previous Stellaris parts. The other aperture, the Advanced High-Performance Bus (AHB), offers the same register map but provides better back-to-back access performance than the APB bus.

**Important:** The GPIO registers in this chapter are duplicated in each GPIO block; however, depending on the block, all eight bits may not be connected to a GPIO pad. In those cases, writing to unconnected bits has no effect, and reading unconnected bits returns no meaningful data.

The offset listed is a hexadecimal increment to the register's address, relative to that GPIO port's base address:

- GPIO Port A (APB): 0x4000.4000
- GPIO Port A (AHB): 0x4005.8000
- GPIO Port B (APB): 0x4000.5000
- GPIO Port B (AHB): 0x4005.9000
- GPIO Port C (APB): 0x4000.6000
- GPIO Port C (AHB): 0x4005.A000
- GPIO Port D (APB): 0x4000.7000
- GPIO Port D (AHB): 0x4005.B000

- GPIO Port E (APB): 0x4002.4000
- GPIO Port E (AHB): 0x4005.C000
- GPIO Port F (APB): 0x4002.5000
- GPIO Port F (AHB): 0x4005.D000
- GPIO Port G (APB): 0x4002.6000
- GPIO Port G (AHB): 0x4005.E000
- GPIO Port H (APB): 0x4002.7000
- GPIO Port H (AHB): 0x4005.F000
- GPIO Port J (APB): 0x4003.D000
- GPIO Port J (AHB): 0x4006.0000

Note that each GPIO module clock must be enabled before the registers can be programmed (see page 292). There must be a delay of 3 system clocks after the GPIO module clock is enabled before any GPIO module registers are accessed.

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0, with the exception of the pins shown in the table below. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

	GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
Γ	PA[1:0]	UART0	0	0	0	0	0x1
	PA[5:2]	SSI0	0	0	0	0	0x1
	PB[3:2]	l <sup>2</sup> C0	0	0	0	0	0x1
	PC[3:0]	JTAG/SWD	1	1	0	1	0x3

## Table 8-6. GPIO Pins With Non-Zero Reset Values

The default register type for the **GPIOCR** register is RO for all GPIO pins with the exception of the NMI pin and the four JTAG/SWD pins (PB7 and PC[3:0]). These five pins are the only GPIOs that are protected by the **GPIOCR** register. Because of this, the register type for GPIO Port B7 and GPIO Port C[3:0] is R/W.

The default reset value for the **GPIOCR** register is 0x0000.00FF for all GPIO pins, with the exception of the NMI pin and the four JTAG/SWD pins (PB7 and PC[3:0]). To ensure that the JTAG port is not accidentally programmed as GPIO pins, the PC[3:0] pins default to non-committable. Similarly, to ensure that the NMI pin is not accidentally programmed as a GPIO pin, the PB7 pin defaults to non-committable. Because of this, the default reset value of **GPIOCR** for GPIO Port B is 0x0000.007F while the default reset value of **GPIOCR** for Port C is 0x0000.00F0.

 Table 8-7. GPIO Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	GPIODATA	R/W	0x0000.0000	GPIO Data	417
0x400	GPIODIR	R/W	0x0000.0000	GPIO Direction	418
0x404	GPIOIS	R/W	0x0000.0000	GPIO Interrupt Sense	419
0x408	GPIOIBE	R/W	0x0000.0000	GPIO Interrupt Both Edges	420
0x40C	GPIOIEV	R/W	0x0000.0000	GPIO Interrupt Event	421

Offset	Name	Туре	Reset	Description	See page
0x410	GPIOIM	R/W	0x0000.0000	GPIO Interrupt Mask	422
0x414	GPIORIS	RO	0x0000.0000	GPIO Raw Interrupt Status	423
0x418	GPIOMIS	RO	0x0000.0000	GPIO Masked Interrupt Status	424
0x41C	GPIOICR	W1C	0x0000.0000	GPIO Interrupt Clear	426
0x420	GPIOAFSEL	R/W	-	GPIO Alternate Function Select	427
0x500	GPIODR2R	R/W	0x0000.00FF	GPIO 2-mA Drive Select	429
0x504	GPIODR4R	R/W	0x0000.0000	GPIO 4-mA Drive Select	430
0x508	GPIODR8R	R/W	0x0000.0000	GPIO 8-mA Drive Select	431
0x50C	GPIOODR	R/W	0x0000.0000	GPIO Open Drain Select	432
0x510	GPIOPUR	R/W	-	GPIO Pull-Up Select	433
0x514	GPIOPDR	R/W	0x0000.0000	GPIO Pull-Down Select	435
0x518	GPIOSLR	R/W	0x0000.0000	GPIO Slew Rate Control Select	437
0x51C	GPIODEN	R/W	-	GPIO Digital Enable	438
0x520	GPIOLOCK	R/W	0x0000.0001	GPIO Lock	440
0x524	GPIOCR	-	-	GPIO Commit	441
0x528	GPIOAMSEL	R/W	0x0000.0000	GPIO Analog Mode Select	443
0x52C	GPIOPCTL	R/W	-	GPIO Port Control	445
0xFD0	GPIOPeriphID4	RO	0x0000.0000	GPIO Peripheral Identification 4	447
0xFD4	GPIOPeriphID5	RO	0x0000.0000	GPIO Peripheral Identification 5	448
0xFD8	GPIOPeriphID6	RO	0x0000.0000	GPIO Peripheral Identification 6	449
0xFDC	GPIOPeriphID7	RO	0x0000.0000	GPIO Peripheral Identification 7	450
0xFE0	GPIOPeriphID0	RO	0x0000.0061	GPIO Peripheral Identification 0	451
0xFE4	GPIOPeriphID1	RO	0x0000.0000	GPIO Peripheral Identification 1	452
0xFE8	GPIOPeriphID2	RO	0x0000.0018	GPIO Peripheral Identification 2	453
0xFEC	GPIOPeriphID3	RO	0x0000.0001	GPIO Peripheral Identification 3	454
0xFF0	GPIOPCellID0	RO	0x0000.000D	GPIO PrimeCell Identification 0	455
0xFF4	GPIOPCellID1	RO	0x0000.00F0	GPIO PrimeCell Identification 1	456
0xFF8	GPIOPCellID2	RO	0x0000.0005	GPIO PrimeCell Identification 2	457
0xFFC	GPIOPCellID3	RO	0x0000.00B1	GPIO PrimeCell Identification 3	458

# 8.5 **Register Descriptions**

The remainder of this section lists and describes the GPIO registers, in numerical order by address offset.

# Register 1: GPIO Data (GPIODATA), offset 0x000

The **GPIODATA** register is the data register. In software control mode, values written in the **GPIODATA** register are transferred onto the GPIO port pins if the respective pins have been configured as outputs through the **GPIO Direction (GPIODIR)** register (see page 418).

In order to write to **GPIODATA**, the corresponding bits in the mask, resulting from the address bus bits [9:2], must be set. Otherwise, the bit values remain unchanged by the write.

Similarly, the values read from this register are determined for each bit by the mask bit derived from the address used to access the data register, bits [9:2]. Bits that are set in the address mask cause the corresponding bits in **GPIODATA** to be read, and bits that are clear in the address mask cause the corresponding bits in **GPIODATA** to be read as 0, regardless of their value.

A read from **GPIODATA** returns the last bit value written if the respective pins are configured as outputs, or it returns the value on the corresponding input pin when these are configured as inputs. All bits are cleared by a reset.

#### GPIO Data (GPIODATA)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x000

Type R/W, reset 0x0000.0000

Type	17/11, 1656		5.0000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I		T			1	1 1	rese	erved	I	1	1	1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
reserved										I	1	D/	ATA	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Field Name 31:8 reserved			R	pe O	Reset 0x0000.00	) Sof con pre	scription tware sho npatibility served ac	with fut	ure prod	ucts, the	value of	a reserv	•			
	7:0		DAT	A	R/	VV	0x00	GP	IO Data							
								To f inde mas its c by <i>i</i>	s register facilitate t ependent sked by tl current sta ADDR[9:2 eration" o	the readi drivers, he eight ate. Write 2] and ar	the data address es to this re config	writing of read fro lines [9: register o ured as	f data to om and w 2]. Read only affec outputs.	these re vritten to s from th ct bits tha See "Da	gisters b the regis is registe it are not ta Regis	y sters are er return masked

## Register 2: GPIO Direction (GPIODIR), offset 0x400

The GPIODIR register is the data direction register. Setting a bit in the GPIODIR register configures the corresponding pin to be an output, while clearing a bit configures the corresponding pin to be an input. All bits are cleared by a reset, meaning all GPIO pins are inputs by default.

#### **GPIO Direction (GPIODIR)**

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4005.B000 GPIO Port E (AHB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x400

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•	1					rved		1	•		1	1	•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		r	1	rese	rved	r	т т		r	1	<b>I</b> D	IR	1	I		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit/Field		Nam		τ.	20	Reset	Dee	cription							
E	SIVFIEIU		Indii	le	Ту	þe	Resei	Des	cription							
31:8 reserved			R	0	0x0000.00	O Software should not rely on the value of a reserved bit. To procompatibility with future products, the value of a reserved bit s preserved across a read-modify-write operation.					•					
	7:0		DIF	र	R/	W	0x00	GPI	O Data D	Direction						

**GPIO** Data Direction

Value Description

0 Corresponding pin is an input.

1 Corresponding pins is an output.

# Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404

The GPIOIS register is the interrupt sense register. Setting a bit in the GPIOIS register configures the corresponding pin to detect levels, while clearing a bit configures the corresponding pin to detect edges. All bits are cleared by a reset.

## GPIO Interrupt Sense (GPIOIS)

GPIO Port A (APB) base: 0x4000.4000	
GPIO Port A (AHB) base: 0x4005.8000	
GPIO Port B (APB) base: 0x4000.5000	
GPIO Port B (AHB) base: 0x4005.9000	
GPIO Port C (APB) base: 0x4000.6000	
GPIO Port C (AHB) base: 0x4005.A000	
GPIO Port D (APB) base: 0x4000.7000	
GPIO Port D (AHB) base: 0x4005.B000	
GPIO Port E (APB) base: 0x4002.4000	
GPIO Port E (AHB) base: 0x4005.C000	
GPIO Port F (APB) base: 0x4002.5000	
GPIO Port F (AHB) base: 0x4005.D000	
GPIO Port G (APB) base: 0x4002.6000	
GPIO Port G (AHB) base: 0x4005.E000	
GPIO Port H (APB) base: 0x4002.7000	
GPIO Port H (AHB) base: 0x4005.F000	
GPIO Port J (APB) base: 0x4003.D000	
GPIO Port J (AHB) base: 0x4006.0000	
Offset 0x404	

Offset 0x404 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•	•					rese	erved					•	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1 1				r	  {	S	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:8 reserved RO 0x0000						0x0000.00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv		
	7:0		IS		R/	W	0x00	GPI	O Interru	pt Sens	е					

#### **GPIO** Interrupt Sense

Value Description

0 The edge on the corresponding pin is detected (edge-sensitive).

1 The level on the corresponding pin is detected (level-sensitive).

## Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408

The **GPIOIBE** register allows both edges to cause interrupts. When the corresponding bit in the **GPIO Interrupt Sense (GPIOIS)** register (see page 419) is set to detect edges, setting a bit in the **GPIOIBE** register configures the corresponding pin to detect both rising and falling edges, regardless of the corresponding bit in the **GPIO Interrupt Event (GPIOIEV)** register (see page 421). Clearing a bit configures the pin to be controlled by the **GPIOIEV** register. All bits are cleared by a reset.

#### GPIO Interrupt Both Edges (GPIOIBE)

GPIO Port A (APB) base: 0x4000.4000
GPIO Port A (AHB) base: 0x4005.8000
GPIO Port B (APB) base: 0x4000.5000
GPIO Port B (AHB) base: 0x4005.9000
GPIO Port C (APB) base: 0x4000.6000
GPIO Port C (AHB) base: 0x4005.A000
GPIO Port D (APB) base: 0x4000.7000
GPIO Port D (AHB) base: 0x4005.B000
GPIO Port E (APB) base: 0x4002.4000
GPIO Port E (AHB) base: 0x4005.C000
GPIO Port F (APB) base: 0x4002.5000
GPIO Port F (AHB) base: 0x4005.D000
GPIO Port G (APB) base: 0x4002.6000
GPIO Port G (AHB) base: 0x4005.E000
GPIO Port H (APB) base: 0x4002.7000
GPIO Port H (AHB) base: 0x4005.F000
GPIO Port J (APB) base: 0x4003.D000
GPIO Port J (AHB) base: 0x4006.0000
Offset 0x408
Type R/W, reset 0x0000.0000
iype i v v v, ieset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	erved					1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved					I		IE	BE	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Туј	be	Reset	Des	cription							
	31:8		reserv	ved	R	C	0x0000.00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv		
	7:0		IBE	Ξ	R/	W	0x00	GPI	O Interru	ipt Both	Edges					

Value Description

- 0 Interrupt generation is controlled by the **GPIO Interrupt Event** (**GPIOIEV**) register (see page 421).
- 1 Both edges on the corresponding pin trigger an interrupt.

# Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C

The **GPIOIEV** register is the interrupt event register. Setting a bit in the **GPIOIEV** register configures the corresponding pin to detect rising edges or high levels, depending on the corresponding bit value in the **GPIO Interrupt Sense (GPIOIS)** register (see page 419). Clearing a bit configures the pin to detect falling edges or low levels, depending on the corresponding bit value in the **GPIOIS** register. All bits are cleared by a reset.

#### GPIO Interrupt Event (GPIOIEV)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x40C

Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			1 1	rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1 1					IE	V			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	8it/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x0000.00	Soft	ware sho	ould not	rely on tl	ne value	of a rese	erved bit	. To prov	ride

7:0 IEV

R/W

0x00

GPIO Interrupt Event

Value Description

0 A falling edge or a Low level on the corresponding pin triggers an interrupt.

compatibility with future products, the value of a reserved bit should be

preserved across a read-modify-write operation.

1 A rising edge or a High level on the corresponding pin triggers an interrupt.

## Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410

The **GPIOIM** register is the interrupt mask register. Setting a bit in the **GPIOIM** register allows interrupts that are generated by the corresponding pin to be sent to the interrupt controller on the combined interrupt signal. Clearing a bit prevents an interrupt on the corresponding pin from being sent to the interrupt controller. All bits are cleared by a reset.

#### GPIO Interrupt Mask (GPIOIM)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x410

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved					1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							IN	1 1E			)
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	be	Reset	Des	cription							
	31:8 reserved RO 0							com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		IME	Ξ	R/	W	0x00	GPI	O Interru	ıpt Mask	Enable					
								Valu	ue Desc	ription						

0 The interrupt from the corresponding pin is masked.

1 The interrupt from the corresponding pin is sent to the interrupt controller.

# Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414

The **GPIORIS** register is the raw interrupt status register. A bit in this register is set when an interrupt condition occurs on the corresponding GPIO pin. If the corresponding bit in the GPIO Interrupt Mask (GPIOIM) register (see page 422) is set, the interrupt is sent to the interrupt controller. Bits read as zero indicate that corresponding input pins have not initiated an interrupt. A bit in this register can be cleared by writing a 1 to the corresponding bit in the GPIO Interrupt Clear (GPIOICR) register.

#### GPIO Raw Interrupt Status (GPIORIS)

ODIO Dest & (ADD) heres 04000 4000
GPIO Port A (APB) base: 0x4000.4000
GPIO Port A (AHB) base: 0x4005.8000
GPIO Port B (APB) base: 0x4000.5000
GPIO Port B (AHB) base: 0x4005.9000
GPIO Port C (APB) base: 0x4000.6000
GPIO Port C (AHB) base: 0x4005.A000
GPIO Port D (APB) base: 0x4000.7000
GPIO Port D (AHB) base: 0x4005.B000
GPIO Port E (APB) base: 0x4002.4000
GPIO Port E (AHB) base: 0x4005.C000
GPIO Port F (APB) base: 0x4002.5000
GPIO Port F (AHB) base: 0x4005.D000
GPIO Port G (APB) base: 0x4002.6000
GPIO Port G (AHB) base: 0x4005.E000
GPIO Port H (APB) base: 0x4002.7000
GPIO Port H (AHB) base: 0x4005.F000
GPIO Port J (APB) base: 0x4003.D000
GPIO Port J (AHB) base: 0x4006.0000
Offset 0x414
T

Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	[			[	rese	rved	1					<b>I</b>	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved	<b>I</b> 1		1		1		R	S	1	1	
<b>І</b> Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	RIS	RO	0x00	GPIO Interrupt Raw Status

Value Description

An interrupt condition has occurred on the corresponding pin. 1

0 An interrupt condition has not occurred on the corresponding pin.

A bit is cleared by writing a 1 to the corresponding bit in the GPIOICR register.

# Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418

The **GPIOMIS** register is the masked interrupt status register. If a bit is set in this register, the corresponding interrupt has triggered an interrupt to the interrupt controller. If a bit is clear, either no interrupt has been generated, or the interrupt is masked.

In addition to providing GPIO functionality, PB4 can also be used as an external trigger for the ADC. If PB4 is configured as a non-masked interrupt pin (the appropriate bit of GPIOIM is set), an interrupt for Port B is generated, and an external trigger signal is sent to the ADC. If the **ADC Event Multiplexer Select (ADCEMUX)** register is configured to use the external trigger, an ADC conversion is initiated. See page 637.

If no other Port B pins are being used to generate interrupts, the **Interrupt 0-31 Set Enable (EN0)** register can disable the Port B interrupts, and the ADC interrupt can be used to read back the converted data. Otherwise, the Port B interrupt handler must ignore and clear interrupts on PB4 and wait for the ADC interrupt, or the ADC interrupt must be disabled in the **EN0** register and the Port B interrupt handler must poll the ADC registers until the conversion is completed. See page 137 for more information.

**GPIOMIS** is the state of the interrupt after masking.

GPIO Masked Interrupt Status (GPIOMIS)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x418

Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[		1	T	1	1	1	т т	rese	rved			1	1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	rese	erved	•	•				•	M	lis	•	•	'
Туре	RO	RO	RO	rese RO	erved RO	RO	RO	RO	RO	RO	RO	RO	IIS I RO	RO	RO	RO
Type Reset	RO 0	RO 0	RO 0		I	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		L	RO 0	RO 0	RO 0

Bit/Field	Name	Туре	Reset
31:8	reserved	RO	0

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
7:0	MIS	RO	0x00	GPIO Masked Interrupt Status
				Value Description
				1 An interrupt condition on the corresponding pin has triggered an interrupt to the interrupt controller.
				0 An interrupt condition on the corresponding pin is masked or has not occurred.
				A bit is cleared by writing a 1 to the corresponding bit in the <b>GPIOICR</b> register.

## Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C

The **GPIOICR** register is the interrupt clear register. Writing a 1 to a bit in this register clears the corresponding interrupt bit in the **GPIORIS** and **GPIOMIS** registers. Writing a 0 has no effect.

#### GPIO Interrupt Clear (GPIOICR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (APB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4005.4000 GPIO Port C (APB) base: 0x4005.4000 GPIO Port C (APB) base: 0x4005.8000 GPIO Port D (APB) base: 0x4005.8000 GPIO Port E (APB) base: 0x4005.6000 GPIO Port E (APB) base: 0x4005.6000 GPIO Port F (APB) base: 0x4005.0000 GPIO Port F (APB) base: 0x4005.0000 GPIO Port G (APB) base: 0x4002.5000 GPIO Port G (APB) base: 0x4002.5000 GPIO Port G (APB) base: 0x4002.5000 GPIO Port G (APB) base: 0x4005.5000 GPIO Port H (APB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (APB) base: 0x4003.0000 GPIO Port J (APB) base: 0x4003.0000

Type W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved						1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved							10			I	•
Type Reset	RO 0	W1C 0														

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IC	W1C	0x00	GPIO Interrupt Clear

Value Description

1 The corresponding interrupt is cleared.

0 The corresponding interrupt is unaffected.

# Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420

The **GPIOAFSEL** register is the mode control select register. If a bit is clear, the pin is used as a GPIO and is controlled by the GPIO registers. Setting a bit in this register configures the corresponding GPIO line to be controlled by an associated peripheral. Several possible peripheral functions are multiplexed on each GPIO. The **GPIO Port Control (GPIOPCTL)** register is used to select one of the possible functions. Table 24-5 on page 1262 details which functions are muxed on each GPIO pin. The reset value for this register is 0x0000.0000 for GPIO ports that are not listed in the table below.

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0, with the exception of the pins shown in the table below. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[1:0]	UART0	0	0	0	0	0x1
PA[5:2]	SSI0	0	0	0	0	0x1
PB[3:2]	l <sup>2</sup> C0	0	0	0	0	0x1
PC[3:0]	JTAG/SWD	1	1	0	1	0x3

Table 8-8. GPIO Pins With Non-Zero Reset Values

Caution – It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. As a result, the debugger may be locked out of the part. This issue can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is provided for the NMI pin (PB7) and the four JTAG/SWD pins (PC[3:0]). Writes to protected bits of the GPIO Alternate Function Select (GPIOAFSEL) register (see page 427), GPIO Pull Up Select (GPIOPUR) register (see page 433), GPIO Pull-Down Select (GPIOPDR) register (see page 435), and GPIO Digital Enable (GPIODEN) register (see page 438) are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 440) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 441) have been set.

When using the  $I^2C$  module, in addition to setting the **GPIOAFSEL** register bits for the  $I^2C$  clock and data pins, the data pins should be set to open drain using the **GPIO Open Drain Select** (**GPIOODR**) register (see examples in "Initialization and Configuration" on page 413).

#### GPIO Alternate Function Select (GPIOAFSEL)

Offset 0x420 Type R/W, reset -

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				1				rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							AFS	SEL			•
Type Reset	RO 0	R/W -														

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software sho compatibility preserved a
7:0	AFSEL	R/W	-	GPIO Altern

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

GPIO Alternate Function Select

Value Description

- 0 The associated pin functions as a GPIO and is controlled by the GPIO registers.
- 1 The associated pin functions as a peripheral signal and is controlled by the alternate hardware function.

The reset value for this register is 0x0000.0000 for GPIO ports that are not listed in Table 8-1 on page 405.

# Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500

The **GPIODR2R** register is the 2-mA drive control register. Each GPIO signal in the port can be individually configured without affecting the other pads. When setting the DRV2 bit for a GPIO signal, the corresponding DRV4 bit in the **GPIODR4R** register and DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware. By default, all GPIO pins have 2-mA drive.

#### GPIO 2-mA Drive Select (GPIODR2R)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4005.4000 GPIO Port C (AHB) base: 0x4005.4000 GPIO Port D (AHB) base: 0x4005.4000 GPIO Port D (AHB) base: 0x4005.6000 GPIO Port E (AHB) base: 0x4005.0000 GPIO Port E (AHB) base: 0x4005.0000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4002.6000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.0000 GPIO Port G (AHB) base: 0x4005.F000 GPIO Port H (APB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4005.F000 GPIO Port J (AHB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4003.0000 GPIO Port J (AHB) base: 0x4005.F000 GPIO Port J (AHB) base: 0x4003.0000 GPIO Port J (AHB) base: 0x4005.F000

Type R/W, reset 0x0000.00FF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		r	1			[	гт	rese	erved	I		1	1	I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	erved		т т			I		DF	RV2	T	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
E	Bit/Field		Nan	ie	Ту	ре	Reset	Des	cription							
	31:8		reser	ved	R	0	0x0000.00	com	tware sho npatibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	vide nould be
	7:0		DR\	/2	R/	W	0xFF	Out	put Pad	2-mA Dri	ive Enat	ole				

Value Description

1 The corresponding GPIO pin has 2-mA drive.

0 The drive for the corresponding GPIO pin is controlled by the **GPIODR4R** or **GPIODR8R** register.

Setting a bit in either the **GPIODR4** register or the **GPIODR8** register clears the corresponding 2-mA enable bit. The change is effective on the second clock cycle after the write if accessing GPIO via the APB memory aperture. If using AHB access, the change is effective on the next clock cycle.

## Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504

The **GPIODR4R** register is the 4-mA drive control register. Each GPIO signal in the port can be individually configured without affecting the other pads. When setting the DRV4 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

#### GPIO 4-mA Drive Select (GPIODR4R)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (APB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x504

Type R/W, reset 0x0000.0000

7:0

DRV4

R/W

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1 1	rese	rved		1	1	ı 1	I	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved							DF	k 2V4			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x0000.00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	

0x00 Output Pad 4-mA Drive Enable

Value Description

1 The corresponding GPIO pin has 4-mA drive.

0 The drive for the corresponding GPIO pin is controlled by the **GPIODR2R** or **GPIODR8R** register.

Setting a bit in either the **GPIODR2** register or the **GPIODR8** register clears the corresponding 4-mA enable bit. The change is effective on the second clock cycle after the write if accessing GPIO via the APB memory aperture. If using AHB access, the change is effective on the next clock cycle.

# Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508

The **GPIODR8R** register is the 8-mA drive control register. Each GPIO signal in the port can be individually configured without affecting the other pads. When setting the DRV8 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and DRV4 bit in the **GPIODR4R** register are automatically cleared by hardware. The 8-mA setting is also used for high-current operation.

**Note:** There is no configuration difference between 8-mA and high-current operation. The additional current capacity results from a shift in the V<sub>OH</sub>/V<sub>OL</sub> levels. See "Recommended Operating Conditions" on page 1309 for further information.

GPIO 8-mA Drive Select (GPIODR8R)

Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	1	1			[	rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		Γ		1			DR	:V8			
Type Reset	RO 0	R/W 0														

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software shou compatibility w preserved acro
7:0	DRV8	R/W	0x00	Output Pad 8-

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

- Output Pad 8-mA Drive Enable
- Value Description
- 1 The corresponding GPIO pin has 8-mA drive.
- 0 The drive for the corresponding GPIO pin is controlled by the **GPIODR2R** or **GPIODR4R** register.

Setting a bit in either the **GPIODR2** register or the **GPIODR4** register clears the corresponding 8-mA enable bit. The change is effective on the second clock cycle after the write if accessing GPIO via the APB memory aperture. If using AHB access, the change is effective on the next clock cycle.

# Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C

The **GPIOODR** register is the open drain control register. Setting a bit in this register enables the open-drain configuration of the corresponding GPIO pad. When open-drain mode is enabled, the corresponding bit should also be set in the **GPIO Digital Enable (GPIODEN)** register (see page 438). Corresponding bits in the drive strength and slew rate control registers (**GPIODR2R**, **GPIODR4R**, **GPIODR8R**, and **GPIOSLR**) can be set to achieve the desired rise and fall times. The GPIO acts as an input if the corresponding bit in the **GPIODIR** register is cleared. If open drain is selected while the GPIO is configured as an input, the GPIO will remain an input and the open-drain selection has no effect until the GPIO is changed to an output.

When using the I<sup>2</sup>C module, in addition to configuring the pin to open drain, the **GPIO Alternate Function Select (GPIOAFSEL)** register bits for the I<sup>2</sup>C clock and data pins should be set (see examples in "Initialization and Configuration" on page 413).

GPIO Port A (APB) base: 0x4000.4000 GPIO Port B (APB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4007.000 GPIO Port D (APB) base: 0x4002.8000 GPIO Port E (APB) base: 0x4002.5000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port G (AHB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4002.7000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port J (AHB) base: 0x4002.7000 GPIO Port J (AHB) base: 0x4002.7000 GPIO Port J (APB) base: 0x4000.7000 GPIO PORD J
Offset 0x50C Type R/W, reset 0x0000.0000
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
reserved
Type         RO         R
reserved ODE
Type         RO         RO         RO         RO         R/W
Bit/Field Name Type Reset Description
31:8 reserved RO 0x0000.00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0 ODE R/W 0x00 Output Pad Open Drain Enable
Value Description
1 The corresponding pin is configured as open drain.
0 The corresponding pin is not configured as open drain.
## Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510

The **GPIOPUR** register is the pull-up control register. When a bit is set, a weak pull-up resistor on the corresponding GPIO signal is enabled. Setting a bit in **GPIOPUR** automatically clears the corresponding bit in the **GPIO Pull-Down Select (GPIOPDR)** register (see page 435). Write access to this register is protected with the **GPIOCR** register. Bits in **GPIOCR** that are cleared prevent writes to the equivalent bit in this register.

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0, with the exception of the pins shown in the table below. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[1:0]	UART0	0	0	0	0	0x1
PA[5:2]	SSI0	0	0	0	0	0x1
PB[3:2]	l <sup>2</sup> C0	0	0	0	0	0x1
PC[3:0]	JTAG/SWD	1	1	0	1	0x3

Table 8-9. GPIO Pins With Non-Zero Reset Values

Note: The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is provided for the NMI pin (PB7) and the four JTAG/SWD pins (PC[3:0]). Writes to protected bits of the GPIO Alternate Function Select (GPIOAFSEL) register (see page 427), GPIO Pull Up Select (GPIOPUR) register (see page 433), GPIO Pull-Down Select (GPIOPDR) register (see page 435), and GPIO Digital Enable (GPIODEN) register (see page 438) are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 440) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 441) have been set.

GPIO Pull-Up Select (GPIOPUR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000
GPIO Port B (AHB) base: 0x4005.9000
GPIO Port C (APB) base: 0x4000.6000
GPIO Port C (AHB) base: 0x4005.A000
GPIO Port D (APB) base: 0x4000.7000
GPIO Port D (AHB) base: 0x4005.B000
GPIO Port E (APB) base: 0x4002.4000
GPIO Port E (AHB) base: 0x4005.C000
GPIO Port F (APB) base: 0x4002.5000
GPIO Port F (AHB) base: 0x4005.D000
GPIO Port G (APB) base: 0x4002.6000
GPIO Port G (AHB) base: 0x4005.E000
GPIO Port H (APB) base: 0x4002.7000
GPIO Port H (AHB) base: 0x4005.F000
GPIO Port J (APB) base: 0x4003.D000
GPIO Port J (AHB) base: 0x4006.0000
Offset 0x510
Type R/W, reset -

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	1	1	1	rese	rved I	1	1	I	ı 1	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•	rese	erved	•	•	•		•	•	Pl	JE	•	•	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO	RO 0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PUE	R/W	-	Pad Weak Pull-Up Enable
				<ul> <li>Value Description</li> <li>The corresponding pin's weak pull-up resistor is disabled.</li> <li>The corresponding pin's weak pull-up resistor is enabled.</li> </ul>
				Setting a bit in the GPIOPDR register clears the corresponding bit in

the **GPIOPUR** register. The change is effective on the second clock cycle after the write if accessing GPIO via the APB memory aperture. If using AHB access, the change is effective on the next clock cycle.

The reset value for this register is 0x0000.0000 for GPIO ports that are not listed in Table 8-1 on page 405.

### Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514

The **GPIOPDR** register is the pull-down control register. When a bit is set, a weak pull-down resistor on the corresponding GPIO signal is enabled. Setting a bit in **GPIOPDR** automatically clears the corresponding bit in the **GPIO Pull-Up Select (GPIOPUR)** register (see page 433).

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0, with the exception of the pins shown in the table below. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[1:0]	UART0	0	0	0	0	0x1
PA[5:2]	SSI0	0	0	0	0	0x1
PB[3:2]	l <sup>2</sup> C0	0	0	0	0	0x1
PC[3:0]	JTAG/SWD	1	1	0	1	0x3

 Table 8-10. GPIO Pins With Non-Zero Reset Values

Note: The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is provided for the NMI pin (PB7) and the four JTAG/SWD pins (PC[3:0]). Writes to protected bits of the GPIO Alternate Function Select (GPIOAFSEL) register (see page 427), GPIO Pull Up Select (GPIOPUR) register (see page 433), GPIO Pull-Down Select (GPIOPDR) register (see page 435), and GPIO Digital Enable (GPIODEN) register (see page 438) are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 440) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 441) have been set.

#### GPIO Pull-Down Select (GPIOPDR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x514 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		1	1	1	1	rese	rved						1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved							PE	DE		I	'
Type Reset	RO 0	R/W 0														

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PDE	R/W	0x00	Pad Weak Pull-Down Enable
				Value Description
				0 The corresponding pin's weak pull-down resistor is disabled.

1 The corresponding pin's weak pull-down resistor is enabled.

Setting a bit in the **GPIOPUR** register clears the corresponding bit in the **GPIOPDR** register. The change is effective on the second clock cycle after the write if accessing GPIO via the APB memory aperture. If using AHB access, the change is effective on the next clock cycle.

## Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518

The **GPIOSLR** register is the slew rate control register. Slew rate control is only available when using the 8-mA drive strength option via the **GPIO 8-mA Drive Select (GPIODR8R)** register (see page 431).

#### GPIO Slew Rate Control Select (GPIOSLR)

GPIO Port A (APB) base: 0x4000.4000
GPIO Port A (AHB) base: 0x4005.8000
GPIO Port B (APB) base: 0x4000.5000
GPIO Port B (AHB) base: 0x4005.9000
GPIO Port C (APB) base: 0x4000.6000
GPIO Port C (AHB) base: 0x4005.A000
GPIO Port D (APB) base: 0x4000.7000
GPIO Port D (AHB) base: 0x4005.B000
GPIO Port E (APB) base: 0x4002.4000
GPIO Port E (AHB) base: 0x4005.C000
GPIO Port F (APB) base: 0x4002.5000
GPIO Port F (AHB) base: 0x4005.D000
GPIO Port G (APB) base: 0x4002.6000
GPIO Port G (AHB) base: 0x4005.E000
GPIO Port H (APB) base: 0x4002.7000
GPIO Port H (AHB) base: 0x4005.F000
GPIO Port J (APB) base: 0x4003.D000
GPIO Port J (AHB) base: 0x4006.0000
Offset 0x518

Offset 0x518 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1	1				rese	erved		1			1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved										I	I SI	R RL	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:8 reserved			R						•			erved bit a reserv	•		

Slew Rate Limit Enable (8-mA drive only)

preserved across a read-modify-write operation.

Value Description

1 Slew rate control is enabled for the corresponding pin.

0 Slew rate control is disabled for the corresponding pin.

7:0

SRL

R/W

0x00

### Register 18: GPIO Digital Enable (GPIODEN), offset 0x51C

Note: Pins configured as digital inputs are Schmitt-triggered.

The **GPIODEN** register is the digital enable register. By default, all GPIO signals except those listed below are configured out of reset to be undriven (tristate). Their digital function is disabled; they do not drive a logic value on the pin and they do not allow the pin voltage into the GPIO receiver. To use the pin as a digital input or output (either GPIO or alternate function), the corresponding GPIODEN bit must be set.

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0, with the exception of the pins shown in the table below. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[1:0]	UART0	0	0	0	0	0x1
PA[5:2]	SSI0	0	0	0	0	0x1
PB[3:2]	l <sup>2</sup> C0	0	0	0	0	0x1
PC[3:0]	JTAG/SWD	1	1	0	1	0x3

Table 8-11. GPIO Pins With Non-Zero Reset Values

Note: The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is provided for the NMI pin (PB7) and the four JTAG/SWD pins (PC[3:0]). Writes to protected bits of the GPIO Alternate Function Select (GPIOAFSEL) register (see page 427), GPIO Pull Up Select (GPIOPUR) register (see page 433), GPIO Pull-Down Select (GPIOPDR) register (see page 435), and GPIO Digital Enable (GPIODEN) register (see page 438) are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 440) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 441) have been set.

#### GPIO Digital Enable (GPIODEN)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.9000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4005.0000 GPIO Port D (AHB) base: 0x4005.8000 GPIO Port D (AHB) base: 0x4005.8000 GPIO Port E (APB) base: 0x4005.0000 GPIO Port E (APB) base: 0x4005.0000 GPIO Port F (AHB) base: 0x4005.0000 GPIO Port F (AHB) base: 0x4005.0000 GPIO Port F (AHB) base: 0x4005.0000 GPIO Port G (APB) base: 0x4005.0000 GPIO Port G (APB) base: 0x4005.0000 GPIO Port G (APB) base: 0x4005.0000 GPIO Port H (AHB) base: 0x4005.0000 GPIO Port H (APB) base: 0x4005.0000 GPIO Port H (APB) base: 0x4005.0000
GPIO Port J (AHB) base: 0x4006.0000
Offset 0x51C

Type R/W, reset -

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	1	1 1		rese	rved	1						r
					1				1							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		1				1								1
				rese	rved				DEN							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software she compatibility preserved a
7:0	DEN	R/W	-	Digital Enab

are should not rely on the value of a reserved bit. To provide atibility with future products, the value of a reserved bit should be rved across a read-modify-write operation.

```
Enable
```

Value Description

- 0 The digital functions for the corresponding pin are disabled.
- 1 The digital functions for the corresponding pin are enabled.

The reset value for this register is 0x0000.0000 for GPIO ports that are not listed in Table 8-1 on page 405.

### Register 19: GPIO Lock (GPIOLOCK), offset 0x520

The **GPIOLOCK** register enables write access to the **GPIOCR** register (see page 441). Writing 0x4C4F.434B to the **GPIOLOCK** register unlocks the **GPIOCR** register. Writing any other value to the **GPIOLOCK** register re-enables the locked state. Reading the **GPIOLOCK** register returns the lock status rather than the 32-bit value that was previously written. Therefore, when write accesses are disabled, or locked, reading the **GPIOLOCK** register returns 0x0000.0001. When write accesses are enabled, or unlocked, reading the **GPIOLOCK** register returns 0x0000.0000.

GPIO Lock (GPIOLOCK)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x520

Type R/W, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								LO	СК						I	
Туре	R/W															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		r	ſ					LO	CK	I		ſ		Γ	I	
Туре	R/W															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
															0	1

Bit/Field Name Type Reset Descriptio	eld I	Name	Туре	Reset	Description
--------------------------------------	-------	------	------	-------	-------------

31:0	LOCK	R/W	0x0000.0001	GPIO

A write of the value 0x4C4F.434B unlocks the **GPIO Commit (GPIOCR)** register for write access.A write of any other value or a write to the **GPIOCR** register reapplies the lock, preventing any register updates. A read of this register returns the following values:

Value Description

Lock

0x1 The GPIOCR register is locked and may not be modified.

0x0 The GPIOCR register is unlocked and may be modified.

## Register 20: GPIO Commit (GPIOCR), offset 0x524

The **GPIOCR** register is the commit register. The value of the **GPIOCR** register determines which bits of the **GPIOAFSEL**, **GPIOPUR**, **GPIOPDR**, and **GPIODEN** registers are committed when a write to these registers is performed. If a bit in the **GPIOCR** register is cleared, the data being written to the corresponding bit in the **GPIOAFSEL**, **GPIOPUR**, **GPIOPDR**, or **GPIODEN** registers cannot be committed and retains its previous value. If a bit in the **GPIOCR** register is set, the data being written to the corresponding bit of the **GPIOAFSEL**, **GPIOPUR**, **GPIOPUR**, **GPIOPDR**, or **GPIODEN** registers is committed to the register and reflects the new value.

The contents of the **GPIOCR** register can only be modified if the status in the **GPIOLOCK** register is unlocked. Writes to the **GPIOCR** register are ignored if the status in the **GPIOLOCK** register is locked.

Important: This register is designed to prevent accidental programming of the registers that control connectivity to the NMI and JTAG/SWD debug hardware. By initializing the bits of the GPIOCR register to 0 for PB7 and PC[3:0], the NMI and JTAG/SWD debug port can only be converted to GPIOs through a deliberate set of writes to the GPIOLOCK, GPIOCR, and the corresponding registers.

Because this protection is currently only implemented on the NMI and JTAG/SWD pins on PB7 and PC[3:0], all of the other bits in the **GPIOCR** registers cannot be written with 0x0. These bits are hardwired to 0x1, ensuring that it is always possible to commit new values to the **GPIOAFSEL**, **GPIOPUR**, **GPIOPDR**, or **GPIODEN** register bits of these other pins.

#### GPIO Commit (GPIOCR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x524

Type -, reset -



Bit/Field	Name	Туре	Reset	Descrip	btion
31:8	reserved	RO	0x0000.00	compat	re should not rely on the value of a reserved bit. To provide ibility with future products, the value of a reserved bit should be red across a read-modify-write operation.
7:0	CR	-	-	GPIO C	Commit
				Value	Description
					The corresponding GPIOAFSEL, GPIOPUR, GPIOPDR, or GPIODEN bits can be written.
					The corresponding <b>GPIOAFSEL</b> , <b>GPIOPUR</b> , <b>GPIOPDR</b> , or <b>GPIODEN</b> bits cannot be written.
				Note:	The default register type for the <b>GPIOCR</b> register is RO for all GPIO pins with the exception of the NMI pin and the four JTAG/SWD pins (PB7 and PC[3:0]). These five pins are the only GPIOs that are protected by the <b>GPIOCR</b> register. Because of this, the register type for GPIO Port B7 and GPIO Port C[3:0] is R/W.
					The default reset value for the <b>GPIOCR</b> register is 0x0000.00FF for all GPIO pins, with the exception of the NMI pin and the four JTAG/SWD pins (PB7 and PC[3:0]). To ensure that the JTAG port is not accidentally programmed as GPIO pins, the PC[3:0] pins default to non-committable. Similarly, to ensure that the NMI pin is not accidentally programmed as a GPIO pin, the PB7 pin defaults to non-committable. Because of this, the default reset value of <b>GPIOCR</b> for GPIO Port B is 0x0000.007F while the default reset value of <b>GPIOCR</b> for Port C is 0x0000.00F0.

### Register 21: GPIO Analog Mode Select (GPIOAMSEL), offset 0x528

**Important:** This register is only valid for ports D and E; the corresponding base addresses for the remaining ports are not valid.

If any pin is to be used as an ADC input, the appropriate bit in **GPIOAMSEL** must be set to disable the analog isolation circuit.

The **GPIOAMSEL** register controls isolation circuits to the analog side of a unified I/O pad. Because the GPIOs may be driven by a 5-V source and affect analog operation, analog circuitry requires isolation from the pins when they are not used in their analog function.

Each bit of this register controls the isolation circuitry for the corresponding GPIO signal. For information on which GPIO pins can be used for ADC functions, refer to Table 24-5 on page 1262.

GPIO Analog Mode Select (GPIOAMSEL)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x528

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software sh

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
7:0	GPIOAMSEL	R/W	0x00	GPIO Analog Mode Select
				Value Description
				1 The analog function of the pin is enabled, the isolation is disabled, and the pin is capable of analog functions.
				0 The analog function of the pin is disabled, the isolation is enabled, and the pin is capable of digital functions as specified by the other GPIO configuration registers.
				<b>Note:</b> This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad.
				The reset state of this register is 0 for all signals.

## Register 22: GPIO Port Control (GPIOPCTL), offset 0x52C

The **GPIOPCTL** register is used in conjunction with the **GPIOAFSEL** register and selects the specific peripheral signal for each GPIO pin when using the alternate function mode. Most bits in the **GPIOAFSEL** register are cleared on reset, therefore most GPIO pins are configured as GPIOs by default. When a bit is set in the **GPIOAFSEL** register, the corresponding GPIO signal is controlled by an associated peripheral. The **GPIOPCTL** register selects one out of a set of peripheral functions for each GPIO, providing additional flexibility in signal definition. For information on the defined encodings for the bit fields in this register, refer to Table 24-5 on page 1262. The reset value for this register is 0x0000.0000 for GPIO ports that are not listed in the table below.

- **Note:** If the same signal is assigned to two different GPIO port pins, the signal is assigned to the port with the lowest letter and the assignment to the higher letter port is ignored.
- Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0, with the exception of the pins shown in the table below. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[1:0]	UART0	0	0	0	0	0x1
PA[5:2]	SSI0	0	0	0	0	0x1
PB[3:2]	l <sup>2</sup> C0	0	0	0	0	0x1
PC[3:0]	JTAG/SWD	1	1	0	1	0x3

#### Table 8-12. GPIO Pins With Non-Zero Reset Values

#### GPIO Port Control (GPIOPCTL)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x52C

Type R/W, reset -

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		PM	IC7	I		PM	C6			PM	C5		PMC4			
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W								
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		PM	IC3	I		PM	C2		PMC1				PMC0			
Type Reset	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W								
iveset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

Bit/Field	Name	Туре	Reset	Description
31:28	PMC7	R/W	-	Port Mux Control 7 This field controls the configuration for GPIO pin 7.
27:24	PMC6	R/W	-	Port Mux Control 6 This field controls the configuration for GPIO pin 6.
23:20	PMC5	R/W	-	Port Mux Control 5 This field controls the configuration for GPIO pin 5.
19:16	PMC4	R/W	-	Port Mux Control 4 This field controls the configuration for GPIO pin 4.
15:12	PMC3	R/W	-	Port Mux Control 3 This field controls the configuration for GPIO pin 3.
11:8	PMC2	R/W	-	Port Mux Control 2 This field controls the configuration for GPIO pin 2.
7:4	PMC1	R/W	-	Port Mux Control 1 This field controls the configuration for GPIO pin 1.
3:0	PMC0	R/W	-	Port Mux Control 0 This field controls the configuration for GPIO pin 0.

## Register 23: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

#### GPIO Peripheral Identification 4 (GPIOPeriphID4)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.9000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (AHB) base: 0x4005.8000 GPIO Port D (AHB) base: 0x4005.0000 GPIO Port E (APB) base: 0x4005.0000 GPIO Port F (APB) base: 0x4005.0000 GPIO Port F (AHB) base: 0x4005.0000 GPIO Port G (AHB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.0000 GPIO Port G (AHB) base: 0x4005.0000 GPIO Port G (AHB) base: 0x4005.0000 GPIO Port H (APB) base: 0x4005.F000 GPIO Port H (APB) base: 0x4005.F000 GPIO Port J (AHB) base: 0x4005.F000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I		1				1 1	rese	rved		1	1			1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		1	rese	rved						I	PI	D4	1	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Name			ре	Reset	Description								
	31:8		reserv	ved	R	0	0x0000.00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv		
	7:0		PID	4	R	0	0x00	GPI	O Periph	ieral ID F	Register	[7:0]				

## Register 24: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

#### GPIO Peripheral Identification 5 (GPIOPeriphID5)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.9000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4005.4000 GPIO Port C (AHB) base: 0x4005.4000 GPIO Port D (AHB) base: 0x4005.4000 GPIO Port D (AHB) base: 0x4005.4000 GPIO Port E (APB) base: 0x4005.0000 GPIO Port E (APB) base: 0x4005.0000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port G (AHB) base: 0x4002.5000 GPIO Port G (AHB) base: 0x4002.5000 GPIO Port G (AHB) base: 0x4005.0000 GPIO Port H (APB) base: 0x4005.F000 GPIO Port H (APB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4005.F000 GPIO Port J (AHB) base: 0x4005.F000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved			•		•	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ſ	1	rese	rved	1 1				r	<b>I</b> Pli	D5	1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Name			ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x0000.00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv		
	7:0		PID	5	R	0	0x00	GPI	O Periph	eral ID F	Register	[15:8]				

## Register 25: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

#### GPIO Peripheral Identification 6 (GPIOPeriphID6)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.9000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.4000 GPIO Port C (AHB) base: 0x4005.4000 GPIO Port D (AHB) base: 0x4005.8000 GPIO Port E (APB) base: 0x4005.6000 GPIO Port E (AHB) base: 0x4005.0000 GPIO Port F (APB) base: 0x4005.0000 GPIO Port F (AHB) base: 0x4005.0000 GPIO Port G (AHB) base: 0x4005.0000 GPIO Port H (APB) base: 0x4005.0000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4005.F000 GPIO Port J (AHB) base: 0x4005.F000

Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I		1				1 1	rese	erved		1	•		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		1	rese	rved						I	PI	D6	1	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x0000.00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv		
	7:0		PID	6	R	0	0x00	GPI	O Periph	ieral ID F	Register	[23:16]				

## Register 26: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

#### GPIO Peripheral Identification 7 (GPIOPeriphID7)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.9000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.4000 GPIO Port D (AHB) base: 0x4005.8000 GPIO Port D (AHB) base: 0x4005.8000 GPIO Port E (APB) base: 0x4005.6000 GPIO Port E (AHB) base: 0x4005.0000 GPIO Port F (APB) base: 0x4005.0000 GPIO Port F (AHB) base: 0x4005.0000 GPIO Port G (APB) base: 0x4005.0000 GPIO Port G (AHB) base: 0x4005.0000 GPIO Port G (AHB) base: 0x4005.0000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (AHB) base: 0x4005.F000 GPIO Port J (AHB) base: 0x4005.0000 GPIO Port J (AHB) base: 0x4005.0000 GPIO Port J (AHB) base: 0x4005.0000 GPIO Port J (AHB) base: 0x4005.0000

Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved		1	1		1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ſ	1	rese	rved	r	1 1				1	I Pl	D7	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x0000.00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv		
	7:0		PID	7	R	0	0x00	GPI	O Periph	eral ID F	Register	[31:24]				

## Register 27: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

#### GPIO Peripheral Identification 0 (GPIOPeriphID0)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.9000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4005.C000 GPIO Port E (APB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.5000 GPIO Port G (APB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4005.F000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	rved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset															0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		• •					PI	00		•	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x0000.00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		PID	0	R	0	0x61		O Periph be used		0		e prese	nce of th	is periph	neral.

## Register 28: GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

#### GPIO Peripheral Identification 1 (GPIOPeriphID1)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.9000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4005.4000 GPIO Port C (AHB) base: 0x4005.4000 GPIO Port D (AHB) base: 0x4005.4000 GPIO Port D (AHB) base: 0x4005.4000 GPIO Port E (APB) base: 0x4005.0000 GPIO Port E (APB) base: 0x4005.0000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port G (AHB) base: 0x4002.5000 GPIO Port G (AHB) base: 0x4002.5000 GPIO Port G (AHB) base: 0x4005.0000 GPIO Port H (APB) base: 0x4005.F000 GPIO Port H (APB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4005.F000 GPIO Port J (AHB) base: 0x4005.F000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I				· ·			rese	rved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I			rese	rved	I						PI	D1	1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x0000.00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		PID	1	R	0	0x00		O Periph be used		•		e prese	nce of th	is periph	neral.

## Register 29: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

#### GPIO Peripheral Identification 2 (GPIOPeriphID2)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4005.4000 GPIO Port C (AHB) base: 0x4005.4000 GPIO Port D (APB) base: 0x4005.8000 GPIO Port D (APB) base: 0x4005.0000 GPIO Port E (APB) base: 0x4005.0000 GPIO Port E (APB) base: 0x4005.0000 GPIO Port F (APB) base: 0x4005.0000 GPIO Port F (APB) base: 0x4005.0000 GPIO Port G (APB) base: 0x4005.0000 GPIO Port G (APB) base: 0x4005.0000 GPIO Port G (APB) base: 0x4005.0000 GPIO Port H (APB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4005.F000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	erved					1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		• •					PI	D2	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x0000.00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		PID	2	R	0	0x18		O Periph		0		ie prese	nce of th	is periph	neral.

### Register 30: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

#### GPIO Peripheral Identification 3 (GPIOPeriphID3)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.9000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.4000 GPIO Port D (AHB) base: 0x4005.6000 GPIO Port D (AHB) base: 0x4005.6000 GPIO Port E (APB) base: 0x4005.0000 GPIO Port F (APB) base: 0x4002.4000 GPIO Port F (AHB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.0000 GPIO Port F (AHB) base: 0x4005.0000 GPIO Port G (APB) base: 0x4005.0000 GPIO Port G (AHB) base: 0x4005.0000 GPIO Port H (AHB) base: 0x4005.0000 GPIO Port H (AHB) base: 0x4005.0000 GPIO Port J (APB) base: 0x4003.0000 GPIO Port J (AHB) base: 0x4005.0000 GPIO Port J (AHB) base: 0x4005.0000 GPIO Port J (AHB) base: 0x4005.0000 GPIO Port J (AHB) base: 0x4005.0000

Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•		1					rese	rved			•		•	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•		1	rese	rved							PI	D3	1	I	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
E	Bit/Field		Nam	ie	Ту	be	Reset	Des	cription							
	31:8		reserv	/ed	R	C	0x0000.00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	
	7:0		PID	3	R	С	0x01		O Periph		0	[31:24]				

Can be used by software to identify the presence of this peripheral.

## Register 31: GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

#### GPIO PrimeCell Identification 0 (GPIOPCellID0)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.9000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4005.4000 GPIO Port C (AHB) base: 0x4005.4000 GPIO Port D (AHB) base: 0x4005.8000 GPIO Port D (AHB) base: 0x4005.0000 GPIO Port E (APB) base: 0x4005.0000 GPIO Port E (APB) base: 0x4005.0000 GPIO Port F (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.0000 GPIO Port G (AHB) base: 0x4005.0000 GPIO Port G (AHB) base: 0x4005.0000 GPIO Port H (APB) base: 0x4005.F000 GPIO Port H (APB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4005.F000 GPIO Port J (AHB) base: 0x4005.F000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	erved							1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							CII	0			1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x0000.00	Soft	ware sho	ould not	relv on ti	he value	of a res	erved hit		/ide
	51.0		reserv	cu		0	0,0000.00	com	patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		CID	0	R	0	0x0D	GPI	O Prime	Cell ID R	legister	[7:0]				
								Prov	vides sof	tware a	standard	l cross-p	eriphera	l identific	ation sy	stem.

### Register 32: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

#### GPIO PrimeCell Identification 1 (GPIOPCellID1)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.9000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4005.4000 GPIO Port C (AHB) base: 0x4005.4000 GPIO Port D (AHB) base: 0x4005.8000 GPIO Port D (AHB) base: 0x4005.0000 GPIO Port E (APB) base: 0x4005.0000 GPIO Port E (APB) base: 0x4005.0000 GPIO Port F (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.0000 GPIO Port G (AHB) base: 0x4005.0000 GPIO Port G (AHB) base: 0x4005.0000 GPIO Port H (APB) base: 0x4005.F000 GPIO Port H (APB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4005.F000 GPIO Port J (AHB) base: 0x4005.F000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	erved			1		1		1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset															0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I			rese	rved							CI	D1	1		1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x0000.00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		CID	1	R	0	0xF0		O Prime				eriphera	l identific	ation sy	stem.

## Register 33: GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

#### GPIO PrimeCell Identification 2 (GPIOPCellID2)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.9000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (AHB) base: 0x4005.8000 GPIO Port D (AHB) base: 0x4005.0000 GPIO Port E (APB) base: 0x4005.0000 GPIO Port F (APB) base: 0x4005.0000 GPIO Port F (AHB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4005.F000 GPIO Port H (APB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4005.F000 GPIO Port J (AHB) base: 0x4005.F000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	erved		1			1		1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved	I	• •				1	CI	D2	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x0000.00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	
	7:0		CID	2	R	0	0x05		O Prime		0		eriphera	l identific	cation sy	stem.

## Register 34: GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

#### GPIO PrimeCell Identification 3 (GPIOPCellID3)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.9000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4005.4000 GPIO Port C (AHB) base: 0x4005.4000 GPIO Port D (AHB) base: 0x4005.8000 GPIO Port D (AHB) base: 0x4005.0000 GPIO Port E (APB) base: 0x4005.0000 GPIO Port E (APB) base: 0x4005.0000 GPIO Port F (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.0000 GPIO Port G (AHB) base: 0x4005.0000 GPIO Port H (APB) base: 0x4005.6000 GPIO Port H (APB) base: 0x4005.F000 GPIO Port H (APB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4005.F000 GPIO Port J (AHB) base: 0x4005.F000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	erved							1
Туре	RO 0	RO 0	RO	RO	RO 0	RO	RO	RO	RO	RO 0	RO	RO	RO 0	RO 0	RO	RO
Reset			0	0		0	0	0	0		0	0			0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							CII	D3			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x0000.00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		CID	3	R	0	0xB1		O Prime				eriphera	l identific	ation sy	stem.

# 9 External Peripheral Interface (EPI)

The External Peripheral Interface is a high-speed parallel bus for external peripherals or memory. It has several modes of operation to interface gluelessly to many types of external devices. The External Peripheral Interface is similar to a standard microprocessor address/data bus, except that it must typically be connected to just one type of external device. Enhanced capabilities include µDMA support, clocking control and support for external FIFO buffers.

The EPI has the following features:

- 8/16/32-bit dedicated parallel bus for external peripherals and memory
- Memory interface supports contiguous memory access independent of data bus width, thus enabling code execution directly from SDRAM, SRAM and Flash memory
- Blocking and non-blocking reads
- Separates processor from timing details through use of an internal write FIFO
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
  - Separate channels for read and write
  - Read channel request asserted by programmable levels on the internal non-blocking read FIFO (NBRFIFO)
  - Write channel request asserted by empty on the internal write FIFO (WFIFO)

The EPI supports three primary functional modes: Synchronous Dynamic Random Access Memory (SDRAM) mode, Traditional Host-Bus mode, and General-Purpose mode. The EPI module also provides custom GPIOs; however, unlike regular GPIOs, the EPI module uses a FIFO in the same way as a communication mechanism and is speed-controlled using clocking.

- Synchronous Dynamic Random Access Memory (SDRAM) mode
  - Supports x16 (single data rate) SDRAM at up to 50 MHz
  - Supports low-cost SDRAMs up to 64 MB (512 megabits)
  - Includes automatic refresh and access to all banks/rows
  - Includes a Sleep/Standby mode to keep contents active with minimal power draw
  - Multiplexed address/data interface for reduced pin count
- Host-Bus mode
  - Traditional x8 and x16 MCU bus interface capabilities
  - Similar device compatibility options as PIC, ATmega, 8051, and others
  - Access to SRAM, NOR Flash memory, and other devices, with up to 1 MB of addressing in unmultiplexed mode and 256 MB in multiplexed mode (512 MB in Host-Bus 16 mode with no byte selects)

- Support of both muxed and de-muxed address and data
- Access to a range of devices supporting the non-address FIFO x8 and x16 interface variant, with support for external FIFO (XFIFO) EMPTY and FULL signals
- Speed controlled, with read and write data wait-state counters
- Chip select modes include ALE, CSn, Dual CSn and ALE with dual CSn
- Manual chip-enable (or use extra address pins)
- General-Purpose mode
  - Wide parallel interfaces for fast communications with CPLDs and FPGAs
  - Data widths up to 32 bits
  - Data rates up to 150 MB/second
  - Optional "address" sizes from 4 bits to 20 bits
  - Optional clock output, read/write strobes, framing (with counter-based size), and clock-enable input
- General parallel GPIO
  - 1 to 32 bits, FIFOed with speed control
  - Useful for custom peripherals or for digital data acquisition and actuator controls

## 9.1 EPI Block Diagram

Figure 9-1 on page 461 provides a block diagram of a Stellaris<sup>®</sup> EPI module.

Figure 9-1. EPI Block Diagram



# 9.2 Signal Description

The following table lists the external signals of the EPI controller and describes the function of each. The EPI controller signals are alternate functions for GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the GPIO pin placement for the EPI signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 427) should be set to choose the EPI controller function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 445) to assign the EPI signals to the specified GPIO port pins. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 404.

Table 9-1. External Peripheral Interface Signals (100LQFP)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
EPIOSO	83	PH3 (8)	I/O	TTL	EPI module 0 signal 0.
EPI0S1	84	PH2 (8)	I/O	TTL	EPI module 0 signal 1.
EPI0S2	25	PC4 (8)	I/O	TTL	EPI module 0 signal 2.
EPI0S3	24	PC5 (8)	I/O	TTL	EPI module 0 signal 3.
EPI0S4	23	PC6 (8)	I/O	TTL	EPI module 0 signal 4.
EPI0S5	22	PC7 (8)	I/O	TTL	EPI module 0 signal 5.
EPI0S6	86	PH0 (8)	I/O	TTL	EPI module 0 signal 6.
EPI0S7	85	PH1 (8)	I/O	TTL	EPI module 0 signal 7.
EPI0S8	74	PE0 (8)	I/O	TTL	EPI module 0 signal 8.
EPI0S9	75	PE1 (8)	I/O	TTL	EPI module 0 signal 9.
EPI0S10	76	PH4 (8)	I/O	TTL	EPI module 0 signal 10.

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
EPI0S11	63	PH5 (8)	I/O	TTL	EPI module 0 signal 11.
EPI0S12	42	PF4 (8)	I/O	TTL	EPI module 0 signal 12.
EPIOS13	19	PG0 (8)	I/O	TTL	EPI module 0 signal 13.
EPIOS14	18	PG1 (8)	I/O	TTL	EPI module 0 signal 14.
EPIOS15	41	PF5 (8)	I/O	TTL	EPI module 0 signal 15.
EPI0S16	14	PJ0 (8)	I/O	TTL	EPI module 0 signal 16.
EPIOS17	87	PJ1 (8)	I/O	TTL	EPI module 0 signal 17.
EPIOS18	39	PJ2 (8)	I/O	TTL	EPI module 0 signal 18.
EPIOS19	50 97	PJ3 (8) PD4 (10)	I/O	TTL	EPI module 0 signal 19.
EPI0S20	12	PD2 (8)	I/O	TTL	EPI module 0 signal 20.
EPIOS21	13	PD3 (8)	I/O	TTL	EPI module 0 signal 21.
EPI0S22	91	PB5 (8)	I/O	TTL	EPI module 0 signal 22.
EPI0S23	92	PB4 (8)	I/O	TTL	EPI module 0 signal 23.
EPI0S24	95	PE2 (8)	I/O	TTL	EPI module 0 signal 24.
EPI0S25	96	PE3 (8)	I/O	TTL	EPI module 0 signal 25.
EPI0S26	62	PH6 (8)	I/O	TTL	EPI module 0 signal 26.
EPI0S27	15	PH7 (8)	I/O	TTL	EPI module 0 signal 27.
EPIOS28	52 98	PJ4 (8) PD5 (10)	I/O	TTL	EPI module 0 signal 28.
EPIOS29	53 99	PJ5 (8) PD6 (10)	I/O	TTL	EPI module 0 signal 29.
EPIOS30	54 100	PJ6 (8) PD7 (10)	I/O	TTL	EPI module 0 signal 30.
EPIOS31	36	PG7 (9)	I/O	TTL	EPI module 0 signal 31.

### Table 9-1. External Peripheral Interface Signals (100LQFP) (continued)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

### Table 9-2. External Peripheral Interface Signals (108BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
EPIOSO	D10	PH3 (8)	I/O	TTL	EPI module 0 signal 0.
EPI0S1	D11	PH2 (8)	I/O	TTL	EPI module 0 signal 1.
EPI0S2	L1	PC4 (8)	I/O	TTL	EPI module 0 signal 2.
EPI0S3	M1	PC5 (8)	I/O	TTL	EPI module 0 signal 3.
EPI0S4	M2	PC6 (8)	I/O	TTL	EPI module 0 signal 4.
EPI0S5	L2	PC7 (8)	I/O	TTL	EPI module 0 signal 5.
EPI0S6	C9	PH0 (8)	I/O	TTL	EPI module 0 signal 6.
EPI0S7	C8	PH1 (8)	I/O	TTL	EPI module 0 signal 7.
EPI0S8	B11	PE0 (8)	I/O	TTL	EPI module 0 signal 8.
EPI0S9	A12	PE1 (8)	I/O	TTL	EPI module 0 signal 9.
EPI0S10	B10	PH4 (8)	I/O	TTL	EPI module 0 signal 10.
EPI0S11	F10	PH5 (8)	I/O	TTL	EPI module 0 signal 11.

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
EPI0S12	K4	PF4 (8)	I/O	TTL	EPI module 0 signal 12.
EPI0S13	K1	PG0 (8)	I/O	TTL	EPI module 0 signal 13.
EPI0S14	K2	PG1 (8)	I/O	TTL	EPI module 0 signal 14.
EPI0S15	K3	PF5 (8)	I/O	TTL	EPI module 0 signal 15.
EPI0S16	F3	PJ0 (8)	I/O	TTL	EPI module 0 signal 16.
EPI0S17	B6	PJ1 (8)	I/O	TTL	EPI module 0 signal 17.
EPI0S18	K6	PJ2 (8)	I/O	TTL	EPI module 0 signal 18.
EPIOS19	M10 B5	PJ3 (8) PD4 (10)	I/O	TTL	EPI module 0 signal 19.
EPI0S20	H2	PD2 (8)	I/O	TTL	EPI module 0 signal 20.
EPI0S21	H1	PD3 (8)	I/O	TTL	EPI module 0 signal 21.
EPI0S22	B7	PB5 (8)	I/O	TTL	EPI module 0 signal 22.
EPI0S23	A6	PB4 (8)	I/O	TTL	EPI module 0 signal 23.
EPI0S24	A4	PE2 (8)	I/O	TTL	EPI module 0 signal 24.
EPI0S25	B4	PE3 (8)	I/O	TTL	EPI module 0 signal 25.
EPI0S26	G3	PH6 (8)	I/O	TTL	EPI module 0 signal 26.
EPI0S27	H3	PH7 (8)	I/O	TTL	EPI module 0 signal 27.
EPI0S28	K11 C6	PJ4 (8) PD5 (10)	I/O	TTL	EPI module 0 signal 28.
EPI0S29	K12 A3	PJ5 (8) PD6 (10)	I/O	TTL	EPI module 0 signal 29.
EPI0S30	L10 A2	PJ6 (8) PD7 (10)	I/O	TTL	EPI module 0 signal 30.
EPI0S31	C10	PG7 (9)	I/O	TTL	EPI module 0 signal 31.

Table 9-2. External Peripheral Interface Signals (108BGA) (continued)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

# 9.3 Functional Description

The EPI controller provides a glueless, programmable interface to a variety of common external peripherals such as SDRAM x 16, Host Bus x8 and x16 devices, RAM, NOR Flash memory, CPLDs and FPGAs. In addition, the EPI controller provides custom GPIO that can use a FIFO with speed control by using either the internal write FIFO (WFIFO) or the non-blocking read FIFO (NBRFIFO). The WFIFO can hold 4 words of data that are written to the external interface at the rate controlled by the **EPI Main Baud Rate (EPIBAUD)** register. The NBRFIFO can hold 8 words of data and samples at the rate controlled by the **EPIBAUD** register. The EPI controller provides predictable operation and thus has an advantage over regular GPIO which has more variable timing due to on-chip bus arbitration and delays across bus bridges. Blocking reads stall the CPU until the transaction completes. Non-blocking reads are performed in the background and allow the processor to continue operation. In addition, write data can also be stored in the WFIFO to allow multiple writes with no stalls.

**Note:** Both the WTAV bit field in the **EPIWFIFOCNT** register and the WBUSY bit in the **EPISTAT** register must be polled to determine if there is a current write transaction from the WFIFO. If both of these bits are clear, then a new bus access may begin.

Main read and write operations can be performed in subsets of the range 0x6000.0000 to 0xDFFF.FFFF. A read from an address mapped location uses the offset and size to control the

address and size of the external operation. When performing a multi-value load, the read is done as a burst (when available) to maximize performance. A write to an address mapped location uses the offset and size to control the address and size of the external operation. When performing a multi-value store, the write is done as a burst (when available) to maximize performance.

NAND Flash memory (x8) can be read natively. Automatic programming support is not provided; programming must be done by the user following the manufacturer's protocol. Automatic page ECC is also not supported, but can be performed in software.

### 9.3.1 Non-Blocking Reads

The EPI Controller supports a special kind of read called a non-blocking read, also referred to as a posted read. Where a normal read stalls the processor or µDMA until the data is returned, a non-blocking read is performed in the background.

A non-blocking read is configured by writing the start address into a **EPIRADDRn** register, the size per transaction into a **EPIRSIZEn** register, and then the count of operations into a **EPIRPSTDn** register. After each read is completed, the result is written into the NBRFIFO and the **EPIRADDRn** register is incremented by the size (1, 2, or 4).

If the NBRFIFO is filled, then the reads pause until space is made available. The NBRFIFO can be configured to interrupt the processor or trigger the  $\mu$ DMA based on fullness using the **EPIFIFOLVL** register. By using the trigger/interrupt method, the  $\mu$ DMA (or processor) can keep space available in the NBRFIFO and allow the reads to continue unimpeded.

When performing non-blocking reads, the SDRAM controller issues two additional read transactions after the burst request is terminated. The data for these additional transfers is discarded. This situation is transparent to the user other than the additional EPI bus activity and can safely be ignored.

Two non-blocking read register sets are available to allow sequencing and ping-pong use. When one completes, the other then activates. So, for example, if 20 words are to be read from 0x100 and 10 words from 0x200, the **EPIRPSTD0** register can be set up with the read from 0x100 (with a count of 20), and the **EPIRPSTD1** register can be set up with the read from 0x200 (with a count of 10). When **EPIRPSTD0** finishes (count goes to 0), the **EPIRPSTD1** register then starts its operation. The NBRFIFO has then passed 30 values. When used with the  $\mu$ DMA, it may transfer 30 values (simple sequence), or the primary/alternate model may be used to handle the first 20 in one way and the second 10 in another. It is also possible to reload the **EPIRPSTD0** register when it is finished (and the **EPIRPSTD1** register is active); thereby, keeping the interface constantly busy.

To cancel a non-blocking read, the **EPIRPSTDn** register is cleared. Care must be taken, however if the register set was active to drain away any values read into the NBRFIFO and ensure that any read in progress is allowed to complete.

To ensure that the cancel is complete, the following algorithm is used (using the **EPIRPSTD0** register for example):

#### EPIRPSTD0 = 0;

while ((EPISTAT & 0x11) == 0x10)

; // we are active and busy

// if here, then other one is active or interface no longer busy

cnt = (EPIRADDR0 - original\_address) / EPIRSIZE0; // count of values read

cnt -= values\_read\_so\_far;

// cnt is now number left in FIFO

while (cnt--)

value = EPIREADFIFO; // drain

The above algorithm can be optimized in code; however, the important point is to wait for the cancel to complete because the external interface could have been in the process of reading a value when the cancel came in, and it must be allowed to complete.

### 9.3.2 DMA Operation

The  $\mu$ DMA can be used to achieve maximum transfer rates on the EPI through the NBRFIFO and the WFIFO. The  $\mu$ DMA has one channel for write and one for read. The write channel copies values to the WFIFO when the WFIFO is at the level specified by the **EPI FIFO Level Selects (EPIFIFOLVL)** register. The non-blocking read channel copies values from the NBRFIFO when the NBRFIFO is at the level specified by the **EPIFIFOLVL** register. For non-blocking reads, the start address, the size per transaction, and the count of elements must be programmed in the  $\mu$ DMA. Note that both non-blocking read register sets can be used, and they fill the NBRFIFO such that one runs to completion, then the next one starts (they do not interleave). Using the NBRFIFO provides the best possible transfer rate.

For blocking reads, the  $\mu$ DMA software channel (or another unused channel) is used for memory-to-memory transfers (or memory to peripheral, where some other peripheral is used). In this situation, the  $\mu$ DMA stalls until the read is complete and is not able to service another channel until the read is done. As a result, the arbitration size should normally be programmed to one access at a time. The  $\mu$ DMA controller can also transfer from and to the NBRFIFO and the WFIFO using the  $\mu$ DMA software channel in memory mode, however, the  $\mu$ DMA is stalled once the NBRFIFO is empty or the WFIFO is full. Note that when the  $\mu$ DMA controller is stalled, the core continues operation. See "Micro Direct Memory Access ( $\mu$ DMA)" on page 345 for more information on configuring the  $\mu$ DMA.

The size of the FIFOs must be taken into consideration when configuring the  $\mu$ DMA to transfer data to and from the EPI. The arbitration size should be 4 or less when writing to EPI address space and 8 or less when reading from EPI address space.

## 9.4 Initialization and Configuration

To enable and initialize the EPI controller, the following steps are necessary:

- 1. Enable the EPI module using the RCGC1 register. See page 280.
- 2. Enable the clock to the appropriate GPIO module via the **RCGC2** register. See page 292. To find out which GPIO port to enable, refer to "Signal Description" on page 461.
- **3.** Set the GPIO AFSEL bits for the appropriate pins. See page 427. To determine which GPIOs to configure, see Table 24-4 on page 1253.
- **4.** Configure the GPIO current level and/or slew rate as specified for the mode selected. See page 429 and page 437.
- 5. Configure the PMCn fields in the **GPIOPCTL** register to assign the EPI signals to the appropriate pins. See page 445 and Table 24-5 on page 1262.
- 6. Select the mode for the EPI block to SDRAM, HB8, HB16, or general parallel use, using the MODE field in the EPI Configuration (EPICFG) register. Set the mode-specific details (if needed)

using the appropriate mode configuration **EPI Host Bus Configuration (EPIHBnCFGn)** registers for the desired chip-select configuration. Set the **EPI Main Baud Rate (EPIBAUD)** register if the baud rate must be slower than the system clock rate.

- 7. Configure the address mapping using the EPI Address Map (EPIADDRMAP) register. The selected start address and range is dependent on the type of external device and maximum address (as appropriate). For example, for a 512-megabit SDRAM, program the ERADR field to 0x1 for address 0x6000.0000 or 0x2 for address 0x8000.0000; and program the ERSZ field to 0x3 for 256 MB. If using General-Purpose mode and no address at all, program the EPADR field to 0x1 for address 0xA000.0000 or 0x2 for address 0xC000.0000; and program the EPADR field to 0x1 for address 0xA000.0000 or 0x2 for address 0xC000.0000; and program the EPSZ field to 0x0 for 256 bytes.
- 8. To read or write directly, use the mapped address area (configured with the **EPIADDRMAP** register). Up to 4 or 5 writes can be performed at once without blocking. Each read is blocked until the value is retrieved.
- 9. To perform a non-blocking read, see "Non-Blocking Reads" on page 464.

The following sub-sections describe the initialization and configuration for each of the modes of operation. Care must be taken to initialize everything properly to ensure correct operation. Control of the GPIO states is also important, as changes may cause the external device to interpret pin states as actions or commands (see "Register Descriptions" on page 416). Normally, a pull-up or pull-down is needed on the board to at least control the chip-select or chip-enable as the Stellaris GPIOs come out of reset in tri-state.

### 9.4.1 SDRAM Mode

When activating the SDRAM mode, it is important to consider a few points:

- 1. Generally, it takes over 100 µs from when the mode is activated to when the first operation is allowed. The SDRAM controller begins the SDRAM initialization sequence as soon as the mode is selected and enabled via the **EPICFG** register. It is important that the GPIOs are properly configured before the SDRAM mode is enabled, as the EPI controller is relying on the GPIO block's ability to drive the pins immediately. As part of the initialization sequence, the LOAD MODE REGISTER command is automatically sent to the SDRAM with a value of 0x27, which sets a CAS latency of 2 and a full page burst length.
- 2. The INITSEQ bit in the EPI Status (EPISTAT) register can be checked to determine when the initialization sequence is complete.
- 3. When using a frequency range and/or refresh value other than the default value, it is important to configure the FREQ and RFSH fields in the EPI SDRAM Configuration (EPISDRAMCFG) register shortly after activating the mode. After the 100-µs startup time, the EPI block must be configured properly to keep the SDRAM contents stable.
- 4. The SLEEP bit in the **EPISDRAMCFG** register may be configured to put the SDRAM into a low-power self-refreshing state. It is important to note that the SDRAM mode must not be disabled once enabled, or else the SDRAM is no longer clocked and the contents are lost.
- 5. Before entering SLEEP mode, make sure all non-blocking reads and normal reads and writes have completed. If the system is running at 30 to 50 MHz, wait 2 EPI clocks after clearing the SLEEP bit before executing non-blocking reads, or normal reads and writes. If the system is configured to greater than 50 MHz, wait 5 EPI clocks before read and write transactions. For all other configurations, wait 1 EPI clock.

The SIZE field of the **EPISDRAMCFG** register must be configured correctly based on the amount of SDRAM in the system.

The FREQ field must be configured according to the value that represents the range being used. Based on the range selected, the number of external clocks used between certain operations (for example, PRECHARGE or ACTIVATE) is determined. If a higher frequency is given than is used, then the only downside is that the peripheral is slower (uses more cycles for these delays). If a lower frequency is given, incorrect operation occurs.

See "External Peripheral Interface (EPI)" on page 1318 for timing details for the SDRAM mode.

#### 9.4.1.1 External Signal Connections

Table 9-3 on page 467 defines how EPI module signals should be connected to SDRAMs. The table applies when using a SDRAM up to 512 megabits. Note that the EPI signals must use 8-mA drive when interfacing to SDRAM, see page 431. Any unused EPI controller signals can be used as GPIOs or another alternate function.

EPI Signal	SDRAM Signal <sup>a</sup>				
EPI0S0	A0	D0			
EPI0S1	A1	D1			
EPI0S2	A2	D2			
EPI0S3	A3	D3			
EPI0S4	A4	D4			
EPI0S5	A5	D5			
EPI0S6	A6	D6			
EPI0S7	A7	D7			
EPI0S8	A8	D8			
EPI0S9	A9	D9			
EPI0S10	A10	D10			
EPI0S11	A11	D11			
EPI0S12	A12 <sup>b</sup>	D12			
EPI0S13	BA0	D13			
EPI0S14	BA1	D14			
EPI0S15	D15				
EPI0S16	DQML				
EPI0S17	DQMH				
EPI0S18	CASn				
EPI0S19	RASn				
EPI0S20-EPI0S27	EPI0S20-EPI0S27 not used				
EPI0S28	WEn				
EPI0S29	CSn				
EPI0S30	CKE				
EPI0S31	CLK				
If 2 signals are listed, connect the EPI signal to both nins					

#### Table 9-3. EPI SDRAM Signal Connections

a. If 2 signals are listed, connect the EPI signal to both pins.

b. Only for 256/512 megabit SDRAMs

### 9.4.1.2 Refresh Configuration

The refresh count is based on the external clock speed and the number of rows per bank as well as the refresh period. The RFSH field represents how many external clock cycles remain before an AUTO-REFRESH is required. The normal formula is:

RFSH = (t<sub>Refresh us</sub> / number\_rows) / ext\_clock\_period

A refresh period is normally 64 ms, or 64000  $\mu$ s. The number of rows is normally 4096 or 8192. The ext\_clock\_period is a value expressed in  $\mu$ sec and is derived by dividing 1000 by the clock speed expressed in MHz. So, 50 MHz is 1000/50=20 ns, or 0.02  $\mu$ s. A typical SDRAM is 4096 rows per bank if the system clock is running at 50 MHz with an **EPIBAUD** register value of 0:

RFSH = (64000/4096) / 0.02 = 15.625 µs / 0.02 µs = 781.25

The default value in the RFSH field is 750 decimal or 0x2EE to allow for a margin of safety and providing 15 µs per refresh. It is important to note that this number should always be smaller or equal to what is required by the above equation. For example, if running the external clock at 25 MHz (40 ns per clock period), 390 is the highest number that may be used. Note that the external clock may be 25 MHz when the system clock is 25 MHz or when the system clock is 50 MHz and configuring the COUNTO field in the **EPIBAUD** register to 1 (divide by 2).

If a number larger than allowed is used, the SDRAM is not refreshed often enough, and data is lost.

#### 9.4.1.3 Bus Interface Speed

The EPI Controller SDRAM interface can operate up to 50 MHz. The COUNTO field in the **EPIBAUD** register configures the speed of the EPI clock. For system clock (SysClk) speeds up to 50 MHz, the COUNTO field can be 0x0000, and the SDRAM interface can run at the same speed as SysClk. However, if SysClk is running at higher speeds, the bus interface can run only as fast as half speed, and the COUNTO field must be configured to at least 0x0001.

### 9.4.1.4 Non-Blocking Read Cycle

Figure 9-2 on page 469 shows a non-blocking read cycle of n halfwords; n can be any number greater than or equal to 1. The cycle begins with the Activate command and the row address on the EPIOS[15:0] signals. With the programmed CAS latency of 2, the Read command with the column address on the EPIOS[15:0] signals follows after 2 clock cycles. Following one more NOP cycle, data is read in on the EPIOS[15:0] signals on every rising clock edge. The Burst Terminate command is issued during the cycle when the next-to-last halfword is read in. The DQMH and DQML signals are deasserted after the last halfword of data is received; the CSn signal deasserts on the following clock cycle, signaling the end of the read cycle. At least one clock period of inactivity separates any two SDRAM cycles.


## Figure 9-2. SDRAM Non-Blocking Read Cycle

## 9.4.1.5 Normal Read Cycle

Figure 9-3 on page 469 shows a normal read cycle of n halfwords; n can be 1 or 2. The cycle begins with the Activate command and the row address on the EPIOS[15:0] signals. With the programmed CAS latency of 2, the Read command with the column address on the EPIOS[15:0] signals follows after 2 clock cycles. Following one more NOP cycle, data is read in on the EPIOS[15:0] signals on every rising clock edge. The DQMH, DQML, and CSn signals are deasserted after the last halfword of data is received, signaling the end of the cycle. At least one clock period of inactivity separates any two SDRAM cycles.



#### Figure 9-3. SDRAM Normal Read Cycle

## 9.4.1.6 Write Cycle

Figure 9-4 on page 470 shows a write cycle of n halfwords; n can be any number greater than or equal to 1. The cycle begins with the Activate command and the row address on the EPIOS[15:0] signals. With the programmed CAS latency of 2, the Write command with the column address on the EPIOS[15:0] signals follows after 2 clock cycles. When writing to SDRAMs, the Write command is presented with the first halfword of data. Because the address lines and the data lines are multiplexed, the column address is modified to be (programmed address -1). During the Write command, the DQMH and DQML signals are high, so no data is written to the SDRAM. On the next clock, the DQMH and DQML signals are asserted, and the data associated with the programmed address is written. The Burst Terminate command occurs during the clock cycle following the write of the last halfword of data. The WEn, DQMH, DQML, and CSn signals are deasserted after the last halfword of data is received, signaling the end of the access. At least one clock period of inactivity separates any two SDRAM cycles.



#### Figure 9-4. SDRAM Write Cycle

## 9.4.2 Host Bus Mode

Host Bus supports the traditional 8-bit and 16-bit interfaces popularized by the 8051 devices and SRAM devices. This interface is asynchronous and uses strobe pins to control activity. Addressable memory can be doubled using Host Bus-16 mode as it performs half-word accesses. The EPI0S0 is the LSB of the address and is equivalent to the internal Cortex-M3 A1 address. EPI0S0 should be connected to A0 of 16-bit memories.

### 9.4.2.1 Control Pins

The main three strobes are Address Latch Enable (ALE), Write (WRn), and Read (RDn, sometimes called OEn). Note that the timings are designed for older logic and so are hold-time vs. setup-time specific. The polarity of the read and write strobes can be active High or active Low by clearing or setting the RDHIGH and WRHIGH bits in the **EPI Host-Bus n Configuration 2 (EPIHBnCFG2)** register.

The ALE can be changed to an active-low chip select signal, CSn, through the **EPIHBnCFG2** register. The ALE is best used for Host-Bus muxed mode in which EPI address and data pins are shared. All Host-Bus accesses have an address phase followed by a data phase. The ALE indicates to an external latch to capture the address then hold it until the data phase. CSn is best used for Host-Bus unmuxed mode in which EPI address and data pins are separate. The CSn indicates when the address and data phases of a read or write access are occurring. Both the ALE and the CSn modes can be enhanced to access external devices using settings in the **EPIHBnCFG2** register. Wait states can be added to the data phase of the access using the WRWS and RDWS bits in the **EPIHBnCFG2** register.

For FIFO mode, the ALE is not used, and two input holds are optionally supported to gate input and output to what the XFIFO can handle.

Host-Bus 8 and Host-Bus 16 modes are very configurable. The user has the ability to connect external devices to the EPI signals, as well as control whether byte select signals are provided in HB16 mode. These capabilities depend on the configuration of the MODE field in the **EPIHBnCFG** register the CSCFG field in the **EPIHBnCFG2** register, and the BSEL bit in the **EPIHB16CFG** register. The CSCFGEXT bit extends the chip select configuration possibilities by providing the most significant bit of the CSCFG field.

If one of the Dual-Chip-Select modes is selected (CSCFG is 0x2 or 0x3 in the **EPIHBnCFG2** register), both chip selects can share the peripheral or the memory space, or one chip select can use the peripheral space and the other can use the memory space. In the **EPIADDRMAP** register, if the EPADR field is not 0x0 and the ERADR field is 0x0, then the address specified by EPADR is used for both chip selects, with CS0n being asserted when the MSB of the address range is 0 and CS1n being asserted when the MSB of the address range is 1. If the ERADR field is not 0x0 and the EPADR field by ERADR is used for both chip selects, with the MSB of the address range is 1. If the ERADR field is not 0x0 and the EPADR field is 0x0, then the address specified by ERADR is used for both chip selects, with the MSB performing the same delineation. If both the EPADR and the ERADR are not 0x0, then CS0n is asserted for either address range defined by EPADR and CS1n is asserted for either address range defined by EPADR.

If the CSBAUD bit in the **EPIHBnCFG2** register is set in Dual-chip select mode, the 2 chip selects can use different clock frequencies. If the CSBAUD bit is clear, both chip selects use the clock frequency, wait states, and strobe polarity defined for CS0n.

When BSEL=1 in the **EPIHB16CFG** register, byte select signals are provided, so byte-sized data can be read and written at any address, however these signals reduce the available address width by 2 pins. The byte select signals are active Low. BSEL0n corresponds to the LSB of the halfword, and BSEL1n corresponds to the MSB of the halfword.

When BSEL=0, byte reads and writes at odd addresses only act on the even byte, and byte writes at even addresses write invalid values into the odd byte. As a result, accesses should be made as half-words (16-bits) or words (32-bits). In C/C++, programmers should use only short int and long int for accesses. Also, because data accesses in HB16 mode with no byte selects are on 2-byte boundaries, the available address space is doubled. For example, 28 bits of address accesses 512 MB in this mode. Table 9-4 on page 471 shows the capabilities of the HB8 and HB16 modes as well as the available address bits with the possible combinations of these bits.

Although the EPI0S31 signal can be configured for the EPI clock signal in Host-Bus mode, it is not required and should be configured as a GPIO to reduce EMI in the system.

Host Bus Type	MODE	CSCFG	Max # of External Devices	BSEL	Byte Access	Available Address	Addressable Memory
HB8	0x0	0x0, 0x1	1	N/A	Always	28 bits	256 MB
HB8	0x0	0x2	2	N/A	Always	27 bits	128 MB
HB8	0x0	0x3	2	N/A	Always	26 bits	64 MB

#### Table 9-4. Capabilities of Host Bus 8 and Host Bus 16 Modes

Host Bus Type	MODE	CSCFG	Max # of External Devices	BSEL	Byte Access	Available Address	Addressable Memory
HB8	0x1	0x0, 0x1	1	N/A	Always	20 bits	1 MB
HB8	0x1	0x2	2	N/A	Always	19 bits	512 kB
HB8	0x1	0x3	2	N/A	Always	18 bits	256 kB
HB8	0x3	0x1	1	N/A	Always	none	-
HB8	0x3	0x3	2	N/A	Always	none	-
HB16	0x0	0x0, 0x1	1	0	No	28 bits <sup>a</sup>	512 MB
HB16	0x0	0x0, 0x1	1	1	Yes	26 bits <sup>b</sup>	128 MB
HB16	0x0	0x2	2	0	No	27 bits <sup>a</sup>	256 MB
HB16	0x0	0x2	2	1	Yes	25 bits <sup>b</sup>	64 MB
HB16	0x0	0x3	2	0	No	26 bites <sup>a</sup>	128 MB
HB16	0x0	0x3	2	1	Yes	24 bits <sup>b</sup>	32 MB
HB16	0x1	0x0, 0x1	1	0	No	12 bits <sup>a</sup>	8 kB
HB16	0x1	0x0, 0x1	1	1	Yes	10 bits <sup>b</sup>	2 kB
HB16	0x1	0x2	2	0	No	11 bits <sup>a</sup>	4 kB
HB16	0x1	0x2	2	1	Yes	9 bits <sup>b</sup>	1 kB
HB16	0x1	0x3	2	0	No	10 bits <sup>a</sup>	2 kB
HB16	0x1	0x3	2	1	Yes	8 bits <sup>b</sup>	512 B
HB16	0x3	0x1	1	0	No	none	-
HB16	0x3	0x1	1	1	Yes	none	-
HB16	0x3	0x3	2	0	No	none	-
HB16	0x3	0x3	2	1	Yes	none	-

Table 9-4. Capabilities of Host Bus 8 and Host Bus 16 Modes (continued)

a. If byte selects are not used, data accesses are on 2-byte boundaries. As a result, the available address space is doubled.b. Two EPI signals are used for byte selects, reducing the available address space by two bits.

Table 9-5 on page 472 shows how the EPI[31:0] signals function while in Host-Bus 8 mode. Notice that the signal configuration changes based on the address/data mode selected by the MODE field in the **EPIHB8CFG2** register and on the chip select configuration selected by the CSCFG field in the same register.

Although the EPI0S31 signal can be configured for the EPI clock signal in Host-Bus mode, it is not required and should be configured as a GPIO to reduce EMI in the system. Any unused EPI controller signals can be used as GPIOs or another alternate function.

EPI Signal	CSCFG	HB8 Signal (MODE =ADMUX)	HB8 Signal (MODE =ADNOMUX (Cont. Read))	HB8 Signal (MODE =XFIFO)
EPI0S0	X <sup>a</sup>	AD0	D0	D0
EPI0S1	Х	AD1	D1	D1
EPI0S2	Х	AD2	D2	D2
EPI0S3	Х	AD3	D3	D3
EPI0S4	Х	AD4	D4	D4
EPI0S5	Х	AD5	D5	D5

EPI Signal	CSCFG	HB8 Signal (MODE =ADMUX)	HB8 Signal (MODE =ADNOMUX (Cont. Read))	HB8 Signal (MOI =XFIFO)
EPI0S6	X	AD6	D6	D6
EPI0S7	X	AD7	D7	D7
EPI0S8	X	A8	A0	-
EPI0S9	X	A9	A1	-
EPI0S10	X	A10	A2	-
EPI0S11	X	A11	A3	-
EPI0S12	X	A12	A4	-
EPI0S13	X	A13	A5	-
EPI0S14	X	A14	A6	-
EPI0S15	X	A15	A7	-
EPI0S16	X	A16	A8	-
EPI0S17	X	A17	A9	-
EPI0S18	X	A18	A10	-
EPI0S19	X	A19	A11	-
EPI0S20	X	A20	A12	-
EPI0S21	X	A21	A13	-
EPI0S22	X	A22	A14	-
EPI0S23	X	A23	A15	-
EPI0S24	X	A24	A16	-
	0x0			
EPI0S25	0x1		A17	-
EF10325	0x2	A23		CS1n
	0x3			-
	0x0			
FDIOSOG	0x1	A26	A18	FEMPTY
EPI0S26	0x2			FEMPIT
	0x3	CS0n	CS0n	
	0x0	A27	A19	
	0x1	- A27	AI9	– FFULL
EPI0S27	0x2	CS1n	CS1n	
	0x3		CSIII	
EPI0S28	X	RDn/OEn	RDn/OEn	RDn
EPI0S29	X	WRn	WRn	WRn
	0x0	ALE	ALE	-
	0x1	CSn	CSn	CSn
EPI0S30	0x2	CS0n	CS0n	CS0n
	0x3	ALE	ALE	-
EPI0S31	Х	Clock <sup>c</sup>	Clock <sup>c</sup>	Clock <sup>c</sup>

a. "X" indicates the state of this field is a don't care.

b. When an entry straddles several row, the signal configuration is the same for all rows.

c. The clock signal is not required for this mode and has unspecified timing relationships to other signals.

Table 9-6 on page 474 shows how the EPI[31:0] signals function while in Host-Bus 16 mode. Notice that the signal configuration changes based on the address/data mode selected by the MODE field in the **EPIHB16CFG2** register, on the chip select configuration selected by the CSCFG field in the same register, and on whether byte selects are used as configured by the BSEL bit in the **EPIHB16CFG** register.

Although the EPI0S31 signal can be configured for the EPI clock signal in Host-Bus mode, it is not required and should be configured as a GPIO to reduce EMI in the system. Any unused EPI controller signals can be used as GPIOs or another alternate function.

EPI Signal	CSCFG	BSEL	HB16 Signal (MODE =ADMUX)	HB16 Signal (MODE =ADNOMUX (Cont. Read))	HB16 Signal (MODE =XFIFO)
EPI0S0	Xa	Х	AD0 <sup>b</sup>	D0	D0
EPI0S1	Х	Х	AD1	D1	D1
EPI0S2	Х	Х	AD2	D2	D2
EPI0S3	Х	Х	AD3	D3	D3
EPI0S4	Х	Х	AD4	D4	D4
EPI0S5	Х	Х	AD5	D5	D5
EPI0S6	Х	Х	AD6	D6	D6
EPI0S7	Х	Х	AD7	D7	D7
EPI0S8	Х	Х	AD8	D8	D8
EPI0S9	Х	Х	AD9	D9	D9
EPI0S10	Х	Х	AD10	D10	D10
EPI0S11	Х	Х	AD11	D11	D11
EPI0S12	Х	Х	AD12	D12	D12
EPI0S13	Х	Х	AD13	D13	D13
EPI0S14	Х	Х	AD14	D14	D14
EPI0S15	Х	Х	AD15	D15	D15
EPI0S16	Х	Х	A16	A0 <sup>b</sup>	-
EPI0S17	Х	Х	A17	A1	-
EPI0S18	Х	Х	A18	A2	-
EPI0S19	Х	Х	A19	A3	-
EPI0S20	Х	Х	A20	A4	-
EPI0S21	Х	Х	A21	A5	-
EPI0S22	Х	Х	A22	A6	-
EPI0S23	Xc	0	A23	A7	
EFIU020	^	1	A23	~	-

Table 9-6. EPI Host-Bus 16 Signal Connections

EPI Signal	CSCFG	BSEL	HB16 Signal (MODE =ADMUX)	HB16 Signal (MODE =ADNOMUX (Cont. Read))	HB16 Signal (MODE =XFIFO
	0x0	0			
	0x0	1			
	0x1	0			
EPI0S24		1	A24 A8		
EF10324	0x2	0			-
	0.2	1			
	0x3	0			
	0x3	1	BSEL0n	BSEL0n	
	0x0	x	A25	A9	
	0x1		AZD	A9	-
EPI0S25	0.42	0	A25	A9	0010
EP10525	0x2	1	BSEL0n	BSEL0n	CS1n
	0x3	0	A25	A9	
	0x3	1	BSEL1n	BSEL1n	
	0.40	0	A26	A10	FEMPTY
	0x0	1	BSEL0n BSEL0n	BSEL0n	
	01	0	A26	A10	
EPI0S26	0x1	1	BSEL0n	BSEL0n	
		0	A26	A10	
	0x2	1	BSEL1n	BSEL1n	
	0x3	Х	CS0n	CS0n	
	0.0	0	A27	A11	
	0x0	1	BSEL1n	BSEL1n	-
5010007	0.4	0	A27	A11	-
EPI0S27	0x1	1	BSEL1n	BSEL1n	- FFULL
	0x2	Х	004-	001-	-
	0x3	Х	- CS1n	CS1n	
EPI0S28	Х	Х	RDn/OEn	RDn/OEn	RDn
EPI0S29	Х	Х	WRn	WRn	WRn
	0x0	Х	ALE	ALE	-
	0x1	Х	CSn	CSn	CSn
EPI0S30	0x2	Х	CS0n	CS0n	CS0n
	0x3	Х	ALE	ALE	-
EPI0S31	X	Х	Clock <sup>d</sup>	Clock <sup>d</sup>	Clock <sup>d</sup>

a. "X" indicates the state of this field is a don't care.

b. In this mode, half-word accesses are used. A0 is the LSB of the address and is equivalent to the internal Cortex-M3 A1 address. This pin should be connected to A0 of 16-bit memories.

c. When an entry straddles several row, the signal configuration is the same for all rows.

d. The clock signal is not required for this mode and has unspecified timing relationships to other signals.

#### 9.4.2.2 SRAM support

Figure 9-5 on page 476 shows how to connect the EPI signals to a 16-bit SRAM and a 16-bit Flash memory with muxed address and memory using byte selects and dual chip selects with ALE. This schematic is just an example of how to connect the signals; timing and loading have not been analyzed. In addition, not all bypass capacitors are shown.



#### Figure 9-5. Example Schematic for Muxed Host-Bus 16 Mode

#### 9.4.2.3 **Speed of Transactions**

I/01 I/01

NC

WE

CE

OE

BHE

28

EPI 29

FPI 2

EPI 2

EPI 2

13

414 415 I/O14 I/O15

16

417

+3.31

The COUNTO field in the EPIBAUD register must be configured to set the main transaction rate based on what the slave device can support (including wiring considerations). The main control

A12

413

A14 A15 48

416

A17

A 1 8

OF CF

VDE

SST39VF800A

16

10

47

EPI\_16\_BUS

EPI 2

EPI28 EPI27

GND -

transitions are normally ½ the baud rate (COUNT0 = 1) because the EPI block forces data vs. control to change on alternating clocks. When using dual chip selects, each chip select can access the bus using differing baud rates by setting the CSBAUD bit in the **EPIHBnCFG2** register. In this case, the COUNT0 field controls the CS0n transactions, and the COUNT1 field controls the CS1n transactions.

Additionally, the Host-Bus mode provides read and write wait states for the data portion to support different classes of device. These wait states stretch the data period (hold the rising edge of data strobe) and may be used in all four sub-modes. The wait states are set using the WRWS and RDWS bits in the **EPI Host-Bus n Configuration (EPIHBnCFG)** register.

## 9.4.2.4 Sub-Modes of Host Bus 8/16

The EPI controller supports four variants of the Host-Bus model using 8 or 16 bits of data in all four cases. The four sub-modes are selected using the MODE bits in the **EPIHBnCFG** register, and are:

- 1. Address and data are muxed. This scheme is used by many 8051 devices, some Microchip PIC parts, and some ATmega parts. When used for standard SRAMs, a latch must be used between the microcontroller and the SRAM. This sub-mode is provided for compatibility with existing devices that support data transfers without a latch (that is, CPLDs). In general, the de-muxed sub-mode should normally be used. The ALE configuration should be used in this mode, as all Host-Bus accesses have an address phase followed by a data phase. The ALE indicates to an external latch to capture the address then hold until the data phase. The ALE configuration is controlled by configuring the CSCFG field to be 0x0 in the **EPIHBnCFG2** register. The ALE can be enhanced to access two external devices with two separate CSn signals. By configuring the CSCFG field to be 0x3 in the **EPIHBnCFG2** register, EPI0S30 functions as ALE, EPI0S27 functions as CS1n, and EPI0S26 functions as CS0n. The CSn is best used for Host-Bus unmuxed mode, in which EPI address and data pins are separate. The CSn indicates when the address and data phases of a read or write access are occurring.
- 2. Address and data are separate with 8 or 16 bits of data and up to 20 bits of address (1 MB). This scheme is used by more modern 8051 devices, as well as some PIC and ATmega parts. This mode is generally used with real SRAMs, many EEPROMs, and many NOR Flash memory devices. Note that there is no hardware command write support for Flash memory devices; this mode should only be used for Flash memory devices programmed at manufacturing time. If a Flash memory device must be written and does not support a direct programming model, the command mechanism must be performed in software. The CSn configuration should be used in this mode. The CSn signal indicates when the address and data phases of a read or write access is occurring. The CSn configuration is controlled by configuring the CSCFG field to be 0x1 in the EPIHBnCFG2 register.
- 3. Continuous read mode where address and data are separate. This sub-mode is used for real SRAMs which can be read more quickly by only changing the address (and not using RDn/OEn strobing). In this sub-mode, reads are performed by keeping the read mode selected (output enable is asserted) and then changing the address pins. The data pins are changed by the SRAM after the address pins change. For example, to read data from address 0x100 and then 0x101, the EPI controller asserts the output-enable signal and then configures the address pins to 0x100; the EPI controller then captures what is on the data pins and increments A0 to 1 (so the address is now 0x101); the EPI controller then captures what is on the data pins. Note that this mode consumes higher power because the SRAM must continuously drive the data pins. This mode is not practical in HB16 mode for normal SRAMs because there are generally not enough address bits available. Writes are not permitted in this mode.
- **4.** FIFO mode uses 8 or 16 bits of data, removes ALE and address pins and optionally adds external XFIFO FULL/EMPTY flag inputs. This scheme is used by many devices, such as radios,

communication devices (including USB2 devices), and some FPGA configurations (FIFO through block RAM). This sub-mode provides the data side of the normal Host-Bus interface, but is paced by the FIFO control signals. It is important to consider that the XFIFO FULL/EMPTY control signals may stall the interface and could have an impact on blocking read latency from the processor or  $\mu$ DMA.

The WORD bit in the **EPIHBnCFG2** register can be set to use memory more efficiently. By default, the EPI controller uses data bits [7:0] for Host-Bus 8 accesses or bits [15:0] for Host-Bus 16 accesses. When the WORD bit is set, the EPI controller can automatically route bytes of data onto the correct byte lanes such that bytes or words of data can be transferred on the correct byte or half-word bits on the entire bus. For example, the most significant byte of data will be transferred on bits [31:28] in host-bus 8 mode and the most significant word of data will be transferred on bits [31:16] of Host-Bus 16 mode. In addition, for the three modes above (1, 2, 4) that the Host-Bus 16 mode supports, byte select signals can be optionally implemented by setting the BSEL bit in the **EPIHB16CFG** register.

**Note:** Byte accesses should not be attempted if the BSEL bit has not been enabled in Host-Bus 16 Mode.

See "External Peripheral Interface (EPI)" on page 1318 for timing details for the Host-Bus mode.

### 9.4.2.5 Bus Operation

Bus operation is the same in Host-Bus 8 and Host-Bus 16 modes and is asynchronous. Timing diagrams show both ALE and CSn operation, but only one signal or the other is used in all modes except for ALE with dual chip selects mode (CSCFG field is 0x3 in the **EPIHBnCFG2** register). Address and data on write cycles are held after the CSn signal is deasserted. The optional HB16 byte select signals have the same timing as the address signals. If wait states are required in the bus access, they can be inserted during the data phase of the access using the WRWS and RDWS bits in the **EPIHBnCFG2** register. Each wait state adds 2 EPI clock cycles to the duration of the WRn or RDn strobe. During idle cycles, the address and muxed address data signals maintain the state of the last cycle.

Figure 9-6 on page 478 shows a basic Host-Bus read cycle. Figure 9-7 on page 479 shows a basic Host-Bus write cycle. Both of these figures show address and data signals in the non-multiplexed mode (MODE field ix 0x1 in the **EPIHBnCFG** register).



#### Figure 9-6. Host-Bus Read Cycle, MODE = 0x1, WRHIGH = 0, RDHIGH = 0



Figure 9-7. Host-Bus Write Cycle, MODE = 0x1, WRHIGH = 0, RDHIGH = 0

<sup>a</sup> BSEL0n and BSEL1n are available in Host-Bus 16 mode only.

Figure 9-8 on page 479 shows a write cycle with the address and data signals multiplexed (MODE field is 0x0 in the **EPIHBnCFG** register). A read cycle would look similar, with the RDn strobe being asserted along with CSn and data being latched on the rising edge of RDn.





<sup>a</sup> BSEL0n and BSEL1n are available in Host-Bus 16 mode only.

When using ALE with dual CSn configuration (CSCFG field is 0x3 in the **EPIHBnCFG2** register), the appropriate CSn signal is asserted at the same time as ALE, as shown in Figure 9-9 on page 480.





<sup>a</sup> BSEL0n and BSEL1n are available in Host-Bus 16 mode only.

Figure 9-10 on page 480 shows continuous read mode accesses. In this mode, reads are performed by keeping the read mode selected (output enable is asserted) and then changing the address pins. The data pins are changed by the SRAM after the address pins change.

#### Figure 9-10. Continuous Read Mode Accesses



FIFO mode accesses are the same as normal read and write accesses, except that the ALE signal and address pins are not present. Two input signals can be used to indicate when the XFIFO is full or empty to gate transactions and avoid overruns and underruns. The FFULL and FEMPTY signals are synchronized and must be recognized as asserted by the microcontroller for 2 system clocks before they affect transaction status. The MAXWAIT field in the **EPIHBnCFG** register defines the maximum number of EPI clocks to wait while the FEMPTY or FFULL signal is holding off a transaction. Figure 9-11 on page 481 shows how the FEMPTY signal should respond to a write and read from the XFIFO. Figure 9-12 on page 481 shows how the FEMPTY and FFULL signals should respond to 2 writes and 1 read from an external FIFO that contains two entries.



#### Figure 9-11. Write Followed by Read to External FIFO



#### 9.4.3 **General-Purpose Mode**

The General-Purpose Mode Configuration (EPIGPCFG) register is used to configure the control, data, and address pins, if used. Any unused EPI controller signals can be used as GPIOs or another alternate function. The general-purpose configuration can be used for custom interfaces with FPGAs, CPLDs, and digital data acquisition and actuator control.

Important: The RD2CYC bit in the EPIGPCFG register must be set at all times in General-Purpose mode to ensure proper operation.

General-Purpose mode is designed for three general types of use:

- Extremely high-speed clocked interfaces to FPGAs and CPLDs. Three sizes of data and optional address are supported. Framing and clock-enable functions permit more optimized interfaces.
- General parallel GPIO. From 1 to 32 pins may be written or read, with the speed precisely controlled by the **EPIBAUD** register baud rate (when used with the WFIFO and/or the NBRFIFO) or by the rate of accesses from software or µDMA. Examples of this type of use include:
  - Reading 20 sensors at fixed time periods by configuring 20 pins to be inputs, configuring the \_ COUNTO field in the EPIBAUD register to some divider, and then using non-blocking reads.

- Implementing a very wide ganged PWM/PCM with fixed frequency for driving actuators, LEDs, etc.
- Implementing SDIO 4-bit mode where commands are driven or captured on 6 pins with fixed timing, fed by the µDMA.
- General custom interfaces of any speed.

The configuration allows for choice of an output clock (free-running or gated), a framing signal (with frame size), a ready input (to stretch transactions), a read and write strobe, an address (of varying sizes), and data (of varying sizes). Additionally, provisions are made for separating data and address phases.

The interface has the following optional features:

- Use of the EPI clock output is controlled by the CLKPIN bit in the EPIGPCFG register. Unclocked uses include general-purpose I/O and asynchronous interfaces (optionally using RD and WR strobes). Clocked interfaces allow for higher speeds and are much easier to connect to FPGAs and CPLDs (which usually include input clocks).
- EPI clock, if used, may be free running or gated depending on the CLKGATE bit in the EPIGPCFG register. A free-running EPI clock requires another method for determining when data is live, such as the frame pin or RD/WR strobes. A gated clock approach uses a setup-time model in which the EPI clock controls when transactions are starting and stopping. The gated clock is held high until a new transaction is started and goes high at the end of the cycle where RD/WR/FRAME and address (and data if write) are emitted.
- Use of the ready input (iRDY) from the external device is controlled by the RDYEN bit in the EPIGPCFG register. The iRDY signal uses EPI0S27 and may only be used with a free-running clock. iRDY gates transactions, no matter what state they are in. When iRDY is deasserted, the transaction is held off from completing.
- Use of the frame output (FRAME) is controlled by the FRMPIN bit in the EPIGPCFG register. The frame pin may be used whether the clock is output or not, and whether the clock is free running or not. It may also be used along with the iRDY signal. The frame may be a pulse (one clock) or may be 50/50 split across the frame size (controlled by the FRM50 bit in the EPIGPCFG register). The frame count (the size of the frame as specified by the FRMCNT field in the EPIGPCFG register) may be between 1 and 15 clocks for pulsed and between 2 and 30 clocks for 50/50. The frame pin counts transactions and not clocks; a transaction is any clock where the RD or WR strobe is high (if used). So, if the FRMCNT bit is set, then the frame pin pulses every other transaction; if 2-cycle reads and writes are used, it pulses every other address phase. FRM50 must be used with this in mind as it may hold state for many clocks waiting for the next transaction.
- Use of the RD and WR outputs is controlled by the RW bit in the EPIGPCFG register. For interfaces where the direction is known (in advance, related to frame size, or other means), these strobes are not needed. For most other interfaces, RD and WR are used so the external peripheral knows what transaction is taking place, and if any transaction is taking place.
- Separation of address/request and data phases may be used on writes using the WR2CYC bit in the EPIGPCFG register. This configuration allows the external peripheral extra time to act. Address and data phases must be separated on reads, and the RD2CYC bit in the EPIGPCFG register must be set. When configured to use an address as specified by the ASIZE field in the EPIGPCFG register, the address is emitted on the with the RD strobe (first cycle) and data is

expected to be returned on the next cycle (when RD is not asserted). If no address is used, then RD is asserted on the first cycle and data is captured on the second cycle (when RD is not asserted), allowing more setup time for data.

For writes, the output may be in one or two cycles. In the two-cycle case, the address (if any) is emitted on the first cycle with the WR strobe and the data is emitted on the second cycle (with WR not asserted). Although split address and write data phases are not normally needed for logic reasons, it may be useful to make read and write timings match. If 2-cycle reads or writes are used, the RW bit is automatically set.

- Address may be emitted (controlled by the ASIZE field in the EPIGPCFG register). The address may be up to 4 bits (16 possible values), up to 12 bits (4096 possible values), or up to 20 bits (1 M possible values). Size of address limits size of data, for example, 4 bits of address support up to 24 bits data. 4-bit address uses EPI0S[27:24]; 12-bit address uses EPI0S[27:16]; 20-bit address uses EPI0S[27:8]. The address signals may be used by the external peripheral as an address, code (command), or for other unrelated uses (such as a chip enable). If the chosen address/data combination does not use all of the EPI signals, the unused pins can be used as GPIOs or for other functions. For example, when using a 4-bit address with an 8-bit data, the pins assigned to EPIS0[23:8] can be assigned to other functions.
- Data may be 8 bits, 16 bits, 24 bits, or 32 bits (controlled by the DSIZE field in the EPIGPCFG register). 32-bit data cannot be used with address or EPI clock or any other signal. 24-bit data can only be used with 4-bit address or no address. 32-bit data requires that either the WR2CYC bit or the RD2CYC bit in the EPIGPCFG register is set.
- Memory can be used more efficiently by using the Word Access Mode. By default, the EPI controller uses data bits [7:0] when the DSIZE field in the EPIGPCFG register is 0x0; data bits [15:0] when the DSIZE field is 0x1; data bits [23:0] when the DSIZE field is 0x2; and data bits [31:0] when the DSIZE field is 0x3. When the WORD bit in the EPIGPCFG2 register is set, the EPI controller automatically routes bytes of data onto the correct byte lanes such that data can be stored in bits [31:8] for DSIZE=0x0 and bits [31:16] for DSIZE=0x1.
- When using the EPI controller as a GPIO interface, writes are FIFOed (up to 4 can be held at any time), and up to 32 pins are changed using the EPIBAUD clock rate specified by COUNTO. As a result, output pin control can be very precisely controlled as a function of time. By contrast, when writing to normal GPIOs, writes can only occur 8-bits at a time and take up to two clock cycles to complete. In addition, the write itself may be further delayed by the bus due to µDMA or draining of a previous write. With both GPIO and the EPI controller, reads may be performed directly, in which case the current pin states are read back. With the EPI controller, the non-blocking interface may also be used to perform reads based on a fixed time rule via the EPIBAUD clock rate.

Table 9-7 on page 483 shows how the EPIOS[31:0] signals function while in General-Purpose mode. Notice that the address connections vary depending on the data-width restrictions of the external peripheral.

EPI Signal	General-Purpose Signal (D8, A20)	General- Purpose Signal (D16, A12)	General- Purpose Signal (D24, A4)	General- Purpose Signal (D32)
EPI0S0	D0	D0	D0	D0
EPI0S1	D1	D1	D1	D1
EPI0S2	D2	D2	D2	D2

### Table 9-7. EPI General Purpose Signal Connections

EPI Signal	General-Purpose Signal (D8, A20)	General- Purpose Signal (D16, A12)	General- Purpose Signal (D24, A4)	General- Purpos Signal (D32)
EPI0S3	D3	D3	D3	D3
EPI0S4	D4	D4	D4	D4
EPI0S5	D5	D5	D5	D5
EPI0S6	D6	D6	D6	D6
EPI0S7	D7	D7	D7	D7
EPI0S8	A0	D8	D8	D8
EPI0S9	A1	D9	D9	D9
EPI0S10	A2	D10	D10	D10
EPI0S11	A3	D11	D11	D11
EPI0S12	A4	D12	D12	D12
EPI0S13	A5	D13	D13	D13
EPI0S14	A6	D14	D14	D14
EPI0S15	A7	D15	D15	D15
EPI0S16	A8	A0 <sup>a</sup>	D16	D16
EPI0S17	A9	A1	D17	D17
EPI0S18	A10	A2	D18	D18
EPI0S19	A11	A3	D19	D19
EPI0S20	A12	A4	D20	D20
EPI0S21	A13	A5	D21	D21
EPI0S22	A14	A6	D22	D22
EPI0S23	A15	A7	D23	D23
EPI0S24	A16	A8	A0 <sup>b</sup>	D24
EPI0S25	A17	A9	A1	D25
EPI0S26	A18	A10	A2	D26
EPI0S27	A19/iRDY <sup>c</sup>	A11/iRDY <sup>c</sup>	A3/iRDY <sup>c</sup>	D27
EPI0S28	WR	WR	WR	D28
EPI0S29	RD	RD	RD	D29
EPI0S30	Frame	Frame	Frame	D30
EPI0S31	Clock	Clock	Clock	D31

#### Table 9-7. EPI General Purpose Signal Connections (continued)

a. In this mode, half-word accesses are used. AO is the LSB of the address and is equivalent to the system A1 address.b. In this mode, word accesses are used. AO is the LSB of the address and is equivalent to the system A2 address.c. This signal is iRDY if the RDYEN bit in the **EPIGPCFG** register is set.

## 9.4.3.1 Bus Operation

A basic access is 1 EPI clock for write cycles and 2 EPI clocks for read cycles. An additional EPI clock can be inserted into a write cycle by setting the WR2CYC bit in the **EPIGPCFG** register. Note that the RD2CYC bit must always be set in the **EPIGPCFG** register.



Figure 9-13. Single-Cycle Write Access, FRM50=0, FRMCNT=0, WRCYC=0

Figure 9-14. Two-Cycle Read, Write Accesses, FRM50=0, FRMCNT=0, RDCYC=1, WRCYC=1





#### Figure 9-15. Read Accesses, FRM50=0, FRMCNT=0, RDCYC=1

#### FRAME Signal Operation

The operation of the FRAME signal is controlled by the FRMCNT and FRM50 bits. When FRM50 is clear, the FRAME signal is high whenever the WR or RD strobe is high. When FRMCNT is clear, the FRAME signal is simply the logical OR of the WR and RD strobes so the FRAME signal is high during every read or write access, see Figure 9-16 on page 486.

#### Figure 9-16. FRAME Signal Operation, FRM50=0 and FRMCNT=0



If the FRMCNT field is 0x1, then the FRAME signal pulses high during every other read or write access, see Figure 9-17 on page 486.

#### Figure 9-17. FRAME Signal Operation, FRM50=0 and FRMCNT=1



If the FRMCNT field is 0x2 and FRM50 is clear, then the FRAME signal pulses high during every third access, and so on for every value of FRMCNT, see Figure 9-18 on page 487.

Figure 9-18. FRAME Signal Operation, FRM50=0 and FRMCNT=2
Clock (EPI0S31)
WR (EPI0S28)
RD (EPI0S29)
Frame (EPI0S30)
When FRM50 is set, the FRAME signal transitions on the rising edge of either the WR or RD strobes. When FRMCNT=0, the FRAME signal transitions on the rising edge of WR or RD for every access, see Figure 9-19 on page 487.
Figure 9-19. FRAME Signal Operation, FRM50=1 and FRMCNT=0
Clock (EPI0S31)
WR (EPI0S28)
RD (EPI0S29)
Frame (EPI0S30)
When FRMCNT=1, the FRAME signal transitions on the rising edge of the WR or RD strobes for every other access, see Figure 9-20 on page 487.
Figure 9-20. FRAME Signal Operation, FRM50=1 and FRMCNT=1
Clock (EPI0S31)
(EPI0S31) L L L L L L L L L L L L L L L L L L L
(EPI0S31)
(EPI0S31)
(EPI0S31) (EPI0S28) (EPI0S28) (EPI0S29) (EPI0S29) (EPI0S29) (EPI0S29) (EPI0S29) (EPI0S30) (EPI0S
(EPI0S31)
(EPI0S31)
(EPI0S31)
(EPI0531)
(EPI0S31)

### iRDY Signal Operation

The ready input (iRDY) signal can be used to lengthen bus cycles and is enabled by the RDYEN bit in the **EPIGPCFG** register. iRDY is input on EPI0S27 and may only be used with a free-running clock (CLKGATE is clear). If iRDY is deasserted, further transactions are held off until the iRDY signal is asserted again. iRDY is sampled on the falling edge of the EPI clock and gates transactions, no matter what state they are in.

A two-cycle access has two phases in the bus cycle. The first clock is the address phase, and the second clock is the data phase. If iRDY is sampled Low at the start of the address phase, as shown in Figure 26-19 on page 1323, then the address phase is extended (FRAME, RD, and Address are all asserted) until after iRDY has been sampled High again. Data is sampled on the subsequent rising edge.

If iRDY is sampled Low at the start of the data phase, as shown in Figure 9-22 on page 488, the FRAME, RD, Address, and Data signals behave as they would during a normal transaction in T1. The data phase (T2) is extended with only Address being asserted until iRDY is recognized as asserted again. Data is latched on the subsequent rising edge.



#### Figure 9-22. iRDY Signal Operation, FRM50=0, FRMCNT=0, and RD2CYC=1

### **EPI Clock Operation**

If the CLKGATE bit in the **EPIGPCFG** register is clear, the EPI clock always toggles when General-purpose mode is enabled. If CLKGATE is set, the clock is output only when a transaction is occurring, otherwise the clock is held high. If the WR2CYC bit is clear, the EPI clock begins toggling 1 cycle before the WR strobe goes high. If the WR2CYC bit is set, the EPI clock begins toggling when the WR strobe goes high. The clock stops toggling after the first rising edge after the WR strobe is deasserted. The RD strobe operates in the same manner as the WR strobe when the WR2CYC bit is set, as the RD2CYC bit must always be set. See Figure 9-23 on page 489 and Figure 9-24 on page 489.



#### Figure 9-23. EPI Clock Operation, CLKGATE=1, WR2CYC=0

## 9.5 Register Map

Table 9-8 on page 489 lists the EPI registers. The offset listed is a hexadecimal increment to the register's address, relative to the base address of 0x400D.0000. Note that the EPI controller clock must be enabled before the registers can be programmed (see page 280). There must be a delay of 3 system clocks after the EPI module clock is enabled before any EPI module registers are accessed.

**Note:** A back-to-back write followed by a read of the same register reads the value that written by the first write access, not the value from the second write access. (This situation only occurs when the processor core attempts this action, the µDMA does not do this.). To read back what was just written, another instruction must be generated between the write and read. Read-write does not have this issue, so use of read-write for clear of error interrupt cause is not affected.

#### Table 9-8. External Peripheral Interface (EPI) Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	EPICFG	R/W	0x0000.0000	EPI Configuration	491
0x004	EPIBAUD	R/W	0x0000.0000	EPI Main Baud Rate	492
0x010	EPISDRAMCFG	R/W	0x82EE.0000	EPI SDRAM Configuration	494
0x010	EPIHB8CFG	R/W	0x0000.FF00	EPI Host-Bus 8 Configuration	496
0x010	EPIHB16CFG	R/W	0x0000.FF00	EPI Host-Bus 16 Configuration	499
0x010	EPIGPCFG	R/W	0x0000.0000	EPI General-Purpose Configuration	503
0x014	EPIHB8CFG2	R/W	0x0000.0000	EPI Host-Bus 8 Configuration 2	508

Offset	Name	Туре	Reset	Description	See page
0x014	EPIHB16CFG2	R/W	0x0000.0000	EPI Host-Bus 16 Configuration 2	510
0x014	EPIGPCFG2	R/W	0x0000.0000	EPI General-Purpose Configuration 2	512
0x01C	EPIADDRMAP	R/W	0x0000.0000	EPI Address Map	513
0x020	EPIRSIZE0	R/W	0x0000.0003	EPI Read Size 0	515
0x024	EPIRADDR0	R/W	0x0000.0000	EPI Read Address 0	516
0x028	EPIRPSTD0	R/W	0x0000.0000	EPI Non-Blocking Read Data 0	517
0x030	EPIRSIZE1	R/W	0x0000.0003	EPI Read Size 1	515
0x034	EPIRADDR1	R/W	0x0000.0000	EPI Read Address 1	516
0x038	EPIRPSTD1	R/W	0x0000.0000	EPI Non-Blocking Read Data 1	517
0x060	EPISTAT	RO	0x0000.0000	EPI Status	519
0x06C	EPIRFIFOCNT	RO	-	EPI Read FIFO Count	521
0x070	EPIREADFIFO	RO	-	EPI Read FIFO	522
0x074	EPIREADFIF01	RO	-	EPI Read FIFO Alias 1	522
0x078	EPIREADFIF02	RO	-	EPI Read FIFO Alias 2	522
0x07C	EPIREADFIF03	RO	-	EPI Read FIFO Alias 3	522
0x080	EPIREADFIF04	RO	-	EPI Read FIFO Alias 4	522
0x084	EPIREADFIF05	RO	-	EPI Read FIFO Alias 5	522
0x088	EPIREADFIF06	RO	-	EPI Read FIFO Alias 6	522
0x08C	EPIREADFIF07	RO	-	EPI Read FIFO Alias 7	522
0x200	EPIFIFOLVL	R/W	0x0000.0033	EPI FIFO Level Selects	523
0x204	EPIWFIFOCNT	RO	0x0000.0004	EPI Write FIFO Count	525
0x210	EPIIM	R/W	0x0000.0000	EPI Interrupt Mask	526
0x214	EPIRIS	RO	0x0000.0004	EPI Raw Interrupt Status	527
0x218	EPIMIS	RO	0x0000.0000	EPI Masked Interrupt Status	529
0x21C	EPIEISC	R/W1C	0x0000.0000	EPI Error and Interrupt Status and Clear	530

# 9.6 Register Descriptions

This section lists and describes the EPI registers, in numerical order by address offset.

## Register 1: EPI Configuration (EPICFG), offset 0x000

**Important:** The MODE field determines which configuration register is accessed for offsets 0x010 and 0x014. Any write to the **EPICFG** register resets the register contents at offsets 0x010 and 0x014.

The configuration register is used to enable the block, select a mode, and select the basic pin use (based on the mode). Note that attempting to program an undefined MODE field clears the BLKEN bit and disables the EPI controller.

	0x000 R/W, rese	0000 et 0x000	0.0000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1	•		•		reserve	ed	•	•			•	•	•
/pe	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
set	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					L	reserve						BLKEN	<b></b>		DE	
/pe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
В	it/Field		Na	ime	Ту	pe	Reset	Descr	iption	I						
	31:5		rese	erved	R	0	0x0000.000	compa	atibilit	e should not rely on the value of a reserved bit. To provide bility with future products, the value of a reserved bit should b ed across a read-modify-write operation.						
	4 BLKEN		R	W	0	Block	Enab	le								
						Value	Des	scription								
							0	The	EPI cont	roller is	disabled.					
							1	The	EPI cont	roller is	enabled.					
	3:0		МС	DE	R	Ŵ	0x0	Mode Select								
								Value	e D	escriptio	า					
								0x0		Seneral P						
										General-Purpose mode. Control, address, and data pi configured using the EPIGPCFG and EPIGPCFG2 reg						
								0x1	s	DRAM	Ū					0
										Supports Sonfigured						oins ar
								0x2		-Bit Host-	-			Ū		
									C	lost-bus 8 Control, ac	ddress, a	and data	pins are	configur		
								0x3	1	6-Bit Hos	t-Bus (⊦	IB16)				
									а	lost-bus 1 nd data p PIHB160	ins are	configure				
										Reserved						

## Register 2: EPI Main Baud Rate (EPIBAUD), offset 0x004

The system clock is used internally to the EPI Controller. The baud rate counter can be used to divide the system clock down to control the speed on the external interface. If the mode selected emits an external EPI clock, this register defines the EPI clock emitted. If the mode selected does not use an EPI clock, this register controls the speed of changes on the external interface. Care must be taken to program this register properly so that the speed of the external bus corresponds to the speed of the external peripheral and puts acceptable current load on the pins. COUNT0 is the bit field used in all modes except in HB8 and HB16 modes with dual chip selects when different baud rates are selected, see page 508 and page 510. If different baud rates are used, COUNT0 is associated with the address range specified by CS0n and COUNT1 is associated with the address range specified by CS1.

The COUNTR field is not a straight divider or count. The EPI Clock on EPI0S31 is related to the COUNTR field and the system clock as follows:

If COUNTn = 0,

EPIClockFreq = SystemClockFreq

otherwise:

EPI Main Baud Rate (EPIBAUD)

$$EPIClockFreq = \frac{SystemClockFreq}{\left(\left\lfloor\frac{COUNTn}{2}\right\rfloor + 1\right) \times 2}$$

where the symbol around COUNTn/2 is the floor operator, meaning the largest integer less than or equal to COUNTn/2.

So, for example, a COUNTn of 0x0001 results in a clock rate of  $\frac{1}{2}$ (system clock); a COUNTn of 0x0002 or 0x0003 results in a clock rate of  $\frac{1}{4}$ (system clock).



Bit/Field	Name	Туре	Reset	Description
15:0	COUNT0	R/W	0x0000	Baud Rate Counter 0 This bit field contains a counter used to divide the system clock by the count. A count of 0 means the system clock is used as is.

## Register 3: EPI SDRAM Configuration (EPISDRAMCFG), offset 0x010

**Important:** The MODE field in the **EPICFG** register determines which configuration register is accessed for offsets 0x010 and 0x014.

To access EPISDRAMCFG, the MODE field must be 0x1.

The SDRAM Configuration register is used to specify several parameters for the SDRAM controller. Note that this register is reset when the MODE field in the **EPICFG** register is changed. If another mode is selected and the SDRAM mode is selected again, the values must be reinitialized.

The SDRAM interface is designed to interface to x16 SDR SDRAMs of 64 MHz or higher, with the address and data pins overlapped (wire ORed on the board). See Table 9-3 on page 467 for pin assignments.

EPI SDRAM Configuration (EPISDRAMCFG)

Base 0x400D.0000 Offset 0x010 Type R/W, reset 0x82EE.0000

71	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	FR	EQ		reserved			1 I		1		RFSH		1 1	1		
Туре	R/W	R/W	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	0	0	0	0	0	1	0	1	1	1	0	1	1	1	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			rese	rved	1		SLEEP				reserved			•	SI	ZE
Туре	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	:t/⊑:ald		Nas		т.		Deset	Dee								
В	it/Field		Nan	ie	Ту	pe	Reset	Des	cription							
	31:30		FRE	Q	R/	W	0x2	EPI	Frequer	icy Rang	je					
								inte divio This field usin row	rnal cour der prog s field affe l does nc g the RF s per bar ue Desc 0 0 - 1: 15 - 2 2 30 -	nters. The rammed ects the p t affect the SH field nk). The	is EPI fr by the C power up he refres (and is b ranges a	equency OUNT0 b , precha h countir ased on	is the sy bit in the rge, and ng, which	d for dela vstem fre EPIBAUI auto refr i is config clock rat	quency Dn regis resh dela gured se	with the ter bit. ays. This
:	29:27		reser	ved	R	0	0x0	com	patibility	with fut		ucts, the	value of	erved bit a reserv on.		
	26:16		RFS	н	R/	W	0x2EE	Ref	resh Cou	inter						
														m clocks. Ien using		

Bit/Field	Name	Туре	Reset	Description
15:10	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9	SLEEP	R/W	0	Sleep Mode
				<ul> <li>Value Description</li> <li>No effect.</li> <li>The SDRAM is put into low power state, but is self-refreshed.</li> </ul>
8:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1:0	SIZE	R/W	0x0	Size of SDRAMThe value of this field affects address pins and behavior.ValueDescription0x064 megabits (8MB)0x1128 megabits (16MB)0x2256 megabits (32MB)0x3512 megabits (64MB)

## Register 4: EPI Host-Bus 8 Configuration (EPIHB8CFG), offset 0x010

**Important:** The MODE field in the **EPICFG** register determines which configuration register is accessed for offsets 0x010 and 0x014.

To access EPIHB8CFG, the MODE field must be 0x2.

The Host Bus 8 Configuration register is activated when the HB8 mode is selected. The HB8 mode supports muxed address/data (overlay of lower 8 address and all 8 data pins), separate address/data, and address-less FIFO mode. Note that this register is reset when the MODE field in the **EPICFG** register is changed. If another mode is selected and the HB8 mode is selected again, the values must be reinitialized.

This mode is intended to support SRAMs, Flash memory (read), FIFOs, CPLDs/FPGAs, and devices with an MCU/HostBus slave or 8-bit FIFO interface support.

Refer to Table 9-5 on page 472 for information on signal configuration controlled by this register and the **EPIHB8CFG2** register.

If less address pins are required, the corresponding AFSEL bit (page 427) should not be enabled so the EPI controller does not drive those pins, and they are available as standard GPIOs.

EPI Host-Bus 8 Mode can be configured to use one chip select with and without the use of ALE. If an alternative to chip selects are required, a chip enable can be handled in one of three ways:

- 1. Manually control via GPIOs.
- 2. Associate one or more upper address pins to CE. Because CE is normally CEn, lower addresses are not used. For example, if pins EPI0S27 and EPI0S26 are used for Device 1 and 0 respectively, then address 0x6800.0000 accesses Device 0 (Device 1 has its CEn high), and 0x6400.0000 accesses Device 1 (Device 0 has its CEn high). The pull-up behavior on the corresponding GPIOs must be properly configured to ensure that the pins are disabled when the interface is not in use.
- 3. With certain SRAMs, the ALE can be used as CEn because the address remains stable after the ALE strobe. The subsequent WRn or RDn signals write or read when ALE is low thus providing CEn functionality.

Base 0x400D.0000 Offset 0x010 Type R/W, reset 0x0000.FF00 24 23 22 31 30 29 28 27 25 21 20 19 18 17 16 26 reserved XFFFN XFEEN WRHIGH RDHIGH reserved R/W R/W R/W Туре RO RO RO RO RO RO RO RO R/W RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 6 5 3 2 0 MAXWAIT wrws RDWS MODE reserved R/W RO RO R/W R/W Туре 0 0 0 0 0 0 Reset 1 0 0 **Bit/Field** Description Name Type Reset 0x00 31:24 reserved RO Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

EPI Host-Bus 8 Configuration (EPIHB8CFG)

Bit/Field	Name	Туре	Reset	Description
23	XFFEN	R/W	0	External FIFO FULL Enable
				Value Description
				0 No effect.
				1 An external FIFO full signal can be used to control write cycles. If this bit is set and the FFULL full signal is high, XFIFO writes are stalled.
22	XFEEN	R/W	0	External FIFO EMPTY Enable
				Value Description
				0 No effect.
				1 An external FIFO empty signal can be used to control read cycles. If this bit is set and the FEMPTY signal is high, XFIFO reads are stalled.
21	WRHIGH	R/W	0	WRITE Strobe Polarity
				Value Description
				0 The WRITE strobe is WRn (active Low).
				1 The WRITE strobe is WR (active High).
				If both CS0n and CS1n are enabled (the CSCFG field in the <b>EPIHB8CFG2</b> register is 0x2 or 0x3), the programmed write strobe polarity is used for both CS0n and CS1n accesses.
20	RDHIGH	R/W	0	READ Strobe Polarity
				Value Description
				0 The READ strobe is RDn (active Low).
				1 The READ strobe is RD (active High).
				If both CS0n and CS1n are enabled (the CSCFG field in the <b>EPIHB8CFG2</b> register is 0x2 or 0x3), the programmed read strobe polarity is used for both CS0n and CS1n accesses.
19:16	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:8	MAXWAIT	R/W	0xFF	Maximum Wait
				This field defines the maximum number of external clocks to wait while an external FIFO ready signal is holding off a transaction (FFULL and FEMPTY).
				When the MAXWAIT value is reached the ERRIS interrupt status bit is set in the <b>EPIRIS</b> register. When this field is clear, the transaction can be held off forever without a system interrupt.
				Note: When the MODE field is configured to be 0x2 and the <b>BLKEN</b> bit is set in the <b>EPICFG</b> register, enabling HB8 mode, this field defaults to 0xFF.

Bit/Field	Name	Туре	Reset	Description
7:6	WRWS	R/W	0x0	Write Wait States This field adds wait states to the data phase (the address phase is not affected). The effect is to delay the rising edge of WRn (or the falling edge of WR). Each wait state adds 2 EPI clock cycles to the access time.
				Value Description
				0x0 Active WRn is 2 EPI clocks.
				0x1 Active WRn is 4 EPI clocks.
				0x2 Active WRn is 6 EPI clocks.
				0x3 Active WRn is 8 EPI clocks.
				This field is used in conjunction with the <b>EPIBAUD</b> register.
				If both CS0n and CS1n are enabled (the CSCFG field in the <b>EPIHB8CFG2</b> register is 0x2 or 0x3), the same number of wait states is added to both CS0n and CS1n accesses.
5:4	RDWS	R/W	0x0	Read Wait States
				This field adds wait states to the data phase (the address phase is not affected).
				The effect is to delay the rising edge of RDn/Oen (or the falling edge of RD). Each wait state adds 2 EPI clock cycles to the access time.
				Value Description
				0x0 Active RDn is 2 EPI clocks.
				0x1 Active RDn is 4 EPI clocks.
				0x2 Active RDn is 6 EPI clocks.
				0x3 Active RDn is 8 EPI clocks.
				This field is used in conjunction with the EPIBAUD register
3:2	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1:0	MODE	R/W	0x0	Host Bus Sub-Mode
				This field determines which of four Host Bus 8 sub-modes to use. Sub-mode use is determined by the connected external peripheral. See Table 9-5 on page 472 for information on how this bit field affects the operation of the EPI signals.
				Value Description
				0x0 ADMUX – AD[7:0]
				Data and Address are muxed.
				0x1 ADNONMUX – D[7:0]
				Data and address are separate.
				0x2 Continuous Read - D[7:0]
				This mode is the same as ADNONMUX, but uses address switch for multiple reads instead of OEn strobing.
				0x3 XFIFO – D[7:0]
				This mode adds XFIFO controls with sense of XFIFO full and XFIFO empty. This mode uses no address or ALE.

## Register 5: EPI Host-Bus 16 Configuration (EPIHB16CFG), offset 0x010

**Important:** The MODE field in the **EPICFG** register determines which configuration register is accessed for offsets 0x010 and 0x014.

To access EPIHB16CFG, the MODE field must be 0x3.

The Host Bus 16 sub-configuration register is activated when the HB16 mode is selected. The HB16 mode supports muxed address/data (overlay of lower 16 address and all 16 data pins), separated address/data, and address-less FIFO mode. Note that this register is reset when the MODE field in the **EPICFG** register is changed. If another mode is selected and the HB16 mode is selected again, the values must be reinitialized.

This mode is intended to support SRAMs, Flash memory (read), FIFOs, and CPLDs/FPGAs, and devices with an MCU/HostBus slave or 16-bit FIFO interface support.

Refer to Table 9-6 on page 474 for information on signal configuration controlled by this register and the **EPIHB16CFG2** register.

If less address pins are required, the corresponding AFSEL bit (page 427) should not be enabled so the EPI controller does not drive those pins, and they are available as standard GPIOs.

EPI Host-Bus 16 Mode can be configured to use one to four chip selects with and without the use of ALE. If an alternative to chip selects are required, a chip enable can be handled in one of three ways:

**1.** Manually control via GPIOs.

EPI Host-Bus 16 Configuration (EPIHB16CFG)

- 2. Associate one or more upper address pins to CE. Because CE is normally CEn, lower addresses are not used. For example, if pins EPI0S27 and EPI0S26 are used for Device 1 and 0 respectively, then address 0x6800.0000 accesses Device 0 (Device 1 has its CEn high), and 0x6400.0000 accesses Device 1 (Device 0 has its CEn high). The pull-up behavior on the corresponding GPIOs must be properly configured to ensure that the pins are disabled when the interface is not in use.
- **3.** With certain SRAMs, the ALE can be used as CEn because the address remains stable after the ALE strobe. The subsequent WRn or RDn signals write or read when ALE is low thus providing CEn functionality.

Offset 0x010 Type R/W, reset 0x0000.FF00 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 XFFEN XFEEN WRHIGH RDHIGH reserved reserved RO R/W R/W R/W R/W RO RO RO RO RO RO RO RO RO Туре RO RO 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 MAXWAIT WRWS RDWS reserved BSEL MODE R/W RO R/W R/W R/W Type 0 0 0 Reset 0 0 0 0 0 1 1 1 1 1 1 1

July 03, 2014

Base 0x400D.0000

Bit/Field	Name	Туре	Reset	Description
31:24	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23	XFFEN	R/W	0	External FIFO FULL Enable
				Value Description
				0 No effect.
				1 An external FIFO full signal can be used to control write cycles. If this bit is set and the FFULL signal is high, XFIFO writes are stalled.
22	XFEEN	R/W	0	External FIFO EMPTY Enable
				Value Description
				1 An external FIFO empty signal can be used to control read cycles. If this bit is set and the FEMPTY signal is high, XFIFO reads are stalled.
				0 No effect.
21	WRHIGH	R/W	0	WRITE Strobe Polarity
				Value Description
				0 The WRITE strobe is WRn (active Low).
				1 The WRITE strobe is WR (active High).
				If both CS0n and CS1n are enabled (the CSCFG field in the <b>EPIHB16CFG2</b> register is 0x2 or 0x3 and the CSCFGEXT bit is 0), the programmed write strobe polarity is used for both CS0n and CS1n accesses.
20	RDHIGH	R/W	0	READ Strobe Polarity
				Value Description
				0 The READ strobe is RDn (active Low).
				1 The READ strobe is RD (active High).
				If both CS0n and CS1n are enabled (the CSCFG field in the <b>EPIHB16CFG2</b> register is 0x2 or 0x3), the programmed read strobe polarity is used for both CS0n and CS1n accesses.
19:16	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description	
15:8	MAXWAIT	R/W	0xFF	Maximum Wait This field defines the maximum number of external clocks to wait an external FIFO ready signal is holding off a transaction (FFULI FEMPTY). When this field is clear, the transaction can be held off forever wi	L and
				a system interrupt.	
				Note: When the MODE field is configured to be 0x3 and the <b>B</b> bit is set in the <b>EPICFG</b> register, enabling HB16 mode field defaults to 0xFF.	
7:6	WRWS	R/W	0x0	Write Wait States	
				This field adds wait states to the data phase (the address phase affected). The effect is to delay the rising edge of WRn (or the fa edge of WR). Each wait state adds 2 EPI clock cycles to the acc time.	Illing
				Value Description	
				0x0 Active WRn is 2 EPI clocks.	
				0x1 Active WRn is 4 EPI clocks.	
				0x2 Active WRn is 6 EPI clocks.	
				0x3 Active WRn is 8 EPI clocks.	
				This field is used in conjunction with the <b>EPIBAUD</b> register.	
5:4	RDWS	R/W	0x0	Read Wait States	
				This field adds wait states to the data phase (the address phase affected).	is not
				The effect is to delay the rising edge of RDn/Oen (or the falling er RD). Each wait state adds 2 EPI clock cycles to the access time.	
				Value Description	
				0x0 Active RDn is 2 EPI clocks.	
				0x1 Active RDn is 4 EPI clocks.	
				0x2 Active RDn is 6 EPI clocks.	
				0x3 Active RDn is 8 EPI clocks.	
				This field is used in conjunction with the <b>EPIBAUD</b> register	
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provid compatibility with future products, the value of a reserved bit sho preserved across a read-modify-write operation.	
2	BSEL	R/W	0	Byte Select Configuration	
				This bit enables byte select operation.	
				Value Description	
				0 No Byte Selects	
				Data is read and written as 16 bits.	
				1 Enable Byte Selects	
				Two EPI signals function as byte select signals to allow 8 transfers. See Table 9-6 on page 474 for details on which	
				signals are used.	

Bit/Field	Name	Туре	Reset	Description
1:0	MODE	R/W	0x0	Host Bus Sub-Mode This field determines which of three Host Bus 16 sub-modes to use. Sub-mode use is determined by the connected external peripheral. See Table 9-6 on page 474 for information on how this bit field affects the operation of the EPI signals.
				Value Description
				0x0 ADMUX – AD[15:0]
				Data and Address are muxed.
				0x1 ADNONMUX – D[15:0]
				Data and address are separate. This mode is not practical in HB16 mode for normal peripherals because there are generally not enough address bits available.
				0x2 Continuous Read - D[15:0]
				This mode is the same as ADNONMUX, but uses address switch for multiple reads instead of OEn strobing. This mode is not practical in HB16 mode for normal SRAMs because there are generally not enough address bits available.
				0x3 XFIFO – D[15:0]
				This mode adds XFIFO controls with sense of XFIFO full and XFIFO empty. This mode uses no address or ALE.

## Register 6: EPI General-Purpose Configuration (EPIGPCFG), offset 0x010

**Important:** The MODE field in the **EPICFG** register determines which configuration register is accessed for offsets 0x010 and 0x014.

To access EPIGPCFG, the MODE field must be 0x0.

The RD2CYC bit must be set at all times in General-Purpose mode to ensure proper operation.

The General-Purpose configuration register is used to configure the control, data, and address pins. This mode can be used for custom interfaces with FPGAs, CPLDs, and for digital data acquisition and actuator control. Note that this register is reset when the MODE field in the **EPICFG** register is changed. If another mode is selected and the General-purpose mode is selected again, the register the values must be reinitialized.

This mode is designed for 3 general types of use:

- Extremely high-speed clocked interfaces to FPGAs and CPLDs, with 3 sizes of data and optional address. Framing and clock-enable permit more optimized interfaces.
- General parallel GPIO. From 1 to 32 pins may be written or read, with the speed precisely controlled by the baud rate in the EPIBAUD register (when used with the NBRFIFO and/or the WFIFO) or by rate of accesses from software or µDMA.
- General custom interfaces of any speed.

The configuration allows for choice of an output clock (free running or gated), a framing signal (with frame size), a ready input (to stretch transactions), read and write strobes, address of varying sizes, and data of varying sizes. Additionally, provisions are made for splitting address and data phases on the external interface.

Offset 0x010 Type R/W, reset 0x0000.0000																	
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	CLKPIN	CLKGATE	reserved	RDYEN	FRMPIN	FRM50	1	FRM	CNT		RW	reserved	WR2CYC RD2CYC		reserved		
Type Reset	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		махмаіт				reserved		ASIZE		reserved		DSIZE					
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0	
E	Bit/Field		Name		Туре		Reset	Des	Description								
31			CLKPIN		R/W		0	Cloc	Clock Pin								
								Valu	Value Description								
						0	0 No clock output.										
						1	1 EPI0S31 functions as the EPI clock output.										
							The EPI clock is generated from the COUNTO field in the <b>EPIBAUD</b> register (as is the system clock which is divided down from it).										

EPI General-Purpose Configuration (EPIGPCFG) Base 0x400D.0000

### July 03, 2014

Bit/Field	Name	Туре	Reset	Description			
30	CLKGATE	R/W	0	Clock Gated			
				Value Description			
				0 The EPI clock is free running.			
				1 The EPI clock is output only when there is data to write or read (current transaction); otherwise the EPI clock is held low.			
				Note that EPI0S27 is an iRDY signal if RDYEN is set. CLKGATE is ignored if CLKPIN is 0 or if the COUNTO field in the <b>EPIBAUD</b> register is cleared.			
29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.			
28	RDYEN	R/W	0	Ready Enable			
				Value Description			
				0 The external peripheral does not drive an iRDY signal and is assumed to be ready always.			
				1 The external peripheral drives an iRDY signal into pin EPI0S27.			
				The ready enable signal may only be used with a free-running EPI clock (CLKGATE=0).			
				The external iRDY signal is sampled on the falling edge of the EPI clock. Setup and hold times must be met to ensure registration on the next falling EPI clock edge.			
				This bit is ignored if CLKPIN is 0 or CLKGATE is 1.			
27	FRMPIN	R/W	0	Framing Pin			
				Value Description			
				0 No framing signal is output.			
				1 A framing signal is output on EPI0S30.			
				Framing has no impact on data itself, but forms a context for the external peripheral. When used with a free-running EPI clock, the FRAME signal forms the valid signal. When used with a gated EPI clock, it is usually used to form a frame size.			
26	FRM50	R/W	0	50/50 Frame			
				Value Description			
				0 The FRAME signal is output as a single pulse, and then held low for the count.			
				1 The FRAME signal is output as 50/50 duty cycle using count (see FRMCNT).			
				This bit is ignored if FRMPIN is 0.			
Bit/Field	Name	Туре	Reset	Description			
-----------	----------	------	-------	---			
25:22	FRMCNT	R/W	0x0	Frame Count			
				This field specifies the size of the frame in EPI clocks. The frame counter is used to determine the frame size. The count is FRMCNT+1. So, a FRMCNT of 0 forms a pure transaction valid signal (held high during transactions, low otherwise).			
				A FRMCNT of 0 with FRM50 set inverts the FRAME signal on each transaction. A FRMCNT of 1 means the FRAME signal is inverted every other transaction; a value of 15 means every sixteenth transaction.			
				If FRM50 is set, the frame is held high for FRMCNT+1 transactions, then held low for that many transactions, and so on.			
				If FRM50 is clear, the frame is pulsed high for one EPI clock and then low for FRMCNT EPI clocks.			
				This field is ignored if FRMPIN is 0.			
21	RW	R/W	0	Read and Write			
				Value Description			
				0 RD and WR strobes are not output.			
				1 RD and WR strobes are asserted on EPI0S29 and EPI0S28. RD is asserted high on the rising edge of the EPI clock when a read is being performed. WR is asserted high on the rising edge of the EPI clock when a write is being performed			
				This bit is forced to 1 when RD2CYC and/or WR2CYC is 1.			
20	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.			
19	WR2CYC	R/W	0	2-Cycle Writes			
				Value Description			
				0 Data is output on the same EPI clock cycle as the address.			
				1 Writes are two EPI clock cycles long, with address on one EPI clock cycle (with the WR strobe asserted) and data written on the following EPI clock cycle (with WR strobe de-asserted). The next address (if any) is in the cycle following.			
				When this bit is set, then the RW bit is forced to be set.			
18	RD2CYC	R/W	0	2-Cycle Reads			
				Value Description			
				0 Data is captured on the EPI clock cycle with READ strobe asserted.			
				1 Reads are two EPI clock cycles, with address on one EPI clock cycle (with the RD strobe asserted) and data captured on the following EPI clock cycle (with the RD strobe de-asserted). The next address (if any) is in the cycle following.			
				When this bit is set, then the RW bit is forced to be set.			
				Caution – This bit must be set at all times in General-Purpose mode to ensure proper operation.			

Bit/Field	Name	Туре	Reset	Description
17:16	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:8	MAXWAIT	R/W	0x00	Maximum Wait
				This field defines the maximum number of EPI clocks to wait while the iRDY signal (see RDYEN) is holding off a transaction. If this field is 0, the transaction is held forever. If the maximum wait of 255 clocks (MAXWAIT=0xFF) is exceeded, an error interrupt occurs and the transaction is aborted/ignored.
				<b>Note:</b> When the MODE field is configured to be 0x0 and the <b>BLKEN</b> bit is set in the <b>EPICFG</b> register, enabling General-Purpose mode, this field defaults to 0xFF.
7:6	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:4	ASIZE	R/W	0x0	Address Bus Size
				This field defines the size of the address bus. The address can be up to 4-bits wide with a 24-bit data bus, up to 12-bits wide with a 16-bit data bus, and up to 20-bits wide with an 8-bit data bus. If the full address bus is not used, use the least significant address bits. Any unused address bits can be used as GPIOs by clearing the AFSEL bit for the corresponding GPIOs. Also, if RDYEN is 1, then the address sizes are 1 smaller (3, 11, 19). The values are:
				Value Description
				0x0 No address
				0x1 Up to 4 bits wide.
				0x2 Up to 12 bits wide. This size cannot be used with 24-bit data.
				0x3 Up to 20 bits wide. This size cannot be used with data sizes other than 8.
3:2	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
1:0	DSIZE	R/W	0x0	Size of Data Bus This field defines the size of the data bus (starting at EPI0S0). Subsets of these numbers can be created by clearing the AFSEL bit for the corresponding GPIOs. Note that size 32 may not be used with clock, frame, address, or other control. The values are: Value Description 0x0 8 Bits Wide (EPI0S0 to EPI0S7)
				0x1 16 Bits Wide (EPI0S0 to EPI0S15)
				0x2 24 Bits Wide (EPI0S0 to EPI0S23)
				0x3 32 Bits Wide (EPI0S0 to EPI0S31)
				This size may not be used with an EPI clock. This value is normally used for acquisition input and actuator control as well as other general-purpose uses that require 32 bits per direction.

## Register 7: EPI Host-Bus 8 Configuration 2 (EPIHB8CFG2), offset 0x014

**Important:** The MODE field in the **EPICFG** register determines which configuration register is accessed for offsets 0x010 and 0x014.

To access EPIHB8CFG2, the MODE field must be 0x2.

This register is used to configure operation while in Host-Bus 8 mode. Note that this register is reset when the MODE field in the **EPICFG** register is changed. If another mode is selected and the Host-Bus 8 mode is selected again, the values must be reinitialized.

EPI	Host-B	us 8 C	onfigura	tion 2 (I	EPIHB	BCFG2)										
Base Offse	e 0x400D.0 et 0x014 R/W, rese	0000	-	·		·										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	WORD		rese	rved		CSBAUD	CS	L CFG			1	rese	erved	1	1	1
Type Reset	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	I		Î I		rese	rved	1	1	1	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	ne	Ту	/pe	Reset	Des	cription							
	31		WOF	סא	R	/W	0	Wor	d Acces	s Mode						
							Ū	By o acco auto data	default, tl esses. M omaticall a can be ables ca	ne EPI c /hen usir y route b stored ir	ng Word oytes of c n bits [31	Access lata onto :8]. Whe	mode, the the corr	ne EPI co rect byte	ontroller lanes si	can uch that
								Val	ue Desc	ription						
								0	Word	Access	mode is	disable	d.			
								1	Word	I Access	mode is	enable	d.			
	30:27		reserv	ved	F	80	0x0	com	ware sho patibility served ac	with fut	ure prod	ucts, the	value of	a reserv		
	26		CSBA	UD	R	/W	0	Chi	o Select	Baud Ra	ate					
								Val	ue Desc	ription						
								0	Sam	e Baud F	Rate					
													baud ra field in t			
								1	Diffe	rent Bau	d Rates					
									the C	ount0 f	ield in the	e <b>EPIBA</b>	ne exterr <b>UD</b> regis eld in the	ter. CS1	n uses tl	ne baud

Bit/Field	Name	Туре	Reset	Description
25:24	CSCFG	R/W	0x0	Chip Select Configuration This field controls the chip select options, including an ALE format, a single chip select, two chip selects, and an ALE combined with two chip selects.
				Value Description
				0x0 ALE Configuration
				EPI0S30 is used as an address latch (ALE). The ALE signal is generally used when the address and data are muxed (HB8MODE field in the <b>EPIHB8CFG</b> register is 0x0). The ALE signal is used by an external latch to hold the address through the bus cycle.
				0x1 CSn Configuration
				EPI0S30 is used as a Chip Select (CSn). When using this mode, the address and data are generally not muxed (HB8MODE field in the <b>EPIHB8CFG</b> register is 0x1). However, if address and data muxing is needed, the WR signal (EPI0S29) and the RD signal (EPI0S28) can be used to latch the address when CSn is low.
				0x2 Dual CSn Configuration
				EPI0S30 is used as CS0n and EPI0S27 is used as CS1n. Whether CS0n or CS1n is asserted is determined by two methods. If only external RAM or external PER is enabled in the address map, the most significant address bit for a respective external address map controls CS0n or CS1n. If both external RAM and external PER is enabled, CS0n is mapped to PER and CS1n is mapped to RAM. This configuration can be used for a RAM bank split between 2 devices as well as when using both an external RAM and an external peripheral.
				0x3 ALE with Dual CSn Configuration
				EPI0S30 is used as address latch (ALE), EPI0S27 is used as CS1n, and EPI0S26 is used as CS0n. Whether CS0n or CS1n is asserted is determined by the most significant address bit for a respective external address map.
23:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

# Register 8: EPI Host-Bus 16 Configuration 2 (EPIHB16CFG2), offset 0x014

**Important:** The MODE field in the **EPICFG** register determines which configuration register is accessed for offsets 0x010 and 0x014.

To access EPIHB16CFG2, the MODE field must be 0x3.

This register is used to configure operation while in Host-Bus 16 mode. Note that this register is reset when the MODE field in the **EPICFG** register is changed. If another mode is selected and the Host-Bus 16 mode is selected again, the values must be reinitialized.

he	R/W, rese	et 0x0000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	WORD		rese	rved		CSBAUD	CSC	FG				rese	erved	•	•	•
pe set	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R( 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	ſ		1			1	r r	rese	rved		1	I	í – – – – – – – – – – – – – – – – – – –		I	1
be bet	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R(
el	0	U	0	0	0	0	0	U	0	0	0	0	0	0	0	0
В	Bit/Field		Nam	ne	Ту	/pe	Reset	Des	cription							
	31		WOF	סא	R	/W	0	Wor	d Acces	s Mode						
								auto data be u	u can be used in C ue Desc Word	y route b stored in prograr ription	oytes of on bits [31:	lata onto 16]. Who disable		ect byte	lanes si	uch t
	30:27		reserv	ved	F	80	0x0	com	patibility	with fut	ure prod	ucts, the	of a reservalue of operation	a reserv	•	
	26		CSBA	UD	R	/W	0	Chip	Select	Baud Ra	ate					
								Valu	ue Desc	ription						
								0	Sam	e Baud I	Rate					
													the exter IBAUD r		that is de	efine
								1			d Rates			-		
													ne exterr		nat is def n uses th	

Bit/Field	Name	Туре	Reset	Descripti	ion
25:24	CSCFG	R/W	0x0	This field	lect Configuration d controls the chip select options, including an ALE format, a hip select, two chip selects, and an ALE combined with two chip
				Value D	Description
				0x0 A	ALE Configuration
				n ir	EPI0S30 is used as an address latch (ALE). When using this mode, the address and data should be muxed (HB16MODE field in the <b>EPIHB16CFG</b> register should be configured to 0x0). If needed, the address can be latched by external logic.
				0x1 C	CSn Configuration
				ti E n	EPI0S30 is used as a Chip Select (CSn). When using this mode, he address and data should not be muxed (MODE field in the EPIHB16CFG register should be configured to 0x1). In this mode, the WR signal (EPI0S29) and the RD signal (EPI0S28) are used to latch the address when CSn is low.
				0x2 E	Dual CSn Configuration
				V s T 2	EPI0S30 is used as CS0n and EPI0S27 is used as CS1n. Whether CS0n or CS1n is asserted is determined by the most significant address bit for a respective external address map. This configuration can be used for a RAM bank split between 2 devices as well as when using both an external RAM and an external peripheral.
				0x3 A	ALE with Dual CSn Configuration
				C	EPI0S30 is used as address latch (ALE), EPI0S27 is used as CS1n, and EPI0S26 is used as CS0n. Whether CS0n or CS1n s asserted is determined by the most significant address bit for a respective external address map.
23:0	reserved	RO	0x0	compatit	e should not rely on the value of a reserved bit. To provide bility with future products, the value of a reserved bit should be ed across a read-modify-write operation.

EPI General-Purpose Configuration 2 (EPIGPCFG2)

# Register 9: EPI General-Purpose Configuration 2 (EPIGPCFG2), offset 0x014

**Important:** The MODE field in the **EPICFG** register determines which configuration register is accessed for offsets 0x010 and 0x014.

To access EPIGPCFG2, the MODE field must be 0x0.

This register is used to configure operation while in General-Purpose mode. Note that this register is reset when the MODE field in the **EPICFG** register is changed. If another mode is selected and the General-Purpose mode is selected again, the values must be reinitialized.

Offse	0x400D.0 t 0x014 R/W, rese		0.0000	<b>J</b>	-	_	,									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	WORD		I	I	1		1 1		reserved		I	1	1	Γ	1	1
Type Reset	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				1			1 1	rese	rved		I	1	1		1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31		WOF	RD	R/	W	0	Wor	d Access	s Mode						
								in th is 0>	lefault, th e <b>EPIGP</b> (1; data b n the DS	<b>CFG</b> repoits [23:0	gister is )] when t	0x0; data	a bits [15	:0] wher	the DSI	IZE field
									en using e bytes c							
								stor	ed in bits ZE=0x2	[31:8] fo	or dsize	=0x0 an	d bits [3			
								Vali	ue Desc	ription						
								0	Word	Access	mode is	disable	d.			
								1	Word	Access	mode is	enable	d.			
	30:0		reser	ved	R	0	0x000.0000	com	ware sho patibility served ac	with fut	ure prod	ucts, the	value of	a reserv	•	

### Register 10: EPI Address Map (EPIADDRMAP), offset 0x01C

This register enables address mapping. The EPI controller can directly address memory and peripherals. In addition, the EPI controller supports address mapping to allow indirect accesses in the External RAM and External Peripheral areas.

If the external device is a peripheral, including a FIFO or a directly addressable device, the EPSZ and EPADR bit fields should be configured for the address space. If the external device is SDRAM, SRAM, or NOR Flash memory, the ERADR and ERSZ bit fields should be configured for the address space.

If one of the dual chip select modes is selected (CSCFG is 0x2 or 0x3 in the **EPIHBnCFG2** register), both chip selects can share the peripheral or the memory space, or one chip select can use the peripheral space and the other can use the memory space. In the **EPIADDRMAP** register, if the EPADR field is not 0x0 and the ERADR field is 0x0, then the address specified by EPADR is used for both chip selects, with CS0n being asserted when the MSB of the address range is 0 and CS1n being asserted when the MSB of the address range is 1. If the ERADR field is not 0x0 and the EPADR field by ERADR is used for both chip selects, with the MSB of the address range is 1. If the ERADR field is not 0x0 and the EPADR field is 0x0, then the address specified by ERADR is used for both chip selects, with the MSB performing the same delineation. If both the EPADR and the ERADR are not 0x0 , then CS0n is asserted for either address range defined by EPADR and CS1n is asserted for either address range defined by EPADR.

#### EPI Address Map (EPIADDRMAP)

Base 0x400D 0000

Offse	0x400D. t 0x01C R/W, res		0.0000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1			1	1 1	rese	rved	1	1	1	1	1		1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	erved				EF	PSZ	EP	ADR	EF	RSZ	ER.	ADR
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
P	Bit/Field		Nam	1e	Ту	ne	Reset	Des	cription							
			Nan		' y	pe	Reset		•							
	31:8		reserv	ved	R	0	0x0000.00			ould not						
										/ with futu cross a r	•				'ed dit sr	ioula be
	7:6		EPS	Z	R/	W	0x0	Exte	ernal Pe	ripheral S	Size					
								exte	rnal per	elects the ipheral is s smaller,	larger, a	a bus fau	It occurs.	If the siz	e of the	
								Not	O	/hen not u n 2-byte b double t	oundari	es. As a r	result, the	-		
								Valu	ue Des	cription						
								0x0	256	bytes; lov	wer add	ress rang	ge: 0x00	to 0xFF		
								0x1	64 K	B; lower	address	range: (	0x0000 t	o 0xFFF	F	
								0x2	16 N	IB; lower	address	s range:	0x00.00	00 to 0xF	F.FFFF	
								0x3	512	MB; lowe	er addre	ss range	: 0x000.0	0000 to 0	)x1FFF.F	FFF

Bit/Field	Name	Туре	Reset	Description
5:4	EPADR	R/W	0x0	External Peripheral Address This field selects address mapping for the external peripheral area.
				ValueDescription0x0Not mapped0x1At 0xA000.00000x2At 0xC000.00000x3reserved
3:2	ERSZ	R/W	0x0	External RAM Size This field selects the size of mapped RAM. If the size of the external memory is larger, a bus fault occurs. If the size of the external memory is smaller, it wraps (upper address bits unused): Value Description 0x0 256 bytes; lower address range: 0x00 to 0xFF 0x1 64 KB; lower address range: 0x0000 to 0xFFFF 0x2 16 MB; lower address range: 0x00.0000 to 0xFF.FFFF 0x3 512 MB; lower address range: 0x000.0000 to 0x1FFF.FFFFF
1:0	ERADR	R/W	0x0	External RAM Address Selects address mapping for external RAM area: Value Description 0x0 Not mapped 0x1 At 0x6000.0000 0x2 At 0x8000.0000 0x3 reserved

# Register 11: EPI Read Size 0 (EPIRSIZE0), offset 0x020

### Register 12: EPI Read Size 1 (EPIRSIZE1), offset 0x030

This register selects the size of transactions when performing non-blocking reads with the **EPIRPSTDn** registers. This size affects how the external address is incremented.

The SIZE field must match the external data width as configured in the **EPIHBnCFG** or **EPIGPCFG** register if the WORD bit is clear in the **EPIHBnCFG2** or **EPIGPCFG2** register. If the WORD bit is set, the SIZE field must be greater than or equal to the external data width.

SDRAM mode uses a 16-bit data interface. If SIZE is 0x1, data is returned on the least significant bits (D[7:0]), and the remaining bits D[31:8] are all zeros, therefore the data on bits D[15:8] is lost. If SIZE is 0x2, data is returned on the least significant bits (D[15:0]), and the remaining bits D[31:16] are all zeros.

Note that changing this register while a read is active has an unpredictable effect.

31     30     29     28     27     26     25     24     23     22     21     20     19     18     17     16       Type Reset     RO	
Type     RO	_
Reset         0 <td></td>	
reserved SIZE	_
Type RO	_
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1	
Dit/Field Nerro Tura Deast Description	
Bit/Field Name Type Reset Description	
31:2 reserved RO 0x0000.000 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.	)e
1:0 SIZE R/W 0x3 Current Size	
Value Description	
0x0 reserved	
0x1 Byte (8 bits)	
0x2 Half-word (16 bits)	
0x3 Word (32 bits)	

# Register 13: EPI Read Address 0 (EPIRADDR0), offset 0x024

### Register 14: EPI Read Address 1 (EPIRADDR1), offset 0x034

This register holds the current address value. When performing non-blocking reads via the **EPIRPSTDn** registers, this register's value forms the address (when used by the mode). That is, when an **EPIRPSTDn** register is written with a non-0 value, this register is used as the first address. After each read, it is incremented by the size specified by the corresponding **EPIRSIZEn** register. Thus at the end of a read, this register contains the next address for the next read. For example, if the last read was 0x20, and the size is word, then the register contains 0x24. When a non-blocking read is cancelled, this register contains the next address that would have been read had it not been cancelled. For example, if reading by bytes and 0x103 had been read but not 0x104, this register contains 0x104. In this manner, the system can determine the number of values in the NBRFIFO to drain.

Note that changing this register while a read is active has an unpredictable effect due to race condition.

#### EPI Read Address 0 (EPIRADDR0)

Base 0x400D.0000 Offset 0x024 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		reserved	1		ı 1	[	T I		1	ADDR	ſ	1	ı ı	T	I	T
Туре	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	1 1 1		г	AD	DR	1	ſ	1	1 1	T	T	T
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:29		reser	ved	R	0	0x0	com	patibility	with futu	ure prod	the value ucts, the dify-write	value of	a reserv	•	
	28:0		ADE	R	R/	W	0x000.0000		rent Add t addres	ress s to read	I.					

# Register 15: EPI Non-Blocking Read Data 0 (EPIRPSTD0), offset 0x028 Register 16: EPI Non-Blocking Read Data 1 (EPIRPSTD1), offset 0x038

This register sets up a non-blocking read via the external interface. A non-blocking read is started by writing to this register with the count (other than 0). Clearing this register terminates an active non-blocking read as well as cancelling any that are pending. This register should always be cleared before writing a value other than 0; failure to do so can cause improper operation. Note that both NBR channels can be enabled at the same time, but NBR channel 0 has the highest priority and channel 1 does not start until channel 0 is finished.

The first address is based on the corresponding **EPIRADDRn** register. The address register is incremented by the size specified by the **EPIRSIZEn** register after each read. If the size is less than a word, only the least significant bits of data are filled into the NBRFIFO; the most significant bits are cleared.

Note that all three registers may be written using one STM instruction, such as with a structure copy in C/C++.

The data may be read from the **EPIREADFIFO** register after the read cycle is completed. The interrupt mechanism is normally used to trigger the FIFO reads via ISR or µDMA.

If the countdown has not reached 0 and the NBRFIFO is full, the external interface waits until a NBRFIFO entry becomes available to continue.

Note: if a blocking read or write is performed through the address mapped area (at 0x6000.0000 through 0xDFFF.FFFF), any current non-blocking read is paused (at the next safe boundary), and the blocking request is inserted. After completion of any blocking reads or writes, the non-blocking reads continue from where they were paused.

The other way to read data is via the address mapped locations (see the **EPIADDRMAP** register), but this method is blocking (core or µDMA waits until result is returned).

To cancel a non-blocking read, clear this register. To make sure that all values read are drained from the NBRFIFO, the **EPISTAT** register must be consulted to be certain that bits NBRBUSY and ACTIVE are cleared. One of these registers should not be cleared until either the other **EPIRPSTDn** register becomes active or the external interface is not busy. At that point, the corresponding **EPIRADDRn** register indicates how many values were read.



EPI Non-Blocking Read Data 0 (EPIRPSTD0)

Base 0x400D.0000

Bit/Field	Name	Туре	Reset	Description
12:0	POSTCNT	R/W	0x000	Post Count
				A write of a non-zero value starts a read operation for that count. Note that it is the software's responsibility to handle address wrap-around.
				Reading this register provides the current count.
				A write of 0 cancels a non-blocking read (whether active now or pending).
				Prior to writing a non-zero value, this register must first be cleared.

# Register 17: EPI Status (EPISTAT), offset 0x060

This register indicates which non-blocking read register is currently active; it also indicates whether the external interface is busy performing a write or non-blocking read (it cannot be performing a blocking read, as the bus would be blocked and as a result, this register could not be accessed).

This register is useful to determining which non-blocking read register is active when both are loaded with values and when implementing sequencing or sharing.

This register is also useful when canceling non-blocking reads, as it shows how many values were read by the canceled side.

Base Offse	0x400D.0 t 0x060	(EPIST. 0000 et 0x0000.	-													
r	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'	•						rese	erved			· .		• •		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			rese	rved			CELOW	XFFULL	XFEMPTY	INITSEQ	WBUSY	NBRBUSY		reserved		ACTIVE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
B	it/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:10		reserv	ved	R	0	0x0000.00	com	patibility	with futu	ure prod		value of	erved bit. f a reserve on.		
	9		CELC	W	R	0	0	Clo	ck Enabl	e Low						
									bit provi le and th				k status	s when in g	general-	purpose
								Val	ue Desc	ription						
								0	The	external	device is	s not gatir	ng the c	lock.		
	8		XFFU	JLL	R	0	0	Exte	ernal FIF	O Full						
								of th	ne Host E	Bus n mo	de with	the XFFE	N bit se	en in the et in the <b>E</b> us of this	PIHBn	
								Val	ue Desc	ription						
								0			device is	s not gatir	ng the c	lock.		
								1	The	XFIFO is	signalir	ng as full (	the FIF	O full sig	nal is hi	igh).
									signa		ow or the			ed until th out as spe		

Bit/Field	Name	Туре	Reset	Description
7	XFEMPTY	RO	0	External FIFO Empty This bit provides information on the XFIFO when in the FIFO sub-mode of the Host Bus n mode with the XFEEN bit set in the <b>EPIHBnCFG</b> register. The EPI0S27 signal reflects the status of this bit.
				Value Description
				0 The external device is not gating the clock.
				1 The XFIFO is signaling as empty (the FIFO empty signal is high).
				Attempts to read in this case are stalled until the XFIFO empty signal goes low or the counter times out as specified by the MAXWAIT field.
6	INITSEQ	RO	0	Initialization Sequence
				Value Description
				0 The SDRAM interface is not in the wakeup period.
				<ol> <li>The SDRAM interface is running through the wakeup period (greater than 100 μs).</li> </ol>
				If an attempt is made to read or write the SDRAM during this period, the access is held off until the wakeup period is complete.
5	WBUSY	RO	0	Write Busy
				Value Description
				0 The external interface is not performing a write.
				1 The external interface is performing a write.
4	NBRBUSY	RO	0	Non-Blocking Read Busy
				Value Description
				0 The external interface is not performing a non-blocking read.
				1 The external interface is performing a non-blocking read, or if the non-blocking read is paused due to a write.
3:1	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	ACTIVE	RO	0	Register Active
				Value Description
				0 If NBRBUSY is set, the EPIRPSTD0 register is active.
				If the NBRBUSY bit is clear, then neither EPIRPSTDx register is active.
				1 The <b>EPIRPSTD1</b> register is active.

# Register 18: EPI Read FIFO Count (EPIRFIFOCNT), offset 0x06C

This register returns the number of values in the NBRFIFO (the data in the NBRFIFO can be read via the **EPIREADFIFO** register). A race is possible, but that only means that more values may come in after this register has been read.

Offse	0x400D.0 t 0x06C RO, rese		X		,											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1	T	г г 1		1 1	rese	erved		1	1	т 1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			I	1		res	served		г т 1		1	1		CO	I UNT	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset E	<sup>0</sup> Bit/Field	0	o Nar	o ne	o Typ	0 De	0 Reset	0 Des	0 scription	0	0	0	-	-	-	-
	31:4		reser	ved	RC		0x0000.00	con	tware sho npatibility served ac	with fut	ure prod	lucts, the	value of	a reserv	•	
	3:0		COU	INT	RC	D	-		O Count nber of fil	led entr	ies in th	e NBRFI	FO.			

#### EPI Read FIFO Count (EPIRFIFOCNT)

Register 19: EPI Read FIFO (EPIREADFIFO), offset 0x070 Register 20: EPI Read FIFO Alias 1 (EPIREADFIFO1), offset 0x074 Register 21: EPI Read FIFO Alias 2 (EPIREADFIFO2), offset 0x078 Register 22: EPI Read FIFO Alias 3 (EPIREADFIFO3), offset 0x07C Register 23: EPI Read FIFO Alias 4 (EPIREADFIFO4), offset 0x080 Register 24: EPI Read FIFO Alias 5 (EPIREADFIFO5), offset 0x084 Register 25: EPI Read FIFO Alias 6 (EPIREADFIFO5), offset 0x088 Register 26: EPI Read FIFO Alias 7 (EPIREADFIFO7), offset 0x080

Important: This register is read-sensitive. See the register description for details.

This register returns the contents of the NBRFIFO or 0 if the NBRFIFO is empty. Each read returns the data that is at the top of the NBRFIFO, and then empties that value from the NBRFIFO. The alias registers can be used with the LDMIA instruction for more efficient operation (for up to 8 registers). See *Cortex*<sup>™</sup>-*M*3/*M*4 *Instruction Set Technical User's Manual* for more information on the LDMIA instruction.

EPI Read FIFO (EPIREADFIFO) Base 0x400D.0000 Offset 0x070 Type RO, reset -31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 DATA RO Туре RO Reset 15 14 13 12 11 10 9 8 7 6 5 3 2 0 1 DATA RO RO RO Туре RO Reset Bit/Field Name Туре Reset Description 31:0 DATA RO Reads Data

This field contains the data that is at the top of the NBRFIFO. After being read, the NBRFIFO entry is removed.

# Register 27: EPI FIFO Level Selects (EPIFIFOLVL), offset 0x200

This register allows selection of the FIFO levels which trigger an interrupt to the interrupt controller or, more efficiently, a DMA request to the  $\mu$ DMA. The NBRFIFO select triggers on fullness such that it triggers on match or above (more full). The WFIFO triggers on emptiness such that it triggers on match or below (less entries).

It should be noted that the FIFO triggers are not identical to other such FIFOs in Stellaris peripherals. In particular, empty and full triggers are provided to avoid wait states when using blocking operations.

The settings in this register are only meaningful if the µDMA is active or the interrupt is enabled.

Additionally, this register allows protection against writes stalling and notification of performing blocking reads which stall for extra time due to preceding writes. The two functions behave in a non-orthogonal way because read and write are not orthogonal.

The write error bit configures the system such that an attempted write to an already full WFIFO abandons the write and signals an error interrupt to prevent accidental latencies due to stalling writes.

The read error bit configures the system such that after a read has been stalled due to any preceding writes in the WFIFO, the error interrupt is generated. Note that the excess stall is not prevented, but an interrupt is generated after the fact to notify that it has happened.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	ï		1			I	reser	ved		I	1 1		т т		WFERR	RSERF
ype L	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W
set	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•		1		reserved	1					WRFIFO		reserved		RDFIFO	1
ype set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 1	R/W 1	RO 0	R/W 0	R/W 1	R/W 1
В	it/Field		Nam	ie	Ту	ре	Reset	Desc	cription							
;	31:18		reserv	/ed	R	0	0x0000	Soft		ould not	rely on th	ne value	of a rese		t. To prov	vide
									. ,		•	-	value of operatio		ved bit sh	nould b
	17		WFEI	R	R/	W	0	pres	. ,	cross a r	•	-			ved bit sh	nould b
	17		WFEI	R	R/	w	0	pres Write	erved a	cross a r ror	•	-			ved bit sh	iould b
	17		WFEI	R	R/	W	0	pres Write	erved ac e Full Er ue Desc The V the V is not	cross a r ror rription Write Ful VFIFO is t genera stall if no	ead-moc	lify-write errupt is a space that the		n. Writes s availa //3 write	are stalle able but a buffer m	d whe in erro ay hid

EPI FIFO Level Selects (EPIFIFOLVL)

Base 0x400D.0000

Bit/Field	Name	Туре	Reset	Description
16	RSERR	R/W	0	Read Stall Error
				Value Description
				0 The Read Stalled error interrupt is disabled. Reads behave as normal and are stalled until any preceding writes have completed and the read has returned a result.
				1 This bit enables the Read Stalled error interrupt (RSTALL in the <b>EPIEISC</b> register) to be generated when a read is attempted and the WFIFO is not empty. The read is still stalled during the time the WFIFO drains, but this error notifies the application that this excess delay has occurred.
				Note that the configuration of this bit has no effect on non-blocking reads.
15:7	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:4	WRFIFO	R/W	0x3	Write FIFO
				This field configures the trigger point for the WFIFO.
				Value Description
				0x0 Trigger when there are any spaces available in the WFIFO.
				0x1 reserved
				0x2 Trigger when there are up to 3 spaces available in the WFIFO.
				0x3 Trigger when there are up to 2 spaces available in the WFIFO.
				0x4 Trigger when there is 1 space available in the WFIFO.
				0x5-0x7 reserved
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2:0	RDFIFO	R/W	0x3	Read FIFO
				This field configures the trigger point for the NBRFIFO.
				Value Description
				0x0 reserved
				0x1 Trigger when there are 1 or more entries in the NBRFIFO.
				0x2 Trigger when there are 2 or more entries in the NBRFIFO.
				0x3 Trigger when there are 4 or more entries in the NBRFIFO.
				0x4 Trigger when there are 6 or more entries in the NBRFIFO.
				0x5 Trigger when there are 7 or more entries in the NBRFIFO.
				0x6 Trigger when there are 8 entries in the NBRFIFO.
				0x7 reserved

### Register 28: EPI Write FIFO Count (EPIWFIFOCNT), offset 0x204

This register contains the number of slots currently available in the WFIFO. This register may be used for polled writes to avoid stalling and for blocking reads to avoid excess stalling (due to undrained writes). An example use for writes may be:

```
for (idx = 0; idx < cnt; idx++) {
while (EPIWFIFOCNT == 0);
*ext_ram = *mydata++;
}</pre>
```

The above code ensures that writes to the address mapped location do not occur unless the WFIFO has room. Although polling makes the code wait (spinning in the loop), it does not prevent interrupts being serviced due to bus stalling.

	t 0x204 RO, rese	t 0x0000	.0004													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[			1	<b></b>			1 1	rese	I I erved		1		r 1		1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[	1		1				reserved		1 1 1		1	1	r 1		WTAV	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0
B	8it/Field		Nam	ne	Ту	pe	Reset	Des	scription							
	31:3		reserv	ved	R	0	0x0000.000	con	tware sho npatibility served ac	with fut	ure prod	ucts, the	value of	a reserv	•	
	2:0		WTA	W	R	0	0x4	The Wh	ailable Wr e number en clear, a ceding wr	of write a write i	transact s stalled					from a

EPI Write FIFO Count (EPIWFIFOCNT) Base 0x400D.0000

# Register 29: EPI Interrupt Mask (EPIIM), offset 0x210

This register is the interrupt mask set or clear register. For each interrupt source (read, write, and error), a mask value of 1 allows the interrupt source to trigger an interrupt to the interrupt controller; a mask value of 0 prevents the interrupt source from triggering an interrupt.

Note that interrupt masking has no effect on  $\mu$ DMA, which operates off the raw source of the read and write interrupts.

Base Offse	Interrup 0x400D.0 et 0x210 R/W, rese	0000		))												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1			1	· ·	rese	rved	I	1	1	1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13 I	12	11	10	9 Teserved	8	7	6	5	4	3	2 WRIM	1 RDIM	0 ERRIM
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:3		reserv	ved	R	0	0x000	com		with fut	ure prod	ucts, the	value of	erved bit f a reserv on.		
	2		WRI	М	R/	W	0	Writ	e FIFO E	Empty In	terrupt N	lask				
								Val	ue Desc	ription						
								0		s in the terrupt.	EPIRIS	register	is maske	ed and d	oes not (	cause
								1			EPIRIS le interru			asked an	d can tri	gger an
	1		RDI	М	R/	W	0	Rea	d FIFO I	-ull Inter	rupt Mas	sk				
								Val	ue Desc	ription						
								0		s in the terrupt.	EPIRIS	register	is maske	ed and d	oes not	cause
								1			EPIRIS le interru	-		asked an	d can tri	gger an
	0		ERR	IM	R/	W	0	Erro	or Interru	pt Mask						
								Val	ue Desc	ription						
								0		s in the terrupt.	EPIRIS	register	is maske	ed and d	oes not (	cause
								1	ERRI	s in the	EPIRIS le interru	-		asked an	d can tri	gger an

### Register 30: EPI Raw Interrupt Status (EPIRIS), offset 0x214

This register is the raw interrupt status register. On a read, it gives the current state of each interrupt source. A write has no effect.

Note that raw status for read and write is set or cleared based on FIFO fullness as controlled by **EPIFIFOLVL**.

Raw status for error is held until the error is cleared by writing to the EPIEISC register.

#### EPI Raw Interrupt Status (EPIRIS)

Base 0x400D.0000 Offset 0x214 Type RO, reset 0x0000.0004

iype	RO, rese	t 0x0000	0.0004													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ĺ		[	1 1				т т	rese	erved					I		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					1		reserved		1					WRRIS	RDRIS	ERRRIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0
В	sit/Field		Nam	ne	Ту	oe	Reset	Des	cription							
	31:3		reserv	/ed	R	0	0x000		ware sho patibility							
									served a		•				cu bit si	
	0					~		10/	- <b>D</b> la		<b>N</b> - 4					
	2		WRR	lis	R	0	1	VVrit	e Raw Ir	iterrupt s	status					
								Val	ue Desc	ription						
								0				le entries				-
									•			FO field			Ũ	
								1				ble entrie d by the ा				
									regis	-	specifier	u by the t	WKFIFU			
								This	. h:t:a ala			a l i a Ala a		: h	4 m m 4 m 1 m m	
									s bit is cle grammed					IS above	ine ingg	jei point
				10		~	0	<b>D</b>			24-4					
	1		RDR	15	R	0	0	Rea	id Raw Ir	iterrupt	Status					
								Val	ue Desc	ription						
								0				ntries in t				
												RDFIFO				
								1				RDFIFO				
								This								
									s bit is cle nt progra					IFU IS De	elow the	trigger
								P 91			,					

Bit/Field	Name	Туре	Reset	Description
0	ERRRIS	RO	0	<ul><li>Error Raw Interrupt Status</li><li>The error interrupt occurs in the following situations:</li><li>WFIFO Full. For a full WFIFO to generate an error interrupt, the</li></ul>
				WFERR bit in the <b>EPIFIFOLVL</b> register must be set.
				<ul> <li>Read Stalled. For a stalled read to generate an error interrupt, the RSERR bit in the EPIFIFOLVL register must be set.</li> </ul>
				<ul> <li>Timeout. If the MAXWAIT field in the EPIGPCFG register is configured to a value other than 0, a timeout error occurs when iRDY or XFIFO not-ready signals hold a transaction for more than the count in the MAXWAIT field.</li> </ul>
				Value Description
				0 An error has not occurred.
				1 A WFIFO Full, a Read Stalled, or a Timeout error has occurred.
				To determine which error occurred, read the status of the <b>EPI Error</b> Interrupt Status and Clear (EPIEISC) register. This bit is cleared by writing a 1 to the bit in the <b>EPIEISC</b> register that caused the interrupt.

# Register 31: EPI Masked Interrupt Status (EPIMIS), offset 0x218

This register is the masked interrupt status register. On read, it gives the current state of each interrupt source (read, write, and error) after being masked via the **EPIIM** register. A write has no effect.

The values returned are the ANDing of the **EPIIM** and **EPIRIS** registers. If a bit is set in this register, the interrupt is sent to the interrupt controller.

Base Offse	0x400D. t 0x218 RO, rese	0000	0.0000	luo (El 1	wiio)											
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				1				rese	erved	1	1	1	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		-	-	-	ļ		reserved			-	-	-	l	WRMIS	RDMIS	ERRMIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
В	Bit/Field		Nar	ne	Ту	pe	Reset	Des	cription							
	31:3		reser	ved	R	0	0x000	com		with fut	ure prod	ucts, the	value c	served bit of a reservition.		
	2		WR	MIS	R	0	0	Writ	e Maske	d Interru	ıpt Statu	S				
								Val	ue Desc	ription						
								0						WFIFO is terrupt is		•
								1	spec EPIF	ified by f	he trigge register	er level ( ) and the	the wrf wrim b	WFIFO is IFO field bit in the <b>I</b> rupt conti	in the E <b>PIIM</b> re	-
	1		RDN	/IIS	R	0	0	Rea	id Maske	ed Interru	upt Statu	IS				
								Val	ue Desc	ription						
								0						RFIFO is terrupt is		•
								1	spec EPIF	ified by f	he trigge register	er level ( ) and the	the RDF RDIM	RFIFO is IFO field bit in the <b>I</b> rupt conti	in the E <b>PIIM</b> re	Ū
	0		ERR	MIS	R	0	0	Erro	or Maske	d Interru	pt Statu	s				
								Val	ue Desc	ription						
								0	An e	rror has	not occu	urred or t	he inter	rupt is ma	asked.	
								1	and t	he ERIN	i bit in th		registe	meout err r is set, tr		

EPI Masked Interrupt Status (EPIMIS)

# Register 32: EPI Error and Interrupt Status and Clear (EPIEISC), offset 0x21C

This register is used to clear a pending error interrupt. Clearing any defined bit in the **EPIEISC** has no effect; setting a bit clears the error source and the raw error returns to 0. When any of these bits are read as set it indicates that the ERRRIS bit in the **EPIRIS** register is set and an EPI controller error is sent to the interrupt controller if the ERIM bit in the **EPIIM** register is set. If any of bits [2:0] are written as 1, the register bit being written to, as well as the ERRIS bit in the **EPIRIS** register and reading back immediately (pipelined by the processor) returns the old register contents. One cycle is needed between write and read.

ype l	R/W1C, r	eset 0x0	000.0000													
г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•		•	•		•		rese	rved	•				•	•	•
rpe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1			reserved			1		l		WTFULL	RSTALL	TOU
rpe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1 0
R	it/Field		Nam		Ту	no	Reset	Des	cription							
	31:3		reserv	ved	R	0	0x000	com	patibility	with futu		ucts, the	value o	erved bit f a reserv on.		
	2		WTFU	JLL	R/W	/1C	0	Writ	e FIFO I	Full Error						
								Valu	ue Desc	ription						
								0	The	wferr b	it is not e	enabled	or no wi	ites are s	stalled.	
								1		vFERR bi g full.	t is enabl	ed and a	a write is	stalled d	ue to the	WFIF
								Writ	ing a 1 t	o this bit	clears it,	as well	as as th	<b>e</b> errri	S and EF	RIM <b>bi</b>
	1		RSTA	ALL.	R/W	/1C	0	Rea	d Stalle	d Error						
								Valu	ue Desc	ription						
								0	The	RSERR <b>b</b>	it is not e	enabled	or no pe	ending re	ads are s	stallec
								1		RSERR b s in the \		oled and	a pendi	ng read i	s stalled	due t
								Writ	ing a 1 t	o this bit	clears it	as well	as as th	e FRRRT	s and EF	etm bi

EPI Error and Interrupt Status and Clear (EPIEISC)

Base 0x400D.0000

Bit/Field	Name	Туре	Reset	Description
0	TOUT	R/W1C	0	Timeout Error
				This bit is the timeout error source. The timeout error occurs when the iRDY or XFIFO not-ready signals hold a transaction for more than the count in the MAXWAIT field (when not 0).
				Value Description
				0 No timeout error has occurred.

1 A timeout error has occurred.

Writing a 1 to this bit clears it, as well as as the ERRRIS and ERIM bits.

# **10** General-Purpose Timers

Programmable timers can be used to count or time external events that drive the Timer input pins. The Stellaris<sup>®</sup> General-Purpose Timer Module (GPTM) contains four GPTM blocks. Each GPTM block provides two 16-bit timers/counters (referred to as Timer A and Timer B) that can be configured to operate independently as timers or event counters, or concatenated to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC). Timers can also be used to trigger µDMA transfers.

In addition, timers can be used to trigger analog-to-digital conversions (ADC). The ADC trigger signals from all of the general-purpose timers are ORed together before reaching the ADC module, so only one timer should be used to trigger ADC events.

The GPT Module is one timing resource available on the Stellaris microcontrollers. Other timer resources include the System Timer (SysTick) (see 122) and the PWM timer in the PWM module (see "PWM Timer" on page 1133).

The General-Purpose Timer Module (GPTM) contains four GPTM blocks with the following functional options:

- Operating modes:
  - 16- or 32-bit programmable one-shot timer
  - 16- or 32-bit programmable periodic timer
  - 16-bit general-purpose timer with an 8-bit prescaler
  - 32-bit Real-Time Clock (RTC) when using an external 32.768-KHz clock as the input
  - 16-bit input-edge count- or time-capture modes
  - 16-bit PWM mode with software-programmable output inversion of the PWM signal
- Count up or down
- Eight Capture Compare PWM pins (CCP)
- Daisy chaining of timer modules to allow a single timer to initiate multiple timing events
- ADC event trigger
- User-enabled stalling when the microcontroller asserts CPU Halt flag during debug (excluding RTC mode)
- Ability to determine the elapsed time between the assertion of the timer interrupt and entry into the interrupt service routine.
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
  - Dedicated channel for each timer
  - Burst request generated on timer interrupt

# 10.1 Block Diagram

In the block diagram, the specific Capture Compare PWM (CCP) pins available depend on the Stellaris device. See Table 10-1 on page 533 for the available CCP pins and their timer assignments.



Figure 10-1. GPTM Module Block Diagram

#### Table 10-1. Available CCP Pins

Timer	16-Bit Up/Down Counter	Even CCP Pin	Odd CCP Pin
Timer 0	TimerA	CCP0	-
	TimerB	-	CCP1
Timer 1	TimerA	CCP2	-
	TimerB	-	CCP3
Timer 2	TimerA	CCP4	-
	TimerB	-	CCP5
Timer 3	TimerA	CCP6	-
	TimerB	-	CCP7

# **10.2** Signal Description

The following table lists the external signals of the GP Timer module and describes the function of each. The GP Timer signals are alternate functions for some GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for these GP Timer signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 427) should be set to choose the GP Timer function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port** 

**Control (GPIOPCTL)** register (page 445) to assign the GP Timer signal to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 404.

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
CCP0	13 22 23 39 42 55 66 72 91 97	PD3 (4) PC7 (4) PC6 (6) PJ2 (9) PF4 (1) PJ7 (10) PB0 (1) PB2 (5) PB5 (4) PD4 (1)	I/O	TTL	Capture/Compare/PWM 0.
CCP1	24 25 34 54 67 90 96 100	PC5 (1) PC4 (9) PA6 (2) PJ6 (10) PB1 (4) PB6 (1) PE3 (1) PD7 (3)	I/O	TTL	Capture/Compare/PWM 1.
CCP2	6 11 25 41 53 67 75 91 95 98	PE4 (6) PD1 (10) PC4 (5) PF5 (1) PJ5 (10) PB1 (1) PE1 (4) PB5 (6) PE2 (5) PD5 (1)	I/O	TTL	Capture/Compare/PWM 2.
CCP3	6 23 24 35 61 72 74 97	PE4 (1) PC6 (1) PC5 (5) PA7 (7) PF1 (10) PB2 (4) PE0 (3) PD4 (2)	I/O	TTL	Capture/Compare/PWM 3.
CCP4	22 25 35 52 95 98	PC7 (1) PC4 (6) PA7 (2) PJ4 (10) PE2 (1) PD5 (2)	I/O	TTL	Capture/Compare/PWM 4.
CCP5	5 12 25 36 90 91	PE5 (1) PD2 (4) PC4 (1) PG7 (8) PB6 (6) PB5 (2)	I/O	TTL	Capture/Compare/PWM 5.

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
CCP6	10	PD0 (6)	I/O	TTL	Capture/Compare/PWM 6.
	12	PD2 (2)			
	50	PJ3 (10)			
	75	PE1 (5)			
	86	PH0 (1)			
	91	PB5 (3)			
CCP7	11	PD1 (6)	I/O	TTL	Capture/Compare/PWM 7.
	13	PD3 (2)			
	85	PH1 (1)			
	90	PB6 (2)			
	96	PE3 (5)			

Table 10-2. General-Purpose Timers Signals (100LQFP) (continued)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

#### Table 10-3. General-Purpose Timers Signals (108BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
CCP0	H1 L2 K6 K4 L12 E12 A11 B7 B5	PD3 (4) PC7 (4) PC6 (6) PJ2 (9) PF4 (1) PJ7 (10) PB0 (1) PB2 (5) PB5 (4) PD4 (1)	I/O	TTL	Capture/Compare/PWM 0.
CCP1	M1 L1 L6 L10 D12 A7 B4 A2	PC5 (1) PC4 (9) PA6 (2) PJ6 (10) PB1 (4) PB6 (1) PE3 (1) PD7 (3)	I/O	TTL	Capture/Compare/PWM 1.
CCP2	B2 G2 L1 K3 K12 D12 A12 B7 A4 C6	PE4 (6) PD1 (10) PC4 (5) PF5 (1) PJ5 (10) PB1 (1) PE1 (4) PB5 (6) PE2 (5) PD5 (1)	I/O	TTL	Capture/Compare/PWM 2.
CCP3	B2 M2 M1 M6 H12 A11 B11 B5	PE4 (1) PC6 (1) PC5 (5) PA7 (7) PF1 (10) PB2 (4) PE0 (3) PD4 (2)	I/O	TTL	Capture/Compare/PWM 3.

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
CCP4	L2 L1 M6 K11 A4 C6	PC7 (1) PC4 (6) PA7 (2) PJ4 (10) PE2 (1) PD5 (2)	I/O	TTL	Capture/Compare/PWM 4.
CCP5	B3 H2 L1 C10 A7 B7	PE5 (1) PD2 (4) PC4 (1) PG7 (8) PB6 (6) PB5 (2)	I/O	TTL	Capture/Compare/PWM 5.
CCP6	G1 H2 M10 A12 C9 B7	PD0 (6) PD2 (2) PJ3 (10) PE1 (5) PH0 (1) PB5 (3)	I/O	TTL	Capture/Compare/PWM 6.
CCP7	G2 H1 C8 A7 B4	PD1 (6) PD3 (2) PH1 (1) PB6 (2) PE3 (5)	I/O	TTL	Capture/Compare/PWM 7.

#### Table 10-3. General-Purpose Timers Signals (108BGA) (continued)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

# **10.3** Functional Description

The main components of each GPTM block are two free-running up/down counters (referred to as Timer A and Timer B), two match registers, two prescaler match registers, two shadow registers, and two load/initialization registers and their associated control functions. The exact functionality of each GPTM is controlled by software and configured through the register interface. Timer A and Timer B can be used individually, in which case they have a 16-bit counting range. In addition, Timer A and Timer B can be concatenated to provide a 32-bit counting range. Note that the prescaler can only be used when the timers are used individually.

The available modes for each GPTM block are shown in Table 10-4 on page 536. Note that when counting down in one-shot or periodic modes, the prescaler acts as a true prescaler and contains the least-significant bits of the count. When counting up in one-shot or periodic modes, the prescaler acts as a timer extension and holds the most-significant bits of the count. In input edge count mode, the prescaler always acts as a timer extension, regardless of the count direction.

Mode	Timer Use	Count Direction	Counter Size	Prescaler Size <sup>a</sup>
One-shot	Individual	Up or Down	16-bit	8-bit
One-shot	Concatenated	Up or Down	32-bit	-
Periodic	Individual	Up or Down	16-bit	8-bit
Periodic	Concatenated	Up or Down	32-bit	-
RTC	Concatenated	Up	32-bit	-
Edge Count	Individual	Down	16-bit	8-bit
Edge Time	Individual	Down	16-bit	-

Table 10-4. General-Purpose Timer Capabilities

Mode	Timer Use	Count Direction	Counter Size	Prescaler Size <sup>a</sup>
PWM	Individual	Down	16-bit	-

a. The prescaler is only available when the timers are used individually

Software configures the GPTM using the **GPTM Configuration (GPTMCFG)** register (see page 549), the **GPTM Timer A Mode (GPTMTAMR)** register (see page 550), and the **GPTM Timer B Mode (GPTMTBMR)** register (see page 552). When in one of the concatentated modes, Timer A and Timer B can only operate in one mode. However, when configured in an individual mode, Timer A and Timer B can be independently configured in any combination of the individual modes.

#### 10.3.1 GPTM Reset Conditions

After reset has been applied to the GPTM module, the module is in an inactive state, and all control registers are cleared and in their default states. Counters Timer A and Timer B are initialized to all 1s, along with their corresponding load registers: the GPTM Timer A Interval Load (GPTMTAILR) register (see page 567) and the GPTM Timer B Interval Load (GPTMTBILR) register (see page 568) and shadow registers: the GPTM Timer A Value (GPTMTAV) register (see page 577) and the GPTM Timer B Value (GPTMTBV) register (see page 578). The prescale counters are initialized to 0x00: the GPTM Timer A Prescale (GPTMTAPR) register (see page 571) and the GPTM Timer B Prescale (GPTMTBPR) register (see page 572).

#### 10.3.2 Timer Modes

This section describes the operation of the various timer modes. When using Timer A and Timer B in concatenated mode, only the Timer A control and status bits must be used; there is no need to use Timer B control and status bits. The GPTM is placed into individual/split mode by writing a value of 0x4 to the **GPTM Configuration (GPTMCFG)** register (see page 549). In the following sections, the variable "n" is used in bit field and register names to imply either a Timer A function or a Timer B function. Throughout this section, the timeout event in down-count mode is 0x0 and in up-count mode is the value in the **GPTM Timer n Interval Load (GPTMTnILR)** and the optional **GPTM Timer n Prescale (GPTMTnPR)** registers.

#### 10.3.2.1 One-Shot/Periodic Timer Mode

The selection of one-shot or periodic mode is determined by the value written to the TnMR field of the **GPTM Timer n Mode (GPTMTnMR)** register (see page 550). The timer is configured to count up or down using the TnCDIR bit in the **GPTMTnMR** register.

When software sets the TnEN bit in the **GPTM Control (GPTMCTL)** register (see page 554), the timer begins counting up from 0x0 or down from its preloaded value. Alternatively, if the TnWOT bit is set in the **GPTMTnMR** register, once the TnEN bit is set, the timer waits for a trigger to begin counting (see the section called "Wait-for-Trigger Mode" on page 539). Table 10-5 on page 537 shows the values that are loaded into the timer registers when the timer is enabled.

Register	Count Down Mode	Count Up Mode
TnR	GPTMTnlLR	0x0
TnV	GPTMTnlLR	0x0

When the timer is counting down and it reaches the timeout event (0x0), the timer reloads its start value from the **GPTMTnILR** and the **GPTMTnPR** registers on the next cycle. When the timer is counting up and it reaches the timeout event (the value in the **GPTMTnILR** and the optional

**GPTMTnPR** registers), the timer reloads with 0x0. If configured to be a one-shot timer, the timer stops counting and clears the TnEN bit in the **GPTMCTL** register. If configured as a periodic timer, the timer starts counting again on the next cycle.

In periodic, snap-shot mode (TnMR field is 0x2 and the TnSNAPS bit is set in the **GPTMTnMR** register), the value of the timer at the time-out event is loaded into the **GPTMTnR** register. The free-running counter value is shown in the **GPTMTnV** register. In this manner, software can determine the time elapsed from the interrupt assertion to the ISR entry by examining the snapshot values and the current value of the free-running timer. Snapshot mode is not available when the timer is configured in one-shot mode.

In addition to reloading the count value, the GPTM generates interrupts and triggers when it reaches the time-out event. The GPTM sets the TnTORIS bit in the GPTM Raw Interrupt Status (GPTMRIS) register (see page 559), and holds it until it is cleared by writing the GPTM Interrupt Clear (GPTMICR) register (see page 565). If the time-out interrupt is enabled in the GPTM Interrupt Mask (GPTMIMR) register (see page 557), the GPTM also sets the TnTOMIS bit in the GPTM Masked Interrupt Status (GPTMMIS) register (see page 562). By setting the TnMIE bit in the GPTM Masked Interrupt Status (GPTMMIS) register (see page 562). By setting the TnMIE bit in the GPTMTnMR register, an interrupt condition can also be generated when the Timer value equals the value loaded into the GPTM Timer n Match (GPTMTnMATCHR) and GPTM Timer n Prescale Match (GPTMTnPMR) registers. This interrupt has the same status, masking, and clearing functions as the time-out interrupt, but uses the match interrupt bits instead (for example, the raw interrupt status is monitored via TnMRIS bit in the GPTM Raw Interrupt Status (GPTMRIS) register). Note that the interrupt status bits are not updated by the hardware unless the TnMIE bit in the GPTMTnMR register is set, which is different than the behavior for the time-out interrupt. The ADC trigger is enabled by setting the TnOTE bit in GPTMCTL. The µDMA trigger is enabled by configuring and enabling the appropriate µDMA channel. See "Channel Configuration" on page 350.

If software updates the **GPTMTNILR** register while the counter is counting down, the counter loads the new value on the next clock cycle and continues counting from the new value. If software updates the **GPTMTNILR** register while the counter is counting up, the timeout event is changed on the next cycle to the new value. If software updates the **GPTMTNILR** register while the counter is counting up, the timeout event is changed on the next cycle to the new value. If software updates the **GPTMTNILR** register while the counter is counting up, the timeout event is changed on the next cycle to the new value. If software updates the **GPTM Timer n Value (GPTMTnV)** register while the counter is counting up or down, the counter loads the new value on the next clock cycle and continues counting from the new value..

If the TnSTALL bit in the **GPTMCTL** register is set, the timer freezes counting while the processor is halted by the debugger. The timer resumes counting when the processor resumes execution.

The following table shows a variety of configurations for a 16-bit free-running timer while using the prescaler. All values assume an 80-MHz clock with Tc=12.5 ns (clock period). The prescaler can only be used when a 16/32-bit timer is configured in 16-bit mode.

Prescale (8-bit value)	# of Timer Clocks (Tc) <sup>a</sup>	Max Time	Units
0000000	1	0.8192	ms
0000001	2	1.6384	ms
0000010	3	2.4576	ms
1111101	254	208.0768	ms
1111110	255	208.896	ms
1111111	256	209.7152	ms

#### Table 10-6. 16-Bit Timer With Prescaler Configurations

a. Tc is the clock period.

#### Wait-for-Trigger Mode

The Wait-for-Trigger mode allows daisy chaining of the timer modules such that once configured, a single timer can initiate mulitple timing events using the Timer triggers. Wait-for-Trigger mode is enabled by setting the TnWOT bit in the **GPTMTnMR** register. When the TnWOT bit is set, Timer N+1 does not begin counting until the timer in the previous position in the daisy chain (Timer N) reaches its time-out event. The daisy chain is configured such that GPTM1 always follows GPTM0, GPTM2 follows GPTM1, and so on. If Timer A is in 32-bit mode (controlled by the GPTMCFG bit in the **GPTMCFG** register), it triggers Timer A in the next module. If Timer A is in 16-bit mode, it triggers Timer B in the same module, and Timer B triggers Timer A in the next module. Care must be taken that the TAWOT bit is never set in GPTM0. Figure 10-2 on page 539 shows how the GPTMCFG bit affects the daisy chain. This function is valid for both one-shot and periodic modes.

#### Figure 10-2. Timer Daisy Chain



#### 10.3.2.2 Real-Time Clock Timer Mode

In Real-Time Clock (RTC) mode, the concatenated versions of the Timer A and Timer B registers are configured as an up-counter. When RTC mode is selected for the first time after reset, the counter is loaded with a value of 0x1. All subsequent load values must be written to the **GPTM Timer A Interval Load (GPTMTAILR)** register (see page 567). Table 10-7 on page 539 shows the values that are loaded into the timer registers when the timer is enabled.

Table 10-7. Co	unter Values When th	he Timer is Enabled in RTC Mod	е
----------------	----------------------	--------------------------------	---

Register	Count Down Mode	Count Up Mode
TnR	Not available	0x1
TnV	Not available	0x1

The input clock on an even CCP input is required to be 32.768 KHz in RTC mode. The clock signal is then divided down to a 1-Hz rate and is passed along to the input of the counter.

When software writes the TAEN bit in the **GPTMCTL** register, the counter starts counting up from its preloaded value of 0x1. When the current count value matches the preloaded value in the **GPTMTAMATCHR** register, the GPTM asserts the RTCRIS bit in **GPTMRIS** and continues counting until either a hardware reset, or it is disabled by software (clearing the TAEN bit). When the timer value reaches the terminal count, the timer rolls over and continues counting up from 0x0. If the RTC interrupt is enabled in **GPTMIMR**, the GPTM also sets the RTCMIS bit in **GPTMMIS** and generates a controller interrupt. The status flags are cleared by writing the RTCCINT bit in **GPTMICR**.

In this mode, the **GPTMTnR** and **GPTMTnV** registers always have the same value.

In addition to generating interrupts, a  $\mu$ DMA trigger can be generated. The  $\mu$ DMA trigger is enabled by configuring and enabling the appropriate  $\mu$ DMA channel. See "Channel Configuration" on page 350.

If the TASTALL bit in the **GPTMCTL** register is set, the timer does not freeze when the processor is halted by the debugger if the RTCEN bit is set in **GPTMCTL**.

#### 10.3.2.3 Input Edge-Count Mode

**Note:** For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling-edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.

In Edge-Count mode, the timer is configured as a 24-bit down-counter including the optional prescaler with the upper count value stored in the **GPTM Timer n Prescale (GPTMTnPR)** register and the lower bits in the **GPTMTnR** register. In this mode, the timer is capable of capturing three types of events: rising edge, falling edge, or both. To place the timer in Edge-Count mode, the TnCMR bit of the **GPTMTnMR** register must be cleared. The type of edge that the timer counts is determined by the TnEVENT fields of the **GPTMCTL** register. During initialization, the **GPTMTnMATCHR** and **GPTMTnPR** registers are configured so that the difference between the value in the **GPTMTnILR** and **GPTMTnPR** registers and the **GPTMTnMATCHR** and **GPTMTnPMR** registers equals the number of edge events that must be counted. Table 10-8 on page 540 shows the values that are loaded into the timer registers when the timer is enabled.

Register	Count Down Mode	Count Up Mode
TnR	GPTMTnILR	Not available
TnV	GPTMTnILR	Not available

When software writes the TnEN bit in the **GPTM Control (GPTMCTL)** register, the timer is enabled for event capture. Each input event on the CCP pin decrements the counter by 1 until the event count matches **GPTMTnMATCHR** and **GPTMTnPMR**. When the counts match, the GPTM asserts the CnMRIS bit in the **GPTM Raw Interrupt Status (GPTMRIS)** register, and holds it until it is cleared by writing the **GPTM Interrupt Clear (GPTMICR)** register. If the capture mode match interrupt is enabled in the **GPTM Interrupt Mask (GPTMIRR)** register, the GPTM also sets the CnMMIS bit in the **GPTM Masked Interrupt Status (GPTMMIS)** register. In this mode, the **GPTMTnR** register holds the count of the input events while the **GPTMTnV** register holds the free-running timer value.

In addition to generating interrupts, an ADC and/or a  $\mu$ DMA trigger can be generated. The ADC trigger is enabled by setting the TnOTE bit in **GPTMCTL**. The  $\mu$ DMA trigger is enabled by configuring and enabling the appropriate  $\mu$ DMA channel. See "Channel Configuration" on page 350.

After the match value is reached, the counter is then reloaded using the value in **GPTMTnILR** and **GPTMTnPR** registers, and stopped because the GPTM automatically clears the TnEN bit in the **GPTMCTL** register. Once the event count has been reached, all further events are ignored until TnEN is re-enabled by software.

Figure 10-3 on page 541 shows how Input Edge-Count mode works. In this case, the timer start value is set to **GPTMTnILR** =0x000A and the match value is set to **GPTMTnMATCHR** =0x0006 so that four edge events are counted. The counter is configured to detect both edges of the input signal.

Note that the last two edges are not counted because the timer automatically clears the TnEN bit after the current count matches the value in the **GPTMTnMATCHR** register.


Figure 10-3. Input Edge-Count Mode Example

### 10.3.2.4 Input Edge-Time Mode

**Note:** For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.

The prescaler is not available in 16-Bit Input Edge-Time mode.

In Edge-Time mode, the timer is configured as a 16-bit down-counter. In this mode, the timer is initialized to the value loaded in the **GPTMTnILR**register. The timer is capable of capturing three types of events: rising edge, falling edge, or both. The timer is placed into Edge-Time mode by setting the TnCMR bit in the **GPTMTnMR** register, and the type of event that the timer captures is determined by the TnEVENT fields of the **GPTMCTL** register. Table 10-9 on page 541 shows the values that are loaded into the timer registers when the timer is enabled.

Register	Count Down Mode	Count Up Mode
TnR	GPTMTnILR	Not available
TnV	GPTMTnILR	Not available

 Table 10-9. Counter Values When the Timer is Enabled in Input Event-Count Mode

When software writes the TnEN bit in the **GPTMCTL** register, the timer is enabled for event capture. When the selected input event is detected, the current timer counter value is captured in the **GPTMTnR** register and is available to be read by the microcontroller. The GPTM then asserts the CnERIS bit in the **GPTM Raw Interrupt Status (GPTMRIS)** register, and holds it until it is cleared by writing the **GPTM Interrupt Clear (GPTMICR)** register. If the capture mode event interrupt is enabled in the **GPTM Interrupt Mask (GPTMIRR)** register, the GPTM also sets the CnEMIS bit in the **GPTM Masked Interrupt Status (GPTMMIS)** register. In this mode, the **GPTMTnR** register holds the time at which the selected input event occurred while the **GPTMTnV** register holds the free-running timer value. These registers can be read to determine the time that elapsed between the interrupt assertion and the entry into the ISR.

In addition to generating interrupts, an ADC and/or a  $\mu$ DMA trigger can be generated. The ADC trigger is enabled by setting the TnOTE bit in **GPTMCTL**. The  $\mu$ DMA trigger is enabled by configuring and enabling the appropriate  $\mu$ DMA channel. See "Channel Configuration" on page 350.

After an event has been captured, the timer does not stop counting. It continues to count until the TnEN bit is cleared. When the timer reaches the timeout value, it is reloaded with the value from the **GPTMTNILR** register.

Figure 10-4 on page 542 shows how input edge timing mode works. In the diagram, it is assumed that the start value of the timer is the default value of 0xFFFF, and the timer is configured to capture rising edge events.

Each time a rising edge event is detected, the current count value is loaded into the **GPTMTnR** register, and is held there until another rising edge is detected (at which point the new count value is loaded into the **GPTMTnR** register).





#### 10.3.2.5 PWM Mode

**Note:** The prescaler is not available in 16-Bit PWM mode.

The GPTM supports a simple PWM generation mode. In PWM mode, the timer is configured as a 16-bit down-counter with a start value (and thus period) defined by the **GPTMTnILR** register. In this mode, the PWM frequency and period are synchronous events and therefore guaranteed to be glitch free. PWM mode is enabled with the **GPTMTnMR** register by setting the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x1 or 0x2. Table 10-10 on page 542 shows the values that are loaded into the timer registers when the timer is enabled.

Register	Count Down Mode	Count Up Mode
GPTMTnR	GPTMTnILR	Not available
GPTMTnV	GPTMTnILR	Not available

When software writes the TnEN bit in the **GPTMCTL** register, the counter begins counting down until it reaches the 0x0 state. On the next counter cycle in periodic mode, the counter reloads its start value from the **GPTMTNILR** register and continues counting until disabled by software clearing the TnEN bit in the **GPTMCTL** register. No interrupts or status bits are asserted in PWM mode.

In this mode, the GPTMTnR and GPTMTnV registers always have the same value.

The output PWM signal asserts when the counter is at the value of the **GPTMTnILR** register (its start state), and is deasserted when the counter value equals the value in the **GPTMTnMATCHR** register. Software has the capability of inverting the output PWM signal by setting the TnPWML bit in the **GPTMCTL** register.

Figure 10-5 on page 543 shows how to generate an output PWM with a 1-ms period and a 66% duty cycle assuming a 50-MHz input clock and **TnPWML** =0 (duty cycle would be 33% for the **TnPWML** =1 configuration). For this example, the start value is **GPTMTnILR**=0xC350 and the match value is **GPTMTnMATCHR**=0x411A.

#### Figure 10-5. 16-Bit PWM Mode Example



### 10.3.3 DMA Operation

The timers each have a dedicated  $\mu$ DMA channel and can provide a request signal to the  $\mu$ DMA controller. The request is a burst type and occurs whenever a timer raw interrupt condition occurs. The arbitration size of the  $\mu$ DMA transfer should be set to the amount of data that should be transferred whenever a timer event occurs.

For example, to transfer 256 items, 8 items at a time every 10 ms, configure a timer to generate a periodic timeout at 10 ms. Configure the  $\mu$ DMA transfer for a total of 256 items, with a burst size of 8 items. Each time the timer times out, the  $\mu$ DMA controller transfers 8 items, until all 256 items have been transferred.

No other special steps are needed to enable Timers for  $\mu$ DMA operation. Refer to "Micro Direct Memory Access ( $\mu$ DMA)" on page 345 for more details about programming the  $\mu$ DMA controller.

### 10.3.4 Accessing Concatenated Register Values

The GPTM is placed into concatenated mode by writing a 0x0 or a 0x1 to the GPTMCFG bit field in the **GPTM Configuration (GPTMCFG)** register. In both configurations, certain registers are concatenated to form pseudo 32-bit registers. These registers include:

- GPTM Timer A Interval Load (GPTMTAILR) register [15:0], see page 567
- GPTM Timer B Interval Load (GPTMTBILR) register [15:0], see page 568
- **GPTM Timer A (GPTMTAR)** register [15:0], see page 575
- **GPTM Timer B (GPTMTBR)** register [15:0], see page 576
- GPTM Timer A Value (GPTMTAV) register [15:0], see page 577
- GPTM Timer B Value (GPTMTBV) register [15:0], see page 578
- GPTM Timer A Match (GPTMTAMATCHR) register [15:0], see page 569
- **GPTM Timer B Match (GPTMTBMATCHR)** register [15:0], see page 570

In the 32-bit modes, the GPTM translates a 32-bit write access to **GPTMTAILR** into a write access to both **GPTMTAILR** and **GPTMTBILR**. The resulting word ordering for such a write operation is:

GPTMTBILR[15:0]:GPTMTAILR[15:0]

Likewise, a 32-bit read access to GPTMTAR returns the value:

GPTMTBR[15:0]:GPTMTAR[15:0]

A 32-bit read access to **GPTMTAV** returns the value:

GPTMTBV[15:0]:GPTMTAV[15:0]

# **10.4** Initialization and Configuration

To use a GPTM, the appropriate TIMERn bit must be set in the **RCGC1** register (see page 280). If using any CCP pins, the clock to the appropriate GPIO module must be enabled via the **RCGC1** register (see page 280). To find out which GPIO port to enable, refer to Table 24-4 on page 1253. Configure the PMCn fields in the **GPIOPCTL** register to assign the CCP signals to the appropriate pins (see page 445 and Table 24-5 on page 1262).

This section shows module initialization and configuration examples for each of the supported timer modes.

### 10.4.1 One-Shot/Periodic Timer Mode

The GPTM is configured for One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit in the **GPTMCTL** register is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x0000.0000.

- 3. Configure the TnMR field in the GPTM Timer n Mode Register (GPTMTnMR):
  - **a.** Write a value of 0x1 for One-Shot mode.
  - **b.** Write a value of 0x2 for Periodic mode.
- 4. Optionally configure the TnSNAPS, TnWOT, TnMTE, and TnCDIR bits in the **GPTMTnMR** register to select whether to capture the value of the free-running timer at time-out, use an external trigger to start counting, configure an additional trigger or interrupt, and count up or down.
- 5. Load the start value into the GPTM Timer n Interval Load Register (GPTMTnILR).
- 6. If interrupts are required, set the appropriate bits in the GPTM Interrupt Mask Register (GPTMIMR).
- 7. Set the TREN bit in the GPTMCTL register to enable the timer and start counting.
- Poll the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the appropriate bit of the GPTM Interrupt Clear Register (GPTMICR).

If the TIMMIE bit in the **GPTMTNMR** register is set, the RTCRIS bit in the **GPTMRIS** register is set, and the timer continues counting. In One-Shot mode, the timer stops counting after the time-out event. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode reloads the timer and continues counting after the time-out event.

### 10.4.2 Real-Time Clock (RTC) Mode

To use the RTC mode, the timer must have a 32.768-KHz input signal on an even CCP input. To enable the RTC feature, follow these steps:

- 1. Ensure the timer is disabled (the TAEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x0000.0001.
- 3. Write the match value to the GPTM Timer n Match Register (GPTMTnMATCHR).
- 4. Set/clear the RTCEN bit in the GPTM Control Register (GPTMCTL) as needed.
- 5. If interrupts are required, set the RTCIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

When the timer count equals the value in the **GPTMTnMATCHR** register, the GPTM asserts the RTCRIS bit in the **GPTMRIS** register and continues counting until Timer A is disabled or a hardware reset. The interrupt is cleared by writing the RTCCINT bit in the **GPTMICR** register.

### 10.4.3 Input Edge-Count Mode

A timer is configured to Input Edge-Count mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x0000.0004.

- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x0 and the TnMR field to 0x3.
- 4. Configure the type of event(s) that the timer captures by writing the **TREVENT** field of the **GPTM Control (GPTMCTL)** register.
- 5. If a prescaler is to be used, write the prescale value to the GPTM Timer n Prescale Register (GPTMTnPR).
- 6. Load the timer start value into the GPTM Timer n Interval Load (GPTMTnILR) register.
- 7. Load the event count into the GPTM Timer n Match (GPTMTnMATCHR) register.
- 8. If interrupts are required, set the CnMIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 9. Set the TREN bit in the GPTMCTL register to enable the timer and begin waiting for edge events.
- 10. Poll the CnMRIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnMCINT bit of the GPTM Interrupt Clear (GPTMICR) register.

When counting down in Input Edge-Count Mode, the timer stops after the programmed number of edge events has been detected. To re-enable the timer, ensure that the TnEN bit is cleared and repeat #4 on page 546 through #9 on page 546.

### 10.4.4 Input Edge Timing Mode

A timer is configured to Input Edge Timing mode by the following sequence:

- **1.** Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x0000.0004.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x1 and the TnMR field to 0x3.
- 4. Configure the type of event that the timer captures by writing the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timer n Interval Load (GPTMTnILR) register.
- 6. If interrupts are required, set the CnEIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 7. Set the TNEN bit in the GPTM Control (GPTMCTL) register to enable the timer and start counting.
- 8. Poll the CnERIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnECINT bit of the GPTM Interrupt Clear (GPTMICR) register. The time at which the event happened can be obtained by reading the GPTM Timer n (GPTMTnR) register.

In Input Edge Timing mode, the timer continues running after an edge event has been detected, but the timer interval can be changed at any time by writing the **GPTMTnILR** register. The change takes effect at the next cycle after the write.

### 10.4.5 PWM Mode

A timer is configured to PWM mode using the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x0000.0004.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, set the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.
- 4. Configure the output state of the PWM signal (whether or not it is inverted) in the TnPWML field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timer n Interval Load (GPTMTnILR) register.
- 6. Load the GPTM Timer n Match (GPTMTnMATCHR) register with the match value.
- 7. Set the TREN bit in the GPTM Control (GPTMCTL) register to enable the timer and begin generation of the output PWM signal.

In PWM Timing mode, the timer continues running after the PWM signal has been generated. The PWM period can be adjusted at any time by writing the **GPTMTnILR** register, and the change takes effect at the next cycle after the write.

# 10.5 Register Map

Table 10-11 on page 547 lists the GPTM registers. The offset listed is a hexadecimal increment to the register's address, relative to that timer's base address:

- Timer 0: 0x4003.0000
- Timer 1: 0x4003.1000
- Timer 2: 0x4003.2000
- Timer 3: 0x4003.3000

Note that the GP Timer module clock must be enabled before the registers can be programmed (see page 280). There must be a delay of 3 system clocks after the Timer module clock is enabled before any Timer module registers are accessed.

Offset	Name	Туре	Reset	Description	See page
0x000	GPTMCFG	R/W	0x0000.0000	GPTM Configuration	549
0x004	GPTMTAMR	R/W	0x0000.0000	GPTM Timer A Mode	550
0x008	GPTMTBMR	R/W	0x0000.0000	GPTM Timer B Mode	552
0x00C	GPTMCTL	R/W	0x0000.0000	GPTM Control	554
0x018	GPTMIMR	R/W	0x0000.0000	GPTM Interrupt Mask	557
0x01C	GPTMRIS	RO	0x0000.0000	GPTM Raw Interrupt Status	559
0x020	GPTMMIS	RO	0x0000.0000	GPTM Masked Interrupt Status	562
0x024	GPTMICR	W1C	0x0000.0000	GPTM Interrupt Clear	565

 Table 10-11. Timers Register Map

Offset	Name	Туре	Reset	Description	See page
0x028	GPTMTAILR	R/W	0xFFFF.FFFF	GPTM Timer A Interval Load	567
0x02C	GPTMTBILR	R/W	0x0000.FFFF	GPTM Timer B Interval Load	568
0x030	GPTMTAMATCHR	R/W	0xFFFF.FFFF	GPTM Timer A Match	569
0x034	GPTMTBMATCHR	R/W	0x0000.FFFF	GPTM Timer B Match	570
0x038	GPTMTAPR	R/W	0x0000.0000	GPTM Timer A Prescale	571
0x03C	GPTMTBPR	R/W	0x0000.0000	GPTM Timer B Prescale	572
0x040	GPTMTAPMR	R/W	0x0000.0000	GPTM TimerA Prescale Match	573
0x044	GPTMTBPMR	R/W	0x0000.0000	GPTM TimerB Prescale Match	574
0x048	GPTMTAR	RO	0xFFFF.FFFF	GPTM Timer A	575
0x04C	GPTMTBR	RO	0x0000.FFFF	GPTM Timer B	576
0x050	GPTMTAV	RW	0xFFFF.FFFF	GPTM Timer A Value	577
0x054	GPTMTBV	RW	0x0000.FFFF	GPTM Timer B Value	578

Table 10-11. Timers Register Map (continued)

# 10.6 Register Descriptions

The remainder of this section lists and describes the GPTM registers, in numerical order by address offset.

# Register 1: GPTM Configuration (GPTMCFG), offset 0x000

This register configures the global operation of the GPTM module. The value written to this register determines whether the GPTM is in 32- or 16-bit mode.

21

RO

0

20

RO

0

19

RO

0

18

RO

0

17

RO

0

16

RO

0

Important: Bits in this register should only be changed when the TAEN and TBEN bits in the GPTMCTL register are cleared.

#### GPTM Configuration (GPTMCFG)

			``		,					
Time Time Time Offse	Timer 0 base: 0x4003.0000 Timer 1 base: 0x4003.1000 Timer 2 base: 0x4003.2000 Timer 3 base: 0x4003.3000 Offset 0x000 Type R/W, reset 0x0000.0000									
	31	30	29	28	27	26	25	24	23	22
		1	1	1						1
								rese	rved	
Туре	RO	RO	RO	RO	RO	RO	RO	rese RO	rved RO	RO
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		I	RO 0
								RO	RO	

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	1	1	reserved	1				ſ			GPTMCFG	
Туре	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2:0	GPTMCFG	R/W	0x0	GPTM Configuration
				The GPTMCFG values are defined as follows:
				Value Description
				0x0 32-bit timer configuration.
				0x1 32-bit real-time clock (RTC) counter configuration.
				0x2-0x3 Reserved
				0x4 16-bit timer configuration.

The function is controlled by bits 1:0 of GPTMTAMR and GPTMTBMR.

0x5-0x7 Reserved

### Register 2: GPTM Timer A Mode (GPTMTAMR), offset 0x004

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in PWM mode, set the TAAMS bit, clear the TACMR bit, and configure the TAMR field to 0x1 or 0x2.

This register controls the modes for Timer A when it is used individually. When Timer A and Timer B are concatenated, this register controls the modes for both Timer A and Timer B, and the contents of **GPTMTBMR** are ignored.

# **Important:** Bits in this register should only be changed when the TAEN bit in the **GPTMCTL** register is cleared.

GP1	M Time	er A Mo	ode (GP	TMTAN	1R)											
Time Time Time	r 0 base: r 1 base: r 2 base: r 3 base: t 0x004	0x4003.1 0x4003.2	000 2000		·											
Туре	R/W, res															
ſ	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					1				erved				I			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		[	1	rese	erved		1 1		TASNAPS	TAWOT	TAMIE	TACDIR	TAAMS	TACMR	TA	MR
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reser	ved	R	0	0x0000.00	con	npatibility	ould not i with futu cross a re	ure prod	ucts, the	value of	a reserv	•	
	7		TASN	APS	R/	W	0	GP <sup>.</sup>	TM Time	r A Snap	-Shot M	ode				
								Val	ue Desc	ription						
								0	Snap	-shot mo	ode is di	sabled.				
								1	free- into t prese	ner A is c running v he <b>GPTI</b> caler is u <b>M Timer</b>	/alue of <b>// Timer</b> sed, the	Timer A A (GPT) prescale	is loadeo <b>MTAR)</b> r er snaps	d at the ti egister. I	ime-out f the tim	event er
	6		TAW	от	R/	W	0	GP <sup>.</sup>	TM Time	r A Wait-	on-Trigg	er				
								Val	ue Desc	ription						
								0	Time	r A begir	ns count	ing as so	on as it	is enable	ed.	
								1	Time the ti 10-2	ner A is e r A does mer in th on page dic mode	not beg e previo 539. Th	in counti us positi	ng until i on in the	t receive daisy ch	es a trigg nain, see	er from Figure
								This	s bit mus	t be clea	r for GP	Timer M	odule 0,	Timer A		

Bit/Field	Name	Туре	Reset	Description
5	TAMIE	R/W	0	GPTM Timer A Match Interrupt Enable
				Value Description
				0 The match interrupt is disabled.
				1 An interrupt is generated when the match value in the <b>GPTMTAMATCHR</b> register is reached in the one-shot and periodic modes.
4	TACDIR	R/W	0	GPTM Timer A Count Direction
				Value Description
				0 The timer counts down.
				<ol> <li>When in one-shot or periodic mode, the timer counts up. When counting up, the timer starts from a value of 0x0.</li> </ol>
				When in PWM or RTC mode, the status of this bit is ignored. PWM mode always counts down and RTC mode always counts up.
3	TAAMS	R/W	0	GPTM Timer A Alternate Mode Select
				The TAAMS values are defined as follows:
				Value Description
				0 Capture mode is enabled.
				1 PWM mode is enabled.
				<b>Note:</b> To enable PWM mode, you must also clear the TACMR bit and configure the TAMR field to 0x1 or 0x2.
2	TACMR	R/W	0	GPTM Timer A Capture Mode
				The TACMR values are defined as follows:
				Value Description
				0 Edge-Count mode
				1 Edge-Time mode
1:0	TAMR	R/W	0x0	GPTM Timer A Mode The TAMR values are defined as follows:
				Value Description
				0x0 Reserved
				0x1 One-Shot Timer mode
				0x2 Periodic Timer mode
				0x3 Capture mode
				The Timer mode is based on the timer configuration defined by bits 2:0 in the <b>GPTMCFG</b> register.

# Register 3: GPTM Timer B Mode (GPTMTBMR), offset 0x008

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in PWM mode, set the TBAMS bit, clear the TBCMR bit, and configure the TBMR field to 0x1 or 0x2.

This register controls the modes for Timer B when it is used individually. When Timer A and Timer B are concatenated, this register is ignored and **GPTMTBMR** controls the modes for both Timer A and Timer B.

**Important:** Bits in this register should only be changed when the **TBEN** bit in the **GPTMCTL** register is cleared.

Timer Timer Timer Timer Offset	M Time 0 base: ( 1 base: ( 2 base: ( 3 base: ( 0x008 R/W, rese	)x4003.0 )x4003.1 )x4003.2 )x4003.3	000 000 000 000	TMTBN	IR)											
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1				1 1	rese	rved	1		1		•		•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	rese	rved				TBSNAPS	TBWOT	TBMIE	TBCDIR	TBAMS	TBCMR	ТВ	MR
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
В	it/Field		Nam	ne	Тур	be	Reset	Des	cription							
	31:8		reserved RO (		0x0000.00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.									
	7		TBSN	APS	R۸	N	0	GPT	M Time	r B Snap	-Shot M	ode				
								Valu	ue Desc	ription						
								0	Snap	o-shot ma	ode is di	sabled.				
								1	free- into t prese	running v he <b>GPTI</b>	value of <b>M Timer</b> Ised, the	Timer B B (GPT prescale	is loade MTBR) i er snaps	mode, th d at the ti register. I hot is loa	ime-out f the tim	event er
	6		TBW	от	R۸	N	0	GPT	M Time	r B Wait-	on-Trigg	er				
								Valu	ue Desc	ription						
								0	Time	r B begir	ns count	ing as so	oon as it	is enable	ed.	
								1	Time a trig chair	r B does ger from	not beg the time gure 10-3	in counti er in the 2 on pag	ng until previous je 539. T	e <b>GPTM</b> it receive position his funct	es an it re in the d	eceives aisy

Bit/Field	Name	Туре	Reset	Description
5	TBMIE	R/W	0	GPTM Timer B Match Interrupt Enable
				Value Description
				0 The match interrupt is disabled.
				1 An interrupt is generated when the match value in the <b>GPTMTBMATCHR</b> register is reached in the one-shot and periodic modes.
4	TBCDIR	R/W	0	GPTM Timer B Count Direction
				Value Description
				0 The timer counts down.
				<ol> <li>When in one-shot or periodic mode, the timer counts up. When counting up, the timer starts from a value of 0x0.</li> </ol>
				When in PWM or RTC mode, the status of this bit is ignored. PWM mode always counts down and RTC mode always counts up.
3	TBAMS	R/W	0	GPTM Timer B Alternate Mode Select
				The TBAMS values are defined as follows:
				Value Description
				0 Capture mode is enabled.
				1 PWM mode is enabled.
				<b>Note:</b> To enable PWM mode, you must also clear the TBCMR bit and configure the TBMR field to 0x1 or 0x2.
2	TBCMR	R/W	0	GPTM Timer B Capture Mode
				The TBCMR values are defined as follows:
				Value Description
				0 Edge-Count mode
				1 Edge-Time mode
1:0	TBMR	R/W	0x0	GPTM Timer B Mode
				The TBMR values are defined as follows:
				Value Description
				0x0 Reserved
				0x1 One-Shot Timer mode
				0x2 Periodic Timer mode
				0x3 Capture mode
				The timer mode is based on the timer configuration defined by bits 2:0 in the <b>GPTMCFG</b> register.

# Register 4: GPTM Control (GPTMCTL), offset 0x00C

This register is used alongside the **GPTMCFG** and **GMTMTnMR** registers to fine-tune the timer configuration, and to enable other features such as timer stall and the output trigger. The output trigger can be used to initiate transfers on the ADC module.

**Important:** Bits in this register should only be changed when the TnEN bit for the respective timer is cleared.

GP1	M Con	trol (GP	тмсті	_)												
Time Time Time Offse	r 0 base: ( r 1 base: ( r 2 base: ( r 3 base: ( t 0x00C R/W, rese	0x4003.1( 0x4003.2( 0x4003.3(	000 000 000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Ĩ		[	1 1	Í	ſ	1 1	rese	rved	I	ſ			ı	1 1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	TBPWML	TBOTE	reserved	TBE	/ENT	TBSTALL	TBEN	reserved	TAPWML	TAOTE	RTCEN	TAE	VENT	TASTALL	TAEN
Туре	RO	R/W	R/W	RO	R/W	R/W	R/W	R/W	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_					-		<b>D</b> (	-								
E	Bit/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:15		reserv	ved	R	0	0x0000.0								t. To prov	
															ed bit sh	ould be
								pres	served a	cross a n	ead-mod	any-write	operatio	on.		
	14		TBPW	/ML	R/	W	0	GP	TM Time	r B PWN	l Output	Level				
								The	TBPWML	values a	are defin	ed as fo	llows:			
								\/al	ue Desc	rintion						
								0		ut is una	ffoctod					
								1		ut is inve						
								1	Outp		neu.					
					-											
	13		TBO	IE	R/	VV	0		TM Time	•						
								The	TBOTE	values al	e define	a as tolic	ows:			
								Val	ue Desc	ription						
								0	The	output Ti	mer B A	DC trigge	er is disa	abled.		
								1	The	output Ti	mer B A	DC trigge	er is ena	abled.		
															ected as a e page 63	
	12		reser	ved	R	0	0	com		with futu	ure produ	ucts, the	value of	a reserv	t. To prov ved bit sh	

Bit/Field	Name	Туре	Reset	Description
11:10	TBEVENT	R/W	0x0	GPTM Timer B Event Mode The TBEVENT values are defined as follows:
				ValueDescription0x0Positive edge0x1Negative edge0x2Reserved0x3Both edges
9	TBSTALL	R/W	0	GPTM Timer B Stall Enable The TBSTALL values are defined as follows:
				<ul> <li>Value Description</li> <li>Timer B continues counting while the processor is halted by the debugger.</li> <li>Timer B freezes counting while the processor is halted by the debugger.</li> </ul>
				If the processor is executing normally, the TBSTALL bit is ignored.
8	TBEN	R/W	0	GPTM Timer B Enable The TBEN values are defined as follows:
				<ul> <li>Value Description</li> <li>Timer B is disabled.</li> <li>Timer B is enabled and begins counting or the capture logic is enabled based on the <b>GPTMCFG</b> register.</li> </ul>
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	TAPWML	R/W	0	<ul> <li>GPTM Timer A PWM Output Level</li> <li>The TAPWML values are defined as follows:</li> <li>Value Description</li> <li>0 Output is unaffected.</li> <li>1 Output is inverted.</li> </ul>
5	TAOTE	R/W	0	<ul> <li>GPTM Timer A Output Trigger Enable</li> <li>The TAOTE values are defined as follows:</li> <li>Value Description</li> <li>0 The output Timer A ADC trigger is disabled.</li> <li>1 The output Timer A ADC trigger is enabled.</li> <li>In addition, the ADC must be enabled and the timer selected as a trigger source with the EMm bit in the ADCEMUX register (see page 637).</li> </ul>

Bit/Field	Name	Туре	Reset	Description
4	RTCEN	R/W	0	GPTM RTC Stall Enable The RTCEN values are defined as follows:
				Value Description
				0 RTC counting freezes while the processor is halted by the debugger.
				1 RTC counting continues while the processor is halted by the debugger.
				If the RTCEN bit is set, it prevents the timer from stalling in all operating modes, even if TRSTALL is set.
3:2	TAEVENT	R/W	0x0	GPTM Timer A Event Mode
				The TAEVENT values are defined as follows:
				Value Description
				0x0 Positive edge
				0x1 Negative edge
				0x2 Reserved
				0x3 Both edges
1	TASTALL	R/W	0	GPTM Timer A Stall Enable
				The TASTALL values are defined as follows:
				Value Description
				0 Timer A continues counting while the processor is halted by the debugger.
				1 Timer A freezes counting while the processor is halted by the debugger.
				If the processor is executing normally, the TASTALL bit is ignored.
0	TAEN	R/W	0	GPTM Timer A Enable
				The TAEN values are defined as follows:
				Value Description
				0 Timer A is disabled.
				1 Timer A is enabled and begins counting or the capture logic is enabled based on the <b>GPTMCFG</b> register.

# Register 5: GPTM Interrupt Mask (GPTMIMR), offset 0x018

This register allows software to enable/disable GPTM controller-level interrupts. Setting a bit enables the corresponding interrupt, while clearing a bit disables it.

#### GPTM Interrupt Mask (GPTMIMR)

Timer 0 base: 0x4003.0000 Timer 1 base: 0x4003.1000 Timer 2 base: 0x4003.2000 Timer 3 base: 0x4003.3000 Offset 0x018 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I							resei	rved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
Г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
_ [		rese			твмім	CBEIM	CBMIM	TBTOIM		reserved		TAMIM	RTCIM	CAEIM	CAMIM	TATOIM
Type Reset	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
В	it/Field		Nam	e	Ту	ре	Reset	Desc	cription							
	31:12		reserv	ved	R	0	0x0000.0	) Soft	ware sh	ould not r	ely on ti	ne value	of a res	erved bit	. To prov	vide
										with futu					ed bit sh	ould be
								pres	erved a	cross a re	ead-mod	lify-write	operatio	on.		
	11		TBM	М	R/	W	0	GPT	M Time	r B Match	Interru	pt Mask				
								The	TBMIM	values ar	e define	d as follo	ows:			
								Valu	ie Deso	cription						
								0		rupt is dis	abled.					
								1	Inter	rupt is en	abled.					
	10		CBEI	М	R/	W	0	GPT	M Time	r B Captu	ire Mode	e Event I	Interrupt	Mask		
								The	CBEIM	values are	e define	d as follo	ows:			
								Valu	ie Deso	cription						
								0		rupt is dis	abled.					
								1	Inter	rupt is en	abled.					
	9		CBM	IM	R/	W	0	GPT	M Time	r B Captu	ire Mode	e Match	Interrupt	Mask		
										values ar						
								\/alı	ie Deso	cription						
								vait 0		rupt is dis	ahled					
								1		rupt is en						
								1	inter		abicu.					

Bit/Field	Name	Туре	Reset	Description
8	TBTOIM	R/W	0	GPTM Timer B Time-Out Interrupt Mask The TBTOIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
7:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	ΤΑΜΙΜ	R/W	0	GPTM Timer A Match Interrupt Mask
				The TAMIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
3	RTCIM	R/W	0	GPTM RTC Interrupt Mask
				The RTCIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
2	CAEIM	R/W	0	GPTM Timer A Capture Mode Event Interrupt Mask
				The CAEIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
1	CAMIM	R/W	0	GPTM Timer A Capture Mode Match Interrupt Mask
				The CAMIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
0	ΤΑΤΟΙΜ	R/W	0	GPTM Timer A Time-Out Interrupt Mask
				The TATOIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.

### Register 6: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C

This register shows the state of the GPTM's internal interrupt signal. These bits are set whether or not the interrupt is masked in the **GPTMIMR** register. Each bit can be cleared by writing a 1 to its corresponding bit in **GPTMICR**.

#### GPTM Raw Interrupt Status (GPTMRIS)

reserved

TBMRIS

CBERIS

RO

RO

RO

0

Timer 0 base: 0x4003.0000
Timer 1 base: 0x4003.1000
Timer 2 base: 0x4003.2000
Timer 3 base: 0x4003.3000
Offset 0x01C
Type RO, reset 0x0000.0000

31:12

11

10

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	1	1	I	reser	ved	I I						1
					1								1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		res	erved	I	TBMRIS	CBERIS	CBMRIS	TBTORIS		reserved		TAMRIS	RTCRIS	CAERIS	CAMRIS	TATORIS
Туре	RO	res RO	RO	RO	TBMRIS RO	CBERIS RO	CBMRIS RO	TBTORIS RO	RO	reserved	RO	TAMRIS RO	RTCRIS RO	CAERIS RO	CAMRIS RO	TATORIS RO
Type Reset	RO 0			RO 0					RO 0		RO 0					

0x0000.0	Software should not rely on the value of a reserved bit. To provide
	compatibility with future products, the value of a reserved bit should be
	preserved across a read-modify-write operation.

0 GPTM Timer B Match Raw Interrupt

Value Description

- 1 The TBMIE bit is set in the **GPTMTBMR** register, and the match values in the **GPTMTBMATCHR** and (optionally) **GPTMTBPMR** registers have been reached when configured in one-shot or periodic mode.
- 0 The match value has not been reached.

This bit is cleared by writing a 1 to the  $\ensuremath{\mathtt{TBMCINT}}$  bit in the  $\ensuremath{\mathtt{GPTMICR}}$  register.

GPTM Timer B Capture Mode Event Raw Interrupt

Value Description

 A capture mode event has occurred for Timer B. This interrupt asserts when the subtimer is configured in Input Edge-Time mode.

0 The capture mode event for Timer B has not occurred.

This bit is cleared by writing a 1 to the CBECINT bit in the **GPTMICR** register.

Bit/Field	Name	Туре	Reset	Description
9	CBMRIS	RO	0	GPTM Timer B Capture Mode Match Raw Interrupt
				Value Description
				1 The capture mode match has occurred for Timer B. This interrupt asserts when the values in the <b>GPTMTBR</b> and <b>GPTMTBPR</b> match the values in the <b>GPTMTBMATCHR</b> and <b>GPTMTBPMR</b> when configured in Input Edge-Time mode.
				0 The capture mode match for Timer B has not occurred.
				This bit is cleared by writing a 1 to the CBMCINT bit in the <b>GPTMICR</b> register.
8	TBTORIS	RO	0	GPTM Timer B Time-Out Raw Interrupt
				Value Description
				1 Timer B has timed out. This interrupt is asserted when a one-shot or periodic mode timer reaches it's count limit (0 or the value loaded into GPTMTBILR, depending on the count direction).
				0 Timer B has not timed out.
				This bit is cleared by writing a 1 to the TBTOCINT bit in the <b>GPTMICR</b> register.
7:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	TAMRIS	RO	0	GPTM Timer A Match Raw Interrupt
				Value Description
				1 The TAMIE bit is set in the <b>GPTMTAMR</b> register, and the match value in the <b>GPTMTAMATCHR</b> and (optionally) <b>GPTMTAPMR</b> registers have been reached when configured in one-shot or periodic mode.
				0 The match value has not been reached.
				This bit is cleared by writing a 1 to the TAMCINT bit in the <b>GPTMICR</b> register.
3	RTCRIS	RO	0	GPTM RTC Raw Interrupt
				Value Description
				1 The RTC event has occurred.
				0 The RTC event has not occurred.
				This bit is cleared by writing a 1 to the RTCCINT bit in the <b>GPTMICR</b> register.

Bit/Field	Name	Туре	Reset	Description
2	CAERIS	RO	0	GPTM Timer A Capture Mode Event Raw Interrupt
				<ul> <li>Value Description</li> <li>1 A capture mode event has occurred for Timer A. This interrupt asserts when the subtimer is configured in Input Edge-Time mode.</li> </ul>
				0 The capture mode event for Timer A has not occurred.
				This bit is cleared by writing a 1 to the CAECINT bit in the <b>GPTMICR</b> register.
1	CAMRIS	RO	0	GPTM Timer A Capture Mode Match Raw Interrupt
				Value Description
				1 A capture mode match has occurred for Timer A. This interrupt asserts when the values in the <b>GPTMTAR</b> and <b>GPTMTAPR</b> match the values in the <b>GPTMTAMATCHR</b> and <b>GPTMTAPMR</b> when configured in Input Edge-Time mode.
				0 The capture mode match for Timer A has not occurred.
				This bit is cleared by writing a 1 to the CAMCINT bit in the <b>GPTMICR</b> register.
0	TATORIS	RO	0	GPTM Timer A Time-Out Raw Interrupt
				Value Description
				1 Timer A has timed out. This interrupt is asserted when a one-shot or periodic mode timer reaches it's count limit (0 or the value loaded into <b>GPTMTAILR</b> , depending on the count direction).
				0 Timer A has not timed out.
				This bit is cleared by writing a 1 to the TATOCINT bit in the GPTMICR

This bit is cleared by writing a 1 to the  $\ensuremath{\mathtt{TATOCINT}}$  bit in the GPTMICR register.

# Register 7: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020

This register show the state of the GPTM's controller-level interrupt. If an interrupt is unmasked in **GPTMIMR**, and there is an event that causes the interrupt to be asserted, the corresponding bit is set in this register. All bits are cleared by writing a 1 to the corresponding bit in **GPTMICR**.

Timer Timer Timer Timer Offse	0 base: ( 1 base: ( 2 base: ( 3 base: ( t 0x020 RO, reset	)x4003.0 )x4003.1 )x4003.2 )x4003.3	000 000 000 000	(		,										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ſ	1			1			rese	rved	т т		1		1	1	
<b>L</b> Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	T	rese	rved		TBMMIS	CBEMIS	CBMMIS	TBTOMIS		reserved		TAMMIS	RTCMIS	CAEMIS	CAMMIS	TATOMIS
Type	RO	RO	RO	RO 0	RO 0	RO	RO	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO
Reset	0	0	0	0	U	0	0	U	0	U	0	U	0	0	U	0
В	it/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:12		reserv	ved	R	0	0x0000.0	com	patibility	ould not r / with futu cross a re	re prod	ucts, the	value of	a reserv		
	11		TBMN	/IS	R	0	0	GP1	M Time	r B Match	Maske	ed Interru	pt			
								Valu	ue Des	cription						
								1		nmasked occurred.	Timer I	B Mode N	Match inf	errupt		
								0	A Tii	mer B Moo	le Matc	h interrup	ot has no	ot occurre	ed or is m	nasked.
								This regi		eared by v	writing	a 1 to the	BMCII	NT bit in	the GPT	MICR
	10		CBEM	IIS	R	0	0	GP1	TM Time	r B Captu	re Mod	e Event I	Masked	Interrupt		
								Valu	ue Des	cription						
								1		nmasked occurred.	Captur	e B even	t interru	pt		
								0	A Ca	apture B e	vent in	terrupt ha	as not oc	curred c	or is mas	ked.
								This regi		eared by v	writing	a 1 to the	CBECII	NT bit in	the GPT	MICR

#### GPTM Masked Interrupt Status (GPTMMIS)

Bit/Field	Name	Туре	Reset	Description
9	CBMMIS	RO	0	GPTM Timer B Capture Mode Match Masked Interrupt
				Value Description
				1 An unmasked Capture B Match interrupt has occurred.
				0 A Capture B Mode Match interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the CBMCINT bit in the <b>GPTMICR</b> register.
8	TBTOMIS	RO	0	GPTM Timer B Time-Out Masked Interrupt
				Value Description
				1 An unmasked Timer B Time-Out interrupt has occurred.
				0 A Timer B Time-Out interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the <b>TBTOCINT</b> bit in the <b>GPTMICR</b> register.
7:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	TAMMIS	RO	0	GPTM Timer A Match Masked Interrupt
				Value Description
				1 An unmasked Timer A Mode Match interrupt has occurred.
				0 A Timer A Mode Match interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the TAMCINT bit in the <b>GPTMICR</b> register.
3	RTCMIS	RO	0	GPTM RTC Masked Interrupt
				Value Description
				1 An unmasked RTC event interrupt has occurred.
				0 An RTC event interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the RTCCINT bit in the <b>GPTMICR</b> register.
2	CAEMIS	RO	0	GPTM Timer A Capture Mode Event Masked Interrupt
				Value Description
				1 An unmasked Capture A event interrupt has occurred.
				0 A Capture A event interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the CAECINT bit in the <b>GPTMICR</b> register.

Bit/Field	Name	Туре	Reset	Description
1	CAMMIS	RO	0	GPTM Timer A Capture Mode Match Masked Interrupt
				Value Description
				1 An unmasked Capture A Match interrupt has occurred.
				<ol> <li>A Capture A Mode Match interrupt has not occurred or is masked.</li> </ol>
				This bit is cleared by writing a 1 to the CAMCINT bit in the <b>GPTMICR</b> register.
0	TATOMIS	RO	0	GPTM Timer A Time-Out Masked Interrupt
				Value Description
				1 An unmasked Timer A Time-Out interrupt has occurred.
				0 A Timer A Time-Out interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the TATOCINT bit in the <b>GPTMICR</b> register.

# Register 8: GPTM Interrupt Clear (GPTMICR), offset 0x024

This register is used to clear the status bits in the **GPTMRIS** and **GPTMMIS** registers. Writing a 1 to a bit clears the corresponding bit in the **GPTMRIS** and **GPTMMIS** registers.

#### GPTM Interrupt Clear (GPTMICR)

Timer 0 base: 0x4003.0000 Timer 1 base: 0x4003.1000 Timer 2 base: 0x4003.2000 Timer 3 base: 0x4003.3000 Offset 0x024 Type W1C, reset 0x0000.0000

,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	I	I		ſ	1		1	RO RO RO RO RO RO RO									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ĺ		rese	rved		TBMCINT	CBECINT	CBMCINT	TBTOCINT		reserved		TAMCINT	RTCCINT	CAECINT	CAMCINT	TATOCINT	
Type Reset	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription								
	31:12		reserv	ved	R	0	0x0000.0	com	patibility	ould not r with futu cross a re	re produ	ucts, the	value of	a reserv	•		
	11		ТВМС	INT	W	1C	0	Writ	ing a 1 t	r B Match o this bit o MIS bit in	clears th	ne tbmr:		the GPT	MRIS re	gister	
	10	CBECINT       W1C       0       GPTM Timer B Capture Mode Event Interrupt Clear         Writing a 1 to this bit clears the CBERIS bit in the GPTMRIS registrand the CBEMIS bit in the GPTMRIS register.											gister				
	9		CBMC	INT	W	1C	0	Writ	ing a 1 t	r B Captu o this bit o MIS bit in	clears th	e CBMR	IS bit in		MRIS re	gister	
	8		ТВТОС	CINT	W	1C	0	Writ	ing a 1 t	r B Time- o this bit o omis bit i	clears th	ne TBTOR	RIS bit ir		TMRIS r	egister	
	7:5		reserv	ved	R	0	0	com	patibility	ould not r with futu cross a re	re produ	ucts, the	value of	a reserv	•		
	4		TAMCINT       W1C       0       GPTM Timer A Match Interrupt Clear         Writing a 1 to this bit clears the TAMRIS bit in the GPTMRIS register and the TAMMIS bit in the GPTMRIS register.										gister				
	3		RTCC	INT	W	1C	0	<ul> <li>GPTM RTC Interrupt Clear</li> <li>Writing a 1 to this bit clears the RTCRIS bit in the GPTMRIS re and the RTCMIS bit in the GPTMMIS register.</li> </ul>									
	2		CAEC	INT	W	1C	0	0 GPTM Timer A Capture Mode Event Interrupt Clear Writing a 1 to this bit clears the CAERIS bit in the <b>GPTMRIS</b> reg and the CAEMIS bit in the <b>GPTMMIS</b> register.									

Bit/Field	Name	Туре	Reset	Description
1	CAMCINT	W1C	0	GPTM Timer A Capture Mode Match Interrupt Clear Writing a 1 to this bit clears the CAMRIS bit in the <b>GPTMRIS</b> register and the CAMMIS bit in the <b>GPTMMIS</b> register.
0	TATOCINT	W1C	0	GPTM Timer A Time-Out Raw Interrupt Writing a 1 to this bit clears the TATORIS bit in the GPTMRIS register and the TATOMIS bit in the GPTMMIS register.

### Register 9: GPTM Timer A Interval Load (GPTMTAILR), offset 0x028

When the timer is counting down, this register is used to load the starting count value into the timer. When the timer is counting up, this register sets the upper bound for the timeout event.

When a GPTM is configured to one of the 32-bit modes, **GPTMTAILR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM Timer B Interval Load (GPTMTBILR)** register). In a 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of **GPTMTBILR**.

GPTM Timer A Interval Load (GPTMTAILR)

Time Time Time Offse	r 1 base: r 2 base: r 3 base: et 0x028	0x4003.0 0x4003.1 0x4003.2 0x4003.3 et 0xFFFI	000 000 000	X		,										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	T	1	r	1 1	TA	ILR		r	1	1	1	I	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	I	1	1		I I	TA	ILR			1	1	1	I	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:0		TAIL	R	R/	W 0x	FFFF.FF					0		A road ro	turno the	ourront
													intel A.	H reduite		ecurrent

value of GPTMTAILR.

### Register 10: GPTM Timer B Interval Load (GPTMTBILR), offset 0x02C

When the timer is counting down, this register is used to load the starting count value into the timer. When the timer is counting up, this register sets the upper bound for the timeout event.

When a GPTM is configured to one of the 32-bit modes, the contents of bits 15:0 in this register are loaded into the upper 16 bits of the **GPTMTAILR** register. Reads from this register return the current value of Timer B and writes are ignored. In a 16-bit mode, bits 15:0 are used for the load value. Bits 31:16 are reserved in both cases.

GPTM Timer B Interval Load (GPTMTBILR)

Timer Timer Timer	r 0 base: r 1 base: r 2 base:	0x4003.0 0x4003.1 0x4003.2	000													
Offse	t 0x02C	0x4003.3														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ		1	1		, ,		1 1	ТВ	I ILR	I	I		1			
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1				1	ТВ	ILR	1	I		1 1			'
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
P	8it/Field		Nam	he	Ту	he	Reset	Des	cription							
			itan		' y		110001	Dee	onption							
	31:0		TBIL	.R	R/	W 0x	k0000.FF	FF GP	TM Time	r B Inter	al Load	Registe	r			

Writing this field loads the counter for Timer B. A read returns the current value of **GPTMTBILR**.

When a GPTM is in 32-bit mode, writes are ignored, and reads return the current value of **GPTMTBILR**.

### Register 11: GPTM Timer A Match (GPTMTAMATCHR), offset 0x030

This register is loaded with a match value. Interrupts can be generated when the timer value is equal to the value in this register in one-shot or periodic mode.

In Edge-Count mode, this register along with **GPTMTAILR**, determines how many edge events are counted. The total number of edge events counted is equal to the value in **GPTMTAILR** minus this value.

In PWM mode, this value along with **GPTMTAILR**, determines the duty cycle of the output PWM signal.

When a GPTM is configured to one of the 32-bit modes, **GPTMTAMATCHR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM Timer B Match** 

(GPTMTBMATCHR) register). In a 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of GPTMTBMATCHR.

GPTM Timer A Match (GPTMTAMATCHR)



### Register 12: GPTM Timer B Match (GPTMTBMATCHR), offset 0x034

This register is loaded with a match value. Interrupts can be generated when the timer value is equal to the value in this register in one-shot or periodic mode.

In Edge-Count mode, this register along with **GPTMTBILR**, determines how many edge events are counted. The total number of edge events counted is equal to the value in **GPTMTBILR** minus this value.

In PWM mode, this value along with **GPTMTBILR**, determines the duty cycle of the output PWM signal.

When a GPTM is configured to one of the 32-bit modes, the contents of bits 15:0 in this register are loaded into the upper 16 bits of the **GPTMTAMATCHR** register. Reads from this register return the current match value of Timer B and writes are ignored. In a 16-bit mode, bits 15:0 are used for the match value. Bits 31:16 are reserved in both cases.

GPTM Timer B Match (GPTMTBMATCHR)



# Register 13: GPTM Timer A Prescale (GPTMTAPR), offset 0x038

This register allows software to extend the range of the 16-bit timers in periodic and one-shot modes. In Edge-Count mode, this register is the MSB of the 24-bit count value.

#### GPTM Timer A Prescale (GPTMTAPR)

Timer 0 base: 0x4003.0000 Timer 1 base: 0x4003.1000 Timer 2 base: 0x4003.2000 Timer 3 base: 0x4003.3000 Offset 0x038 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	T		1				і I	rese	rved					1	[	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		1	rese	rved							TAF	rSR			1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ie	Ту	be	Reset	Des	cription							
	Bit/Field Name 31:8 reserved				R	С	0	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		TAPS	SR	R/	W	0x00	The	TM Timer register ne registe	loads thi		on a write	. A read	returns t	he curre	nt value

Refer to Table 10-6 on page 538 for more details and an example.

# Register 14: GPTM Timer B Prescale (GPTMTBPR), offset 0x03C

This register allows software to extend the range of the 16-bit timers in periodic and one-shot modes. In Edge-Count mode, this register is the MSB of the 24-bit count value.

#### GPTM Timer B Prescale (GPTMTBPR)

Timer 0 base: 0x4003.0000 Timer 1 base: 0x4003.1000 Timer 2 base: 0x4003.2000 Timer 3 base: 0x4003.3000 Offset 0x03C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1	1	r I	1	1 1	rese	rved	1					1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved	1	1 1			I	[	I TBF	PSR	ſ	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nai	me	Ту	ре	Reset	Des	cription							
	Bit/Field Name 31:8 reserved			rved	R	0	0	com	patibility	ould not with futu cross a r	ure produ	ucts, the	value of	a reserv	•	
	7:0 TBPSR		'SR	R/	W	0x00	The		r B Preso loads thi er.		on a write	e. A read	returns	the curre	nt value	

Refer to Table 10-6 on page 538 for more details and an example.

# Register 15: GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040

This register effectively extends the range of **GPTMTAMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

#### GPTM TimerA Prescale Match (GPTMTAPMR)

Timer 0 base: 0x4003.0000 Timer 1 base: 0x4003.1000 Timer 2 base: 0x4003.2000 Timer 3 base: 0x4003.3000 Offset 0x040 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	r		1				1 I	rese	rved	1					1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		•	rese	rved					1		TAP	SMR	1	1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nar	ne	Ту	ре	Reset	Des	cription							
	Bit/Field Name Type 31:8 reserved RO						0x0000	com	patibility	ould not with futu cross a r	ure produ	ucts, the	value of	a reserv	•	vide nould be
							This	value is	rA Presc used al using a	ongside	GPTMT	AMATCH	<b>IR</b> to de	tect time	r match	

# Register 16: GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044

This register effectively extends the range of **GPTMTBMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

#### GPTM TimerB Prescale Match (GPTMTBPMR)

Timer 0 base: 0x4003.0000 Timer 1 base: 0x4003.1000 Timer 2 base: 0x4003.2000 Timer 3 base: 0x4003.3000 Offset 0x044 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1	ſ				rese	rved		r			1		1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ		1	rese	rved		· ·		,,		r	TBP:	SMR	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	8it/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x0000		ware sho		2				•	
									served ac		•	-				
	7:0		TBPS	MR	R/	W	0x00	GPT	rM Timer	B Presc	ale Mato	h				
								s value is nts while		0		BMATCI	HR to de	tect time	er match	

occurred. In the Input Edge Time mode, this register contains the time

at which the last edge event took place.

# Register 17: GPTM Timer A (GPTMTAR), offset 0x048

This register shows the current value of the Timer A counter in all cases except for Input Edge Count and Time modes. In the Input Edge Count mode, this register contains the number of edges that have occurred. In the Input Edge Time mode, this register contains the time at which the last edge event took place. Also in Input Edge-Count mode, bits 23:16 contain the upper 8 bits of the count.

When a GPTM is configured to one of the 32-bit modes, **GPTMTAR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM Timer B (GPTMTBR)** register). In the16-bit Input Edge Count, Input Edge Time, and PWM modes, bits 15:0 contain the value of the counter and bits 23:16 contain the value of the prescaler, which is the upper 8 bits of the count. Bits 31:24 always read as 0. To read the value of the prescaler in 16-bit One-Shot and Periodic modes, read bits [23:16] in the **GPTMTAV** register.



# Register 18: GPTM Timer B (GPTMTBR), offset 0x04C

This register shows the current value of the Timer B counter in all cases except for Input Edge Count and Time modes. In the Input Edge Count mode, this register contains the number of edges that have occurred. In the Input Edge Time mode, this register contains the time at which the last edge event took place. Also in Input Edge-Count mode, bits 23:16 contain the upper 8 bits of the count.

When a GPTM is configured to one of the 32-bit modes, the contents of bits 15:0 in this register are loaded into the upper 16 bits of the **GPTMTAR** register. Reads from this register return the current value of Timer B. In a 16-bit mode, bits 15:0 contain the value of the counter and bits 23:16 contain the value of the prescaler in Input Edge Count, Input Edge Time, and PWM modes, which is the upper 8 bits of the count. Bits 31:24 always read as 0. To read the value of the prescaler in 16-bit One-Shot and Periodic modes, read bits [23:16] in the **GPTMTBV** register.



occurred. In the Input Edge Time mode, this register contains the time

at which the last edge event took place.
## Register 19: GPTM Timer A Value (GPTMTAV), offset 0x050

When read, this register shows the current, free-running value of Timer A in all modes. Software can use this value to determine the time elapsed between an interrupt and the ISR entry when using the snapshot feature with the periodic operating mode. When written, the value written into this register is loaded into the **GPTMTAR** register on the next clock cycle. In Input Edge-Count mode, bits 23:16 contain the upper 8 bits of the count.

When a GPTM is configured to one of the 32-bit modes, **GPTMTAV** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM Timer B Value (GPTMTBV)** register). In a 16-bit mode, bits 15:0 contain the value of the counter and bits 23:16 contain the current, free-running value of the prescaler, which is the upper 8 bits of the count in Input Edge Count, Input Edge Time, PWM and one-shot or periodic up count modes. In one-shot or periodic down count modes, the prescaler stored in 23:16 is a true prescaler, meaning bits 23:16 count down before decrementing the value in bits 15:0. The prescaler in bits 31:24 always reads as 0.



**Note:** In 16-bit mode, only the lower 16-bits of the **GPTMTAV** register can be written with a new value. Writes to the prescaler bits have no effect.

## Register 20: GPTM Timer B Value (GPTMTBV), offset 0x054

When read, this register shows the current, free-running value of Timer B in all modes. Software can use this value to determine the time elapsed between an interrupt and the ISR entry. When written, the value written into this register is loaded into the **GPTMTBR** register on the next clock cycle. In Input Edge-Count mode, bits 23:16 contain the upper 8 bits of the count.

When a GPTM is configured to one of the 32-bit modes, the contents of bits 15:0 in this register are loaded into the upper 16 bits of the **GPTMTAV** register. Reads from this register return the current free-running value of Timer B. In a 16-bit mode, bits 15:0 contain the value of the counter and bits 23:16 contain the current, free-running value of the prescaler, which is the upper 8 bits of the count in Input Edge Count, Input Edge Time, PWM and one-shot or periodic up count modes. In one-shot or periodic down count modes, the prescaler stored in 23:16 is a true prescaler, meaning bits 23:16 count down before decrementing the value in bits 15:0. The prescaler in bits 31:24 always reads as 0.

#### GPTM Timer B Value (GPTMTBV)



**Note:** In 16-bit mode, only the lower 16-bits of the **GPTMTBV** register can be written with a new value. Writes to the prescaler bits have no effect.

## 11 Watchdog Timers

A watchdog timer can generate an interrupt or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or due to the failure of an external device to respond in the expected way. The LM3S9B92 microcontroller has two Watchdog Timer Modules, one module is clocked by the system clock (Watchdog Timer 0) and the other is clocked by the PIOSC (Watchdog Timer 1). The two modules are identical except that WDT1 is in a different clock domain, and therefore requires synchronizers. As a result, WDT1 has a bit defined in the **Watchdog Timer Control (WDTCTL)** register to indicate when a write to a WDT1 register is complete. Software can use this bit to ensure that the previous access has completed before starting the next access.

The Stellaris<sup>®</sup> LM3S9B92 controller has two Watchdog Timer modules with the following features:

- 32-bit down counter with a programmable load register
- Separate watchdog clock with an enable
- Programmable interrupt generation logic with interrupt masking
- Lock register protection from runaway software
- Reset generation logic with an enable/disable
- User-enabled stalling when the microcontroller asserts the CPU Halt flag during debug

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

## 11.1 Block Diagram





## 11.2 Functional Description

The Watchdog Timer module generates the first time-out signal when the 32-bit counter reaches the zero state after being enabled; enabling the counter also enables the watchdog timer interrupt. After the first time-out event, the 32-bit counter is re-loaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. Once the Watchdog Timer has been configured, the **Watchdog Timer Lock (WDTLOCK)** register is written, which prevents the timer configuration from being inadvertently altered by software.

If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled by setting the RESEN bit in the **WDTCTL** register, the Watchdog timer asserts its reset signal to the system. If the interrupt is cleared before the 32-bit counter reaches its second time-out, the 32-bit counter is loaded with the value in the **WDTLOAD** register, and counting resumes from that value.

If **WDTLOAD** is written with a new value while the Watchdog Timer counter is counting, then the counter is loaded with the new value and continues counting.

Writing to **WDTLOAD** does not clear an active interrupt. An interrupt must be specifically cleared by writing to the **Watchdog Interrupt Clear (WDTICR)** register.

The Watchdog module interrupt and reset generation can be enabled or disabled as required. When the interrupt is re-enabled, the 32-bit counter is preloaded with the load register value and not its last state.

### 11.2.1 Register Access Timing

Because the Watchdog Timer 1 module has an independent clocking domain, its registers must be written with a timing gap between accesses. Software must guarantee that this delay is inserted between back-to-back writes to WDT1 registers or between a write followed by a read to the registers. The timing for back-to-back reads from the WDT1 module has no restrictions. The WRC bit in the **Watchdog Control (WDTCTL)** register for WDT1 indicates that the required timing gap has elapsed. This bit is cleared on a write operation and set once the write completes, indicating to software that another write or read may be started safely. Software should poll **WDTCTL** for WRC=1 prior to accessing another register. Note that WDT0 does not have this restriction as it runs off the system clock.

## **11.3** Initialization and Configuration

To use the WDT, its peripheral clock must be enabled by setting the WDT bit in the **RCGC0n** register, see page 272.

The Watchdog Timer is configured using the following sequence:

- 1. Load the **WDTLOAD** register with the desired timer load value.
- 2. If WDT1, wait for the WRC bit in the WDTCTL register to be set.
- 3. If the Watchdog is configured to trigger system resets, set the RESEN bit in the WDTCTL register.
- 4. If WDT1, wait for the WRC bit in the WDTCTL register to be set.
- 5. Set the INTEN bit in the WDTCTL register to enable the Watchdog and lock the control register.

If software requires that all of the watchdog registers are locked, the Watchdog Timer module can be fully locked by writing any value to the **WDTLOCK** register. To unlock the Watchdog Timer, write a value of 0x1ACC.E551.

To service the watchdog, periodically reload the count value into the **WDTLOAD** register to restart the count. The interrupt can be enabled using the INTEN bit in the **WDTCTL** register to allow the processor to attempt corrective action if the watchdog is not serviced often enough. The RESEN bit in the **WDTCTL** can be set so that the system resets if the failure is not recoverable using the ISR.

## 11.4 Register Map

Table 11-1 on page 582 lists the Watchdog registers. The offset listed is a hexadecimal increment to the register's address, relative to the Watchdog Timer base address:

- WDT0: 0x4000.0000
- WDT1: 0x4000.1000

Note that the Watchdog Timer module clock must be enabled before the registers can be programmed (see page 272).

Offset	Name	Туре	Reset	Description	See page
0x000	WDTLOAD	R/W	0xFFFF.FFFF	Watchdog Load	583
0x004	WDTVALUE	RO	0xFFFF.FFFF	Watchdog Value	584
0x008	WDTCTL	R/W	0x0000.0000 (WDT0) 0x8000.0000 (WDT1)	Watchdog Control	585
0x00C	WDTICR	WO	-	Watchdog Interrupt Clear	587
0x010	WDTRIS	RO	0x0000.0000	Watchdog Raw Interrupt Status	588
0x014	WDTMIS	RO	0x0000.0000	Watchdog Masked Interrupt Status	589
0x418	WDTTEST	R/W	0x0000.0000	Watchdog Test	590
0xC00	WDTLOCK	R/W	0x0000.0000	Watchdog Lock	591
0xFD0	WDTPeriphID4	RO	0x0000.0000	Watchdog Peripheral Identification 4	592
0xFD4	WDTPeriphID5	RO	0x0000.0000	Watchdog Peripheral Identification 5	593
0xFD8	WDTPeriphID6	RO	0x0000.0000	Watchdog Peripheral Identification 6	594
0xFDC	WDTPeriphID7	RO	0x0000.0000	Watchdog Peripheral Identification 7	595
0xFE0	WDTPeriphID0	RO	0x0000.0005	Watchdog Peripheral Identification 0	596
0xFE4	WDTPeriphID1	RO	0x0000.0018	Watchdog Peripheral Identification 1	597
0xFE8	WDTPeriphID2	RO	0x0000.0018	Watchdog Peripheral Identification 2	598
0xFEC	WDTPeriphID3	RO	0x0000.0001	Watchdog Peripheral Identification 3	599
0xFF0	WDTPCellID0	RO	0x0000.000D	Watchdog PrimeCell Identification 0	600
0xFF4	WDTPCellID1	RO	0x0000.00F0	Watchdog PrimeCell Identification 1	601
0xFF8	WDTPCellID2	RO	0x0000.0006	Watchdog PrimeCell Identification 2	602
0xFFC	WDTPCellID3	RO	0x0000.00B1	Watchdog PrimeCell Identification 3	603

Table 11-1. Watchdog Timers Register Map

## 11.5 Register Descriptions

The remainder of this section lists and describes the WDT registers, in numerical order by address offset.

## Register 1: Watchdog Load (WDTLOAD), offset 0x000

This register is the 32-bit interval value used by the 32-bit counter. When this register is written, the value is immediately loaded and the counter restarts counting down from the new value. If the **WDTLOAD** register is loaded with 0x0000.0000, an interrupt is immediately generated.



## Register 2: Watchdog Value (WDTVALUE), offset 0x004

This register contains the current count value of the timer.



## Register 3: Watchdog Control (WDTCTL), offset 0x008

This register is the watchdog control register. The watchdog timer can be configured to generate a reset signal (on second time-out) or an interrupt on time-out.

When the watchdog interrupt has been enabled by setting the INTEN bit, all subsequent writes to the INTEN bit are ignored. The only mechanism that can re-enable writes to this bit is a hardware reset.

Important: Because the Watchdog Timer 1 module has an independent clocking domain, its registers must be written with a timing gap between accesses. Software must guarantee that this delay is inserted between back-to-back writes to WDT1 registers or between a write followed by a read to the registers. The timing for back-to-back reads from the WDT1 module has no restrictions. The WRC bit in the Watchdog Control (WDTCTL) register for WDT1 indicates that the required timing gap has elapsed. This bit is cleared on a write operation and set once the write completes, indicating to software that another write or read may be started safely. Software should poll WDTCTL for WRC=1 prior to accessing another register. Note that WDT0 does not have this restriction as it runs off the system clock and therefore does not have a WRC bit.

Wat	chdog (	Control	(WDTC	TL)												
WDT Offse	0 base: 0; 1 base: 0; t 0x008	x4000.10	000													
Туре			0.0000 (W				,									
г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	WRC								reserved	ł						
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ		1	1	· · · ·		reserve	ed	1	1 1	I			1	RESEN	INTEN
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field		Nan	ne	Ту	pe	Reset	Des	cription	l						
	31		WR	С	R	0	1	Write	e Com	olete						
								The	WRC Va	alues are o	defined	as follows	S:			
								Valu	ue Des	scription						
								0	Aw	rite acces	s to one	e of the W	/DT1 red	aisters is	in progr	ess.
								1		rite acces						
										d or writte		in progre	55, and	WEITI	cylatera t	
								Note	e: 1	This bit is r	eserved	for WD1	0 and h	as a res	et value	of 0.
	30:2		reser	ved	R	0	0x000.000	com	patibili	hould not i by with futu across a re	ire prod	ucts, the	value of	a reserv	•	

Bit/Field	Name	Туре	Reset	Description
1	RESEN	R/W	0	Watchdog Reset Enable The RESEN values are defined as follows:
				Value Description 0 Disabled.
				<ul> <li>Disabled.</li> <li>Enable the Watchdog module reset output.</li> </ul>
0	INTEN	R/W	0	Watchdog Interrupt Enable
				The INTEN values are defined as follows:
				Value Description
				0 Interrupt event disabled (once this bit is set, it can only be cleared by a hardware reset).
				1 Interrupt event enabled. Once enabled, all writes are ignored.

## Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C

This register is the interrupt clear register. A write of any value to this register clears the Watchdog interrupt and reloads the 32-bit counter from the **WDTLOAD** register. Value for a read or reset is indeterminate.

WDT WDT Offse	chdog I 0 base: 0: 1 base: 0: t 0x00C WO, rese	x4000.00 x4000.10		(WDTIC	CR)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	. – – – – – – – – – – – – – – – – – – –		<u>г г</u>	WDTI	NTCLR				ı — —	1		
Type Reset	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Resei	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1	, , ,			WDTI	NTCLR				1 1	•		•
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:0		WDTIN	TCLR	W	0	-	Wat	chdog In	terrupt C	Clear					

## Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010

This register is the raw interrupt status register. Watchdog interrupt events can be monitored via this register if the controller interrupt is masked.

#### Watchdog Raw Interrupt Status (WDTRIS)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0x010 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	r		1	1	, , , , , , , , , , , , , , , , , , ,		<u>т</u> т	rese	rved	1	1	1		1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1	1 1 1		т г	reserved		I	1	1		1	1	WDTRIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field 31:1		Nan		Tyj R(		Reset 0x0000.00		cription ware sh	ould not	rely on t	he value	of a res	erved bit	t. To pro	vide
											•	ucts, the dify-write			∕ed bit s	hould be
	0		WDT	RIS	R	С	0	Wat	chdog R	aw Inter	rupt Stat	us				
								Valu	ue Desc	ription						
								1	A wa	tchdog t	ime-out	event ha	s occurr	ed.		
								0	The	votobdo	a haa na	t timed a	+			

0 The watchdog has not timed out.

## Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014

This register is the masked interrupt status register. The value of this register is the logical AND of the raw interrupt bit and the Watchdog interrupt enable bit.

#### Watchdog Masked Interrupt Status (WDTMIS)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0x014 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1		, ,		<u>г г</u>	rese	rved	1		1		1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1				1 1	reserved	1	1		1	1	1	1	WDTMIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field 31:1		Nam		Tyj R(		Reset 0x0000.00	0 Soft com	patibility		ure prod	ucts, the	value of	a reserv	•	vide hould be
	0		WDT	MIS	R	า	0	•		cross a r lasked Ir			operatio	on.		
	0		n b n	ine ine			Ū		U		lionapt	oluluo				
								Valu	ue Desc	cription						
								1		itchdog t roller.	ime-out	event ha	s been s	signalled	to the i	nterrupt
								0		watchdoo asked.	g has no	t timed o	ut or the	watchdo	g timer	interrupt

## Register 7: Watchdog Test (WDTTEST), offset 0x418

This register provides user-enabled stalling when the microcontroller asserts the CPU halt flag during debug.

WDT WDT Offse	chdog <sup>-</sup> 0 base: 0 1 base: 0 t 0x418 R/W, res	x4000.00 x4000.10	000	Τ)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		I		1 1	rese	erved		1			1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				reserved	•		•	STALL			•	rese	rved	•	•	
Туре	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reset       0 <td></td>																
	8		STA	LL	R/	W	0	Wat	chdog S	tall Enab	ole					
								Val	ue Desc	ription						
								1	timer	stops co	ontroller i ounting. ier resun	Once the	e microc			
								0			g timer c a debug		counting	g if the n	nicrocon	troller is
	7:0		reser	ved	R	C	0x00	com	ware sho patibility served ac	with fut	ure produ	ucts, the	value of	a reserv		

## Register 8: Watchdog Lock (WDTLOCK), offset 0xC00

Writing 0x1ACC.E551 to the **WDTLOCK** register enables write access to all other registers. Writing any other value to the **WDTLOCK** register re-enables the locked state for register writes to all the other registers. Reading the **WDTLOCK** register returns the lock status rather than the 32-bit value written. Therefore, when write accesses are disabled, reading the **WDTLOCK** register returns 0x0000.0001 (when locked; otherwise, the returned value is 0x0000.0000 (unlocked)).



0x0000.0001 Locked

0x0000.0000 Unlocked

## Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 4 (WDTPeriphID4)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	· ·			rese	erved		1	1		•	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei	0	0	0	0	0	0	0	U	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved		1 1				1	PI	D4	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8	reserv	ved	R	0	0x0000.00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv		vide hould be	
	7:0		PID	4	R	0	0x00	WD	T Periph	eral ID F	Register	[7:0]				

# Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 5 (WDTPeriphID5)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved		1	•		•	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved						1	PI	D5	1	1	'
Type	RO 0	RO	RO	RO	RO	RO	RO	RO	RO 0	RO	RO	RO	RO 0	RO 0	RO 0	RO
Reset	U	0	0	0	0	0	0	0	0	0	0	0	U	U	0	0
E	Bit/Field		Nam	ie	Ту	be	Reset	Des	cription							
Bit/Field Name Type Reset 31:8 reserved RO 0x0000.00							com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	vide nould be	
	7:0		PID	5	R	С	0x00	WD	T Periph	eral ID F	Register	[15:8]				

# Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 6 (WDTPeriphID6)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•		•	l				rese	erved	l				•	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1	rese	rved		1 1				ſ	I Pl	D6	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	Bit/Field Name Type Ri 31:8 reserved RO 0x00							com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	
	7:0		PID	6	R	0	0x00	WD	T Periph	eral ID F	Register	[23:16]				

# Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 7 (WDTPeriphID7)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•		•					rese	rved			•		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							PI	D7	1	1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	U	U	0	U	U	0	0	U	0	0	0	0	U	0	U	0
E	Bit/Field		Nam	ie	Ту	be	Reset	Des	cription							
	Bit/Field Name Type Re 31:8 reserved RO 0x00							com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	vide nould be
	7:0		PID	7	R	С	0x00	WD	T Periph	eral ID F	Register	[31:24]				

# Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 0 (WDTPeriphID0)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFE0 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•	l						rese	rved	l		•		•		•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved							PI	D0	1	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
E	Bit/Field		Nam	ie	Ту	be	Reset	Des	cription							
	Bit/Field Name Type Re 31:8 reserved RO 0x00							com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	
	7:0		PID	0	R	С	0x05	Wat	chdog Po	eriphera	I ID Reg	ister [7:0	]			

# Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 1 (WDTPeriphID1)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFE4 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		. I			rese	erved					•	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	rese	rved						PI	D1	1	I			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO 1	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	I	I	0	0	0
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
31:8 reserved			R	0	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shou preserved across a read-modify-write operation.										
	7:0		PID	1	R	0	0x18	Watchdog Peripheral ID Register [15:8]								

# Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 2 (WDTPeriphID2)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved					•	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	rese	rved	I						PI	52	•		'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO	RO 0	RO 0	RO 0
Resel	U	0	0	0	0	U	0	0	0	0	0	I	I	0	0	0
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
31:8 res			reserv	ved	RO 0x0000.00		com	ware sho patibility served ac	with fut	ure prod	ucts, the	value of	a reserv			
	7:0		PID	2	R	0	0x18	Watchdog Peripheral ID Register [23:16]								

# Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 3 (WDTPeriphID3)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•		1		· ·			rese	rved			•		•	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I		rese	rved							PI	D3	1	1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO
Resel	0	0	0	0	0	0	0	0	0	0	U	0	U	U	0	I
E	Bit/Field		Nam	ie	Ту	be	Reset	Des	cription							
	31:8		reserv	ved	R	С	0x0000.00	x0000.00 Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved preserved across a read-modify-write operation.						•		
	7:0		PID	3	R	С	0x01	Wat	chdog P	eriphera	I ID Reg	ister [31:	24]			

## Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog PrimeCell Identification 0 (WDTPCellID0)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	· ·		1 1	rese	rved		1	1	1	•	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset				-					-			0		-	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		l	1	rese	rved		1 1				1	CI	D0	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
Bit/Field Name Type Reset Description																
31:8 reserved			R	C	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
	7:0		CID	0	R	С	0x0D	Watchdog PrimeCell ID Register [7:0]								

## Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 1 (WDTPCellID1)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFF4 Type RO, reset 0x0000.00F0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1	1	1	1	1	1 1	rese	rved		1	1	1	T	1	1
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	rese	rved	1					1	CI	D1	1	ſ	1
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
Bit/Field		Na	me	Ту	pe	Reset	Des	scription							
31:8 reserved RO					0	0x0000.00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.							
7:0		CII	D1	R	0	0xF0	Watchdog PrimeCell ID Register [15:8]								
	RO 0 15 8 15 0 0 31:8	RO RO 0 0 15 14 RO RO 0 0 Bit/Field 31:8	RO         RO         RO         RO         O <td>RO         RO         RO         RO         RO         RO         RO         O&lt;</td> <td>RO         RO         RO&lt;</td> <td>RO         RO         RO&lt;</td> <td>RO         RO         RO&lt;</td> <td>RO         RO         RO&lt;</td> <td>RO         RO         RO&lt;</td> <td>RO         RO         RO&lt;</td> <td>RO         RO         RO&lt;</td> <td>RO         RO         RO&lt;</td> <td>RO       RO       <th< td=""><td>RO         RO         RO&lt;</td><td>RO       RO       <th< td=""></th<></td></th<></td>	RO         RO         RO         RO         RO         RO         RO         O<	RO         RO<	RO         RO<	RO         RO<	RO         RO<	RO         RO<	RO         RO<	RO         RO<	RO         RO<	RO       RO <th< td=""><td>RO         RO         RO&lt;</td><td>RO       RO       <th< td=""></th<></td></th<>	RO         RO<	RO       RO <th< td=""></th<>

## Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog PrimeCell Identification 2 (WDTPCellID2)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFF8 Type RO, reset 0x0000.0006

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	I			т I	rese	erved		1	1	1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved I		т т				1	CI	1 D2 1	1	T	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0
Bit/Field Name Type Reset Description																
31:8 reserved RO					C	0x0000.00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
	7:0		CID	2	R	С	0x06	Watchdog PrimeCell ID Register [23:16]								

## Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3 ), offset 0xFFC

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog PrimeCell Identification 3 (WDTPCellID3)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFFC Type RO, reset 0x0000.00B1

31	~~														
- 51	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1	1	1			1 1	rese	erved		1	1	r 1	1	1	1
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	T	rese	rved		1 1				1	CI	D3	1	T	1
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
31:8 reserved			R	0	0x0000.00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
7:0		CID	3	R	0	0xB1	Watchdog PrimeCell ID Register [31:24]								
	0 15 RO 0 Bit/Field 31:8	0 0 15 14 RO RO 0 Bit/Field 31:8	0 0 0 15 14 13 RO RO RO 0 0 0 Bit/Field Nan 31:8 reser	0 0 0 0 15 14 13 12 rese RO RO RO RO 0 0 0 0 Bit/Field Name 31:8 reserved	0 0 0 0 0 0 15 14 13 12 11 reserved RO RO RO RO RO 0 0 0 0 0 Bit/Field Name Ty 31:8 reserved R	0       0       0       0       0       0         15       14       13       12       11       10         reserved         RO       RO       RO       RO       RO         RO       RO       RO       RO       RO       0       0         Bit/Field       Name       Type         31:8       reserved       RO	0       0       0       0       0       0       0       0         15       14       13       12       11       10       9         reserved         RO       RO       RO       RO       RO       RO       RO         Bit/Field       Name       Type       Reset       31:8       reserved       RO       0x0000.00	RO         RO<	0         0	RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO         RO         RO&lt;</td><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO         RO         RO&lt;</td></th<></td></th<></td></th<></td></th<>	RO       RO <th< td=""><td>RO         RO         RO&lt;</td><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO         RO         RO&lt;</td></th<></td></th<></td></th<>	RO         RO<	RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO         RO         RO&lt;</td></th<></td></th<>	RO       RO <th< td=""><td>RO         RO         RO&lt;</td></th<>	RO         RO<

## 12 Analog-to-Digital Converter (ADC)

An analog-to-digital converter (ADC) is a peripheral that converts a continuous analog voltage to a discrete digital number. Two identical converter modules are included, which share 16 input channels.

The Stellaris<sup>®</sup> ADC module features 10-bit conversion resolution and supports 16 input channels, plus an internal temperature sensor. Each ADC module contains four programmable sequencers allowing the sampling of multiple analog input sources without controller intervention. Each sample sequencer provides flexible programming with fully configurable input source, trigger events, interrupt generation, and sequencer priority. A digital comparator function is included which allows the conversion value to be diverted to a digital comparator module. Each ADC module provides eight digital comparators. Each digital comparator evaluates the ADC conversion value against its two user-defined values to determine the operational range of the signal. The trigger source for ADC0 and ADC1 may be independent or the two ADC modules may operate from the same trigger source and operate on the same or different inputs. A phase shifter can delay the start of sampling by a specified phase angle. When using both ADC modules, it is possible to configure the converters to start the conversions coincidentally or within a relative phase from each other, see "Sample Phase Control" on page 610.

The Stellaris LM3S9B92 microcontroller provides two ADC modules with each having the following features:

- 16 shared analog input channels
- Single-ended and differential-input configurations
- On-chip internal temperature sensor
- Maximum sample rate of one million samples/second
- Optional phase shift in sample time programmable from 22.5° to 337.5°
- Four programmable sample conversion sequencers from one to eight entries long, with corresponding conversion result FIFOs
- Flexible trigger control
  - Controller (software)
  - Timers
  - Analog Comparators
  - PWM
  - GPIO
- Hardware averaging of up to 64 samples
- Digital comparison unit providing eight digital comparators
- Converter uses an internal 3-V reference or an external reference
- Power and ground for the analog circuitry is separate from the digital power and ground

- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
  - Dedicated channel for each sample sequencer
  - ADC module uses burst requests for DMA

## 12.1 Block Diagram

The Stellaris microcontroller contains two identical Analog-to-Digital Converter modules. These two modules, ADC0 and ADC1, share the same 16 analog input channels. Each ADC module operates independently and can therefore execute different sample sequences, sample any of the analog input channels at any time, and generate different interrupts and triggers. Figure 12-1 on page 605 shows how the two modules are connected to analog inputs and the system bus.

#### Figure 12-1. Implementation of Two ADC Blocks



Figure 12-2 on page 606 provides details on the internal configuration of the ADC controls and data registers.



Figure 12-2. ADC Module Block Diagram

## 12.2 Signal Description

The following table lists the external signals of the ADC module and describes the function of each. The ADC signals are analog functions for some GPIO signals. The column in the table below titled "Pin Mux/Pin Assignment" lists the GPIO pin placement for the ADC signals. The AINx and VREFA analog signals are not 5-V tolerant and go through an isolation circuit before reaching their circuitry. These signals are configured by clearing the corresponding DEN bit in the **GPIO Digital Enable** (**GPIODEN**) register and setting the corresponding AMSEL bit in the **GPIO Analog Mode Select** (**GPIOAMSEL**) register. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 404.

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
AINO	1	PE7	I	Analog	Analog-to-digital converter input 0.
AIN1	2	PE6	I	Analog	Analog-to-digital converter input 1.
AIN2	5	PE5	I	Analog	Analog-to-digital converter input 2.
AIN3	6	PE4	I	Analog	Analog-to-digital converter input 3.
AIN4	100	PD7	I	Analog	Analog-to-digital converter input 4.
AIN5	99	PD6	I	Analog	Analog-to-digital converter input 5.
AIN6	98	PD5	I	Analog	Analog-to-digital converter input 6.
AIN7	97	PD4	I	Analog	Analog-to-digital converter input 7.
AIN8	96	PE3	I	Analog	Analog-to-digital converter input 8.
AIN9	95	PE2	I	Analog	Analog-to-digital converter input 9.

Table 12-1. ADC Signals (100LQFP)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
AIN10	92	PB4	I	Analog	Analog-to-digital converter input 10.
AIN11	91	PB5	I	Analog	Analog-to-digital converter input 11.
AIN12	13	PD3	I	Analog	Analog-to-digital converter input 12.
AIN13	12	PD2	I	Analog	Analog-to-digital converter input 13.
AIN14	11	PD1	I	Analog	Analog-to-digital converter input 14.
AIN15	10	PD0	I	Analog	Analog-to-digital converter input 15.
VREFA	90	PB6	I	Analog	This input provides a reference voltage used to specify the input voltage at which the ADC converts to a maximum value. In other words, the voltage that is applied to VREFA is the voltage with which an AINn signal is converted to 1023. The VREFA input is limited to the range specified in Table 26-23 on page 1325.

#### Table 12-1. ADC Signals (100LQFP) (continued)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

### Table 12-2. ADC Signals (108BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
AINO	B1	PE7	I	Analog	Analog-to-digital converter input 0.
AIN1	A1	PE6	Ι	Analog	Analog-to-digital converter input 1.
AIN2	B3	PE5	I	Analog	Analog-to-digital converter input 2.
AIN3	B2	PE4	I	Analog	Analog-to-digital converter input 3.
AIN4	A2	PD7	I	Analog	Analog-to-digital converter input 4.
AIN5	A3	PD6	I	Analog	Analog-to-digital converter input 5.
AIN6	C6	PD5	I	Analog	Analog-to-digital converter input 6.
AIN7	B5	PD4	I	Analog	Analog-to-digital converter input 7.
AIN8	B4	PE3	I	Analog	Analog-to-digital converter input 8.
AIN9	A4	PE2	I	Analog	Analog-to-digital converter input 9.
AIN10	A6	PB4	I	Analog	Analog-to-digital converter input 10.
AIN11	B7	PB5	I	Analog	Analog-to-digital converter input 11.
AIN12	H1	PD3	I	Analog	Analog-to-digital converter input 12.
AIN13	H2	PD2	I	Analog	Analog-to-digital converter input 13.
AIN14	G2	PD1	I	Analog	Analog-to-digital converter input 14.
AIN15	G1	PD0	I	Analog	Analog-to-digital converter input 15.
VREFA	A7	PB6	I	Analog	This input provides a reference voltage used to specify the input voltage at which the ADC converts to a maximum value. In other words, the voltage that is applied to VREFA is the voltage with which an AINn signal is converted to 1023. The VREFA input is limited to the range specified in Table 26-23 on page 1325.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

## 12.3 Functional Description

The Stellaris ADC collects sample data by using a programmable sequence-based approach instead of the traditional single or double-sampling approaches found on many ADC modules. Each *sample sequence* is a fully programmed series of consecutive (back-to-back) samples, allowing the ADC to collect data from multiple input sources without having to be re-configured or serviced by the processor. The programming of each sample in the sample sequence includes parameters such as the input source and mode (differential versus single-ended input), interrupt generation on sample completion, and the indicator for the last sample in the sequence. In addition, the µDMA can be used to more efficiently move data from the sample sequencers without CPU intervention.

## 12.3.1 Sample Sequencers

The sampling control and data capture is handled by the sample sequencers. All of the sequencers are identical in implementation except for the number of samples that can be captured and the depth of the FIFO. Table 12-3 on page 608 shows the maximum number of samples that each sequencer can capture and its corresponding FIFO depth. Each sample that is captured is stored in the FIFO. In this implementation, each FIFO entry is a 32-bit word, with the lower 10 bits containing the conversion result.

Sequencer	Number of Samples	Depth of FIFO
SS3	1	1
SS2	4	4
SS1	4	4
SS0	8	8

#### Table 12-3. Samples and FIFO Depth of Sequencers

For a given sample sequence, each sample is defined by bit fields in the ADC Sample Sequence Input Multiplexer Select (ADCSSMUXn) and ADC Sample Sequence Control (ADCSSCTLn) registers, where "n" corresponds to the sequence number. The ADCSSMUXn fields select the input pin, while the ADCSSCTLn fields contain the sample control bits corresponding to parameters such as temperature sensor selection, interrupt enable, end of sequence, and differential input mode. Sample sequencers are enabled by setting the respective ASENn bit in the ADC Active Sample Sequencer (ADCACTSS) register and should be configured before being enabled. Sampling is then initiated by setting the SSn bit in the ADC Processor Sample Sequence Initiate (ADCPSSI) register. In addition, sample sequences may be initiated on multiple ADC modules simultaneously using the GSYNC and SYNCWAIT bits in the ADCPSSI register during the configuration of each ADC module. For more information on using these bits, refer to page 647.

When configuring a sample sequence, multiple uses of the same input pin within the same sequence are allowed. In the **ADCSSCTLn** register, the IEn bits can be set for any combination of samples, allowing interrupts to be generated after every sample in the sequence if necessary. Also, the END bit can be set at any point within a sample sequence. For example, if Sequencer 0 is used, the END bit can be set in the nibble associated with the fifth sample, allowing Sequencer 0 to complete execution of the sample sequence after the fifth sample.

After a sample sequence completes execution, the result data can be retrieved from the **ADC Sample Sequence Result FIFO (ADCSSFIFOn)** registers. The FIFOs are simple circular buffers that read a single address to "pop" result data. For software debug purposes, the positions of the FIFO head and tail pointers are visible in the **ADC Sample Sequence FIFO Status (ADCSSFSTATn)** registers along with FULL and EMPTY status flags. If a write is attempted when the FIFO is full, the write does not occur and an overflow condition is indicated. Overflow and underflow conditions are monitored using the **ADCOSTAT** and **ADCUSTAT** registers.

### 12.3.2 Module Control

Outside of the sample sequencers, the remainder of the control logic is responsible for tasks such as:

- Interrupt generation
- DMA operation
- Sequence prioritization
- Trigger configuration
- Comparator configuration
- External voltage reference
- Sample phase control

Most of the ADC control logic runs at the ADC clock rate of 16 MHz. The internal ADC divider is configured for 16-MHz operation automatically by hardware when the system XTAL is selected with the PLL.

#### 12.3.2.1 Interrupts

The register configurations of the sample sequencers and digital comparators dictate which events generate raw interrupts, but do not have control over whether the interrupt is actually sent to the interrupt controller. The ADC module's interrupt signals are controlled by the state of the MASK bits in the ADC Interrupt Mask (ADCIM) register. Interrupt status can be viewed at two locations: the ADC Raw Interrupt Status (ADCRIS) register, which shows the raw status of the various interrupt signals; and the ADC Interrupt Status and Clear (ADCISC) register, which shows active interrupts that are enabled by the ADCIM register. Sequencer interrupts are cleared by writing a 1 to the corresponding IN bit in ADCISC. Digital comparator interrupts are cleared by writing a 1 to the ADC Digital Comparator Interrupt Status and Clear (ADCDCISC) register.

#### 12.3.2.2 DMA Operation

DMA may be used to increase efficiency by allowing each sample sequencer to operate independently and transfer data without processor intervention or reconfiguration. The ADC module provides a request signal from each sample sequencer to the associated dedicated channel of the  $\mu$ DMA controller. The ADC does not support single transfer requests. A burst transfer request is asserted when the interrupt bit for the sample sequence is set (IE bit in the **ADCSSCTLn** register is set).

The arbitration size of the  $\mu$ DMA transfer must be a power of 2, and the associated IE bits in the **ADDSSCTLn** register must be set. For example, if the  $\mu$ DMA channel of SS0 has an arbitration size of four, the IE3 bit (4th sample) and the IE7 bit (8th sample) must be set. Thus the  $\mu$ DMA request occurs every time 4 samples have been acquired. No other special steps are needed to enable the ADC module for  $\mu$ DMA operation.

Refer to the "Micro Direct Memory Access ( $\mu$ DMA)" on page 345 for more details about programming the  $\mu$ DMA controller.

#### 12.3.2.3 Prioritization

When sampling events (triggers) happen concurrently, they are prioritized for processing by the values in the **ADC Sample Sequencer Priority (ADCSSPRI)** register. Valid priority values are in the range of 0-3, with 0 being the highest priority and 3 being the lowest. Multiple active sample

sequencer units with the same priority do not provide consistent results, so software must ensure that all active sample sequencer units have a unique priority value.

#### 12.3.2.4 Sampling Events

Sample triggering for each sample sequencer is defined in the **ADC Event Multiplexer Select** (**ADCEMUX**) register. Trigger sources include processor (default), analog comparators, an external signal on GPIO PB4, a GP Timer, a PWM generator, and continuous sampling. The processor triggers sampling by setting the SSx bits in the **ADC Processor Sample Sequence Initiate** (**ADCPSSI**) register.

Care must be taken when using the continuous sampling trigger. If a sequencer's priority is too high, it is possible to starve other lower priority sequencers. Generally, a sample sequencer using continuous sampling should be set to the lowest priority. Continuous sampling can be used with a digital comparator to cause an interrupt when a particular voltage is seen on an input.

#### 12.3.2.5 Sample Phase Control

The trigger source for ADC0 and ADC1 may be independent or the two ADC modules may operate from the same trigger source and operate on the same or different inputs. If the converters are running at the same sample rate, they may be configured to start the conversions coincidentally or with one of 15 different discrete phases relative to each other. The sample time can be delayed from the standard sampling time in 22.5° increments up to 337.5° using the **ADC Sample Phase Control (ADCSPC)** register. Figure 12-3 on page 610 shows an example of various phase relationships at a 1 Msps rate.

ADC Sample Clock	4 5 6	7 8 9		2 13 14		18 19
PHASE 0x0 (0.0°)						
PHASE 0x1 (22.5°)						
:	-		•		:	
PHASE 0xE (315.0°)	 					
PHASE 0xF (337.5°)						

#### Figure 12-3. ADC Sample Phases

This feature can be used to double the sampling rate of an input. Both ADC module 0 and ADC module 1 can be programmed to sample the same input. ADC module 0 could sample at the standard position (the PHASE field in the **ADCSPC** register is 0x0). ADC module 1 can be configured to sample at 180 (PHASE = 0x8). The two modules can be be synchronized using the GSYNC and SYNCWAIT bits in the **ADC Processor Sample Sequence Initiate (ADCPSSI)** register. Software could then combine the results from the two modules to create a sample rate of two million samples/second at 16 MHz as shown in Figure 12-4 on page 611.

#### Figure 12-4. Doubling the ADC Sample Rate



Using the **ADCSPC** register, ADC0 and ADC1 may provide a number of interesting applications:

- Coincident sampling of different signals. The sample sequence steps run coincidently in both converters.
  - ADC Module 0, **ADCSPC = 0x0**, sampling AIN0
  - ADC Module 1, **ADCSPC** = 0x0, sampling AIN1
- Skewed sampling of the same signal. The sample sequence steps are 1/2 of an ADC clock (500 µs for a 1Ms/s ADC) out of phase with each other. This configuration doubles the conversion bandwidth of a single input when software combines the results as shown in Figure 12-5 on page 611.
  - ADC Module 0, **ADCSPC = 0x0**, sampling AIN0
  - ADC Module 1, **ADCSPC** = 0x8, sampling AIN0

#### Figure 12-5. Skewed Sampling



### 12.3.3 Hardware Sample Averaging Circuit

Higher precision results can be generated using the hardware averaging circuit, however, the improved results are at the cost of throughput. Up to 64 samples can be accumulated and averaged to form a single data entry in the sequencer FIFO. Throughput is decreased proportionally to the

number of samples in the averaging calculation. For example, if the averaging circuit is configured to average 16 samples, the throughput is decreased by a factor of 16.

By default the averaging circuit is off, and all data from the converter passes through to the sequencer FIFO. The averaging hardware is controlled by the **ADC Sample Averaging Control (ADCSAC)** register (see page 649). A single averaging circuit has been implemented, thus all input channels receive the same amount of averaging whether they are single-ended or differential.

Figure 12-6 shows an example in which the **ADCSAC** register is set to 0x2 for 4x hardware oversampling and the IE1 bit is set for the sample sequence, resulting in an interrupt after the second averaged value is stored in the FIFO.

#### Figure 12-6. Sample Averaging Example



### 12.3.4 Analog-to-Digital Converter

The Analog-to-Digital Converter (ADC) module uses a Successive Approximation Register (SAR) architecture to deliver a 10-bit, low-power, high-precision conversion value. The successive-approximation algorithm uses a current mode D/A converter to achieve lower settling time, resulting in higher conversion speeds for the A/D converter. In addition, built-in sample-and-hold circuitry with offset-calibration circuitry improves conversion accuracy. The ADC must be run from the PLL or a 16-MHz clock source. Figure 12-7 shows the ADC input equivalency diagram; for parameter values, see "Analog-to-Digital Converter (ADC)" on page 1324.




The ADC operates from both the 3.3-V analog and 1.2-V digital power supplies. The ADC clock can be configured to reduce power consumption when ADC conversions are not required (see "System Control" on page 213). The analog inputs are connected to the ADC through specially balanced input paths to minimize the distortion and cross-talk on the inputs. Detailed information on the ADC power supplies and analog inputs can be found in "Analog-to-Digital Converter (ADC)" on page 1324.

### 12.3.4.1 Internal Voltage Reference

The band-gap circuitry generates an internal 3.0 V reference that can be used by the ADC to produce a conversion value from the selected analog input. The range of this conversion value is from 0x000 to 0x3FF. This configuration results in a resolution of approximately 2.9 mV per ADC code. While the analog input pads can handle voltages beyond this range, the analog input voltages must remain within the limits prescribed by "Electrical Characteristics" on page 1309 to produce accurate results. Figure 12-8 on page 614 shows the ADC conversion function of the analog inputs.

Figure 12-8. Internal Voltage Conversion Result



### 12.3.4.2 External Voltage Reference

The ADC can use an external voltage reference to produce the conversion value from the selected analog input by setting the VREF bit in the **ADC Control (ADCCTL)** register. The VREF bit specifies whether to use the internal or external reference. While the range of the conversion value remains the same (0x000 to 0x3FF), the analog voltage associated with the 0x3FF value corresponds to the value of the voltage when using the 3.0-V setting and three times the voltage when using the 1.0-V setting, resulting in a smaller voltage resolution per ADC code. Ground is always used as the reference level for the minimum conversion value. While the analog input pads can handle voltages beyond this range, the analog input voltages must remain within the limits prescribed by "Electrical Characteristics" on page 1309 to produce accurate results. The V<sub>REFA</sub> specification defines the useful range for the external voltage reference, see Table 26-23 on page 1325. Care must be taken to supply a reference voltage of acceptable quality.

Figure 12-9 on page 615 shows the ADC conversion function of the analog inputs when using an external voltage reference.

The external voltage reference can be more accurate than the internal reference by using a high-precision source or trimming the source.

Figure 12-9. External Voltage Conversion Result



### 12.3.5 Differential Sampling

In addition to traditional single-ended sampling, the ADC module supports differential sampling of two analog input channels. To enable differential sampling, software must set the Dn bit in the **ADCSSCTLOn** register in a step's configuration nibble.

When a sequence step is configured for differential sampling, the input pair to sample must be configured in the **ADCSSMUXn** register. Differential pair 0 samples analog inputs 0 and 1; differential pair 1 samples analog inputs 2 and 3; and so on (see Table 12-4 on page 615). The ADC does not support other differential pairings such as analog input 0 with analog input 3.

Differential Pair	Analog Inputs
0	0 and 1
1	2 and 3
2	4 and 5
3	6 and 7
4	8 and 9
5	10 and 11
6	12 and 13
7	14 and 15

Table 12-4. Differential Sampling Pairs

The voltage sampled in differential mode is the difference between the odd and even channels:

 $\Delta V$  (differential voltage) = V<sub>IN EVEN</sub> (even channel) – V<sub>IN ODD</sub> (odd channel), therefore:

• If  $\Delta V = 0$ , then the conversion result = 0x1FF

- If  $\Delta V > 0$ , then the conversion result > 0x1FF (range is 0x1FF–0x3FF)
- If  $\Delta V < 0$ , then the conversion result < 0x1FF (range is 0–0x1FF)

The differential pairs assign polarities to the analog inputs: the even-numbered input is always positive, and the odd-numbered input is always negative. In order for a valid conversion result to appear, the negative input must be in the range of  $\pm$  1.5 V of the positive input. If an analog input is greater than 3 V or less than 0 V (the valid range for analog inputs), the input voltage is clipped, meaning it appears as either 3 V or 0 V, respectively, to the ADC.

Figure 12-10 on page 616 shows an example of the negative input centered at 1.5 V. In this configuration, the differential range spans from -1.5 V to 1.5 V. Figure 12-11 on page 617 shows an example where the negative input is centered at 0.75 V, meaning inputs on the positive input saturate past a differential voltage of -0.75 V because the input voltage is less than 0 V. Figure 12-12 on page 617 shows an example of the negative input centered at 2.25 V, where inputs on the positive channel saturate past a differential voltage of 0.75 V since the input voltage would be greater than 3 V.







Figure 12-11. Differential Sampling Range,  $V_{IN_ODD}$  = 0.75 V

Figure 12-12. Differential Sampling Range,  $V_{IN_{ODD}}$  = 2.25 V



### 12.3.6 Internal Temperature Sensor

The temperature sensor's primary purpose is to notify the system that the internal temperature is too high or low for reliable operation.

The temperature sensor does not have a separate enable, because it also contains the bandgap reference and must always be enabled. The reference is supplied to other analog modules; not just the ADC.

The internal temperature sensor provides an analog temperature reading as well as a reference voltage. This reference voltage, *SENSO*, is given by the following equation:

SENSO = 2.7 - ((T + 55) / 75)

This relation is shown in Figure 12-13 on page 618.





The temperature sensor reading can be sampled in a sample sequence by setting the TSn bit in the **ADCSSCTLn** register. The temperature reading from the temperature sensor can also be given as a function of the ADC value. The following formula calculates temperature (in °C) based on the ADC reading:

Temperature =  $147.5 - ((225 \times ADC) / 1023)$ 

### 12.3.7 Digital Comparator Unit

An ADC is commonly used to sample an external signal and to monitor its value to ensure that it remains in a given range. To automate this monitoring procedure and reduce the amount of processor overhead that is required, each module provides eight digital comparators. Conversions from the ADC that are sent to the digital comparators are compared against the user programmable limits

in the **ADC Digital Comparator Range (ADCDCCMPn)** registers. If the observed signal moves out of the acceptable range, a processor interrupt can be generated and/or a trigger can be sent to the PWM module. The digital comparators four operational modes (Once, Always, Hysteresis Once, Hysteresis Always) can be applied to three separate regions (low band, mid band, high band) as defined by the user.

### 12.3.7.1 Output Functions

ADC conversions can either be stored in the ADC Sample Sequence FIFOs or compared using the digital comparator resources as defined by the SnDCOP bits in the **ADC Sample Sequence n Operation (ADCSSOPn)** register. These selected ADC conversions are used by their respective digital comparator to monitor the external signal. Each comparator has two possible output functions: processor interrupts and triggers.

Each function has its own state machine to track the monitored signal. Even though the interrupt and trigger functions can be enabled individually or both at the same time, the same conversion data is used by each function to determine if the right conditions have been met to assert the associated output.

#### Interrupts

The digital comparator interrupt function is enabled by setting the CIE bit in the **ADC Digital Comparator Control (ADCDCCTLn)** register. This bit enables the interrupt function state machine to start monitoring the incoming ADC conversions. When the appropriate set of conditions is met, and the DCONSSx bit is set in the **ADCIM** register, an interrupt is sent to the interrupt controller.

#### Triggers

The digital comparator trigger function is enabled by setting the CTE bit in the **ADCDCCTLn** register. This bit enables the trigger function state machine to start monitoring the incoming ADC conversions. When the appropriate set of conditions is met, the corresponding digital comparator trigger to the PWM module is asserted

### 12.3.7.2 Operational Modes

Four operational modes are provided to support a broad range of applications and multiple possible signaling requirements: Always, Once, Hysteresis Always, and Hysteresis Once. The operational mode is selected using the CIM or CTM field in the **ADCDCCTLn** register.

### Always Mode

In the Always operational mode, the associated interrupt or trigger is asserted whenever the ADC conversion value meets its comparison criteria. The result is a string of assertions on the interrupt or trigger while the conversions are within the appropriate range.

### Once Mode

In the Once operational mode, the associated interrupt or trigger is asserted whenever the ADC conversion value meets its comparison criteria, and the previous ADC conversion value did not. The result is a single assertion of the interrupt or trigger when the conversions are within the appropriate range.

#### Hysteresis-Always Mode

The Hysteresis-Always operational mode can only be used in conjunction with the low-band or high-band regions because the mid-band region must be crossed and the opposite region entered to clear the hysteresis condition. In the Hysteresis-Always mode, the associated interrupt or trigger

is asserted in the following cases: 1) the ADC conversion value meets its comparison criteria or 2) a previous ADC conversion value has met the comparison criteria, and the hysteresis condition has not been cleared by entering the opposite region. The result is a string of assertions on the interrupt or trigger that continue until the opposite region is entered.

### Hysteresis-Once Mode

The Hysteresis-Once operational mode can only be used in conjunction with the low-band or high-band regions because the mid-band region must be crossed and the opposite region entered to clear the hysteresis condition. In the Hysteresis-Once mode, the associated interrupt or trigger is asserted only when the ADC conversion value meets its comparison criteria, the hysteresis condition is clear, and the previous ADC conversion did not meet the comparison criteria. The result is a single assertion on the interrupt or trigger.

### 12.3.7.3 Function Ranges

The two comparison values, COMP0 and COMP1, in the **ADC Digital Comparator Range** (**ADCDCCMPn**) register effectively break the conversion area into three distinct regions. These regions are referred to as the low-band (less than or equal to COMP0), mid-band (greater than COMP0 but less than or equal to COMP1), and high-band (greater than COMP1) regions. COMP0 and COMP1 may be programmed to the same value, effectively creating two regions, but COMP1 must always be greater than or equal to the value of COMP0. A COMP1 value that is less than COMP0 generates unpredictable results.

### Low-Band Operation

To operate in the low-band region, either the CIC field or the CTC field in the **ADCDCCTLn** register must be programmed to 0x0. This setting causes interrupts or triggers to be generated in the low-band region as defined by the programmed operational mode. An example of the state of the interrupt/trigger signal in the low-band region for each of the operational modes is shown in Figure 12-14 on page 621. Note that a "0" in a column following the operational mode name (Always, Once, Hysteresis Always, and Hysteresis Once) indicates that the interrupt or trigger signal is de-asserted and a "1" indicates that the signal is asserted.



Figure 12-14. Low-Band Operation (CIC=0x0 and/or CTC=0x0)

### Mid-Band Operation

To operate in the mid-band region, either the CIC field or the CTC field in the **ADCDCCTLn** register must be programmed to 0x1. This setting causes interrupts or triggers to be generated in the mid-band region according the operation mode. Only the Always and Once operational modes are available in the mid-band region. An example of the state of the interrupt/trigger signal in the mid-band region for each of the allowed operational modes is shown in Figure 12-15 on page 622. Note that a "0" in a column following the operational mode name (Always or Once) indicates that the interrupt or trigger signal is de-asserted and a "1" indicates that the signal is asserted.



Figure 12-15. Mid-Band Operation (CIC=0x1 and/or CTC=0x1)

### **High-Band Operation**

To operate in the high-band region, either the CIC field or the CTC field in the **ADCDCCTLn** register must be programmed to 0x3. This setting causes interrupts or triggers to be generated in the high-band region according the operation mode. An example of the state of the interrupt/trigger signal in the high-band region for each of the allowed operational modes is shown in Figure 12-16 on page 623. Note that a "0" in a column following the operational mode name (Always, Once, Hysteresis Always, and Hysteresis Once) indicates that the interrupt or trigger signal is de-asserted and a "1" indicates that the signal is asserted.



Figure 12-16. High-Band Operation (CIC=0x3 and/or CTC=0x3)

# 12.4 Initialization and Configuration

In order for the ADC module to be used, the PLL must be enabled and programmed to a supported crystal frequency in the **RCC** register (see page 229). Using unsupported frequencies can cause faulty operation in the ADC module.

### 12.4.1 Module Initialization

Initialization of the ADC module is a simple process with very few steps: enabling the clock to the ADC, disabling the analog isolation circuit associated with all inputs that are to be used, and reconfiguring the sample sequencer priorities (if needed).

The initialization sequence for the ADC is as follows:

- 1. Enable the ADC clock by using the **RCGC0** register (see page 272).
- 2. Enable the clock to the appropriate GPIO modules via the **RCGC2** register (see page 292). To find out which GPIO ports to enable, refer to "Signal Description" on page 606.
- **3.** Set the GPIO AFSEL bits for the ADC input pins (see page 427). To determine which GPIOs to configure, see Table 24-4 on page 1253.
- 4. Configure the AINX and VREFA signals to be analog inputs by clearing the corresponding DEN bit in the GPIO Digital Enable (GPIODEN) register (see page 438).
- 5. Disable the analog isolation circuit for all ADC input pins that are to be used by writing a 1 to the appropriate bits of the **GPIOAMSEL** register (see page 443) in the associated GPIO block.

6. If required by the application, reconfigure the sample sequencer priorities in the **ADCSSPRI** register. The default configuration has Sample Sequencer 0 with the highest priority and Sample Sequencer 3 as the lowest priority.

### 12.4.2 Sample Sequencer Configuration

Configuration of the sample sequencers is slightly more complex than the module initialization because each sample sequencer is completely programmable.

The configuration for each sample sequencer should be as follows:

- 1. Ensure that the sample sequencer is disabled by clearing the corresponding ASENn bit in the **ADCACTSS** register. Programming of the sample sequencers is allowed without having them enabled. Disabling the sequencer during programming prevents erroneous execution if a trigger event were to occur during the configuration process.
- 2. Configure the trigger event for the sample sequencer in the ADCEMUX register.
- **3.** For each sample in the sample sequence, configure the corresponding input source in the **ADCSSMUXn** register.
- 4. For each sample in the sample sequence, configure the sample control bits in the corresponding nibble in the ADCSSCTLn register. When programming the last nibble, ensure that the END bit is set. Failure to set the END bit causes unpredictable behavior.
- 5. If interrupts are to be used, set the corresponding MASK bit in the ADCIM register.
- 6. Enable the sample sequencer logic by setting the corresponding ASENn bit in the ADCACTSS register.

## 12.5 Register Map

Table 12-5 on page 624 lists the ADC registers. The offset listed is a hexadecimal increment to the register's address, relative to that ADC module's base address of:

- ADC0: 0x4003.8000
- ADC1: 0x4003.9000

Note that the ADC module clock must be enabled before the registers can be programmed (see page 272). There must be a delay of 3 system clocks after the ADC module clock is enabled before any ADC module registers are accessed.

Offset	Name	Туре	Reset	Description	See page
0x000	ADCACTSS	R/W	0x0000.0000	ADC Active Sample Sequencer	627
0x004	ADCRIS	RO	0x0000.0000	ADC Raw Interrupt Status	628
0x008	ADCIM	R/W	0x0000.0000	ADC Interrupt Mask	630
0x00C	ADCISC	R/W1C	0x0000.0000	ADC Interrupt Status and Clear	632
0x010	ADCOSTAT	R/W1C	0x0000.0000	ADC Overflow Status	635
0x014	ADCEMUX	R/W	0x0000.0000	ADC Event Multiplexer Select	637

Table 12-5. ADC Register Map

Offset	Name	Туре	Reset	Description	See page
0x018	ADCUSTAT	R/W1C	0x0000.0000	ADC Underflow Status	642
0x020	ADCSSPRI	R/W	0x0000.3210	ADC Sample Sequencer Priority	643
0x024	ADCSPC	R/W	0x0000.0000	ADC Sample Phase Control	645
0x028	ADCPSSI	R/W	-	ADC Processor Sample Sequence Initiate	647
0x030	ADCSAC	R/W	0x0000.0000	ADC Sample Averaging Control	649
0x034	ADCDCISC	R/W1C	0x0000.0000	ADC Digital Comparator Interrupt Status and Clear	650
0x038	ADCCTL	R/W	0x0000.0000	ADC Control	652
0x040	ADCSSMUX0	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 0	653
0x044	ADCSSCTL0	R/W	0x0000.0000	ADC Sample Sequence Control 0	655
0x048	ADCSSFIF00	RO	-	ADC Sample Sequence Result FIFO 0	658
0x04C	ADCSSFSTAT0	RO	0x0000.0100	ADC Sample Sequence FIFO 0 Status	659
0x050	ADCSSOP0	R/W	0x0000.0000	ADC Sample Sequence 0 Operation	661
0x054	ADCSSDC0	R/W	0x0000.0000	ADC Sample Sequence 0 Digital Comparator Select	663
0x060	ADCSSMUX1	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 1	665
0x064	ADCSSCTL1	R/W	0x0000.0000	ADC Sample Sequence Control 1	666
0x068	ADCSSFIF01	RO	-	ADC Sample Sequence Result FIFO 1	658
0x06C	ADCSSFSTAT1	RO	0x0000.0100	ADC Sample Sequence FIFO 1 Status	659
0x070	ADCSSOP1	R/W	0x0000.0000	ADC Sample Sequence 1 Operation	668
0x074	ADCSSDC1	R/W	0x0000.0000	ADC Sample Sequence 1 Digital Comparator Select	669
0x080	ADCSSMUX2	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 2	665
0x084	ADCSSCTL2	R/W	0x0000.0000	ADC Sample Sequence Control 2	666
0x088	ADCSSFIF02	RO	-	ADC Sample Sequence Result FIFO 2	658
0x08C	ADCSSFSTAT2	RO	0x0000.0100	ADC Sample Sequence FIFO 2 Status	659
0x090	ADCSSOP2	R/W	0x0000.0000	ADC Sample Sequence 2 Operation	668
0x094	ADCSSDC2	R/W	0x0000.0000	ADC Sample Sequence 2 Digital Comparator Select	669
0x0A0	ADCSSMUX3	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 3	671
0x0A4	ADCSSCTL3	R/W	0x0000.0002	ADC Sample Sequence Control 3	672
0x0A8	ADCSSFIF03	RO	-	ADC Sample Sequence Result FIFO 3	658
0x0AC	ADCSSFSTAT3	RO	0x0000.0100	ADC Sample Sequence FIFO 3 Status	659
0x0B0	ADCSSOP3	R/W	0x0000.0000	ADC Sample Sequence 3 Operation	673
0x0B4	ADCSSDC3	R/W	0x0000.0000	ADC Sample Sequence 3 Digital Comparator Select	674
0xD00	ADCDCRIC	R/W	0x0000.0000	ADC Digital Comparator Reset Initial Conditions	675

Table 12-5. ADC Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0xE00	ADCDCCTL0	R/W	0x0000.0000	ADC Digital Comparator Control 0	680
0xE04	ADCDCCTL1	R/W	0x0000.0000	ADC Digital Comparator Control 1	680
0xE08	ADCDCCTL2	R/W	0x0000.0000	ADC Digital Comparator Control 2	680
0xE0C	ADCDCCTL3	R/W	0x0000.0000	ADC Digital Comparator Control 3	680
0xE10	ADCDCCTL4	R/W	0x0000.0000	ADC Digital Comparator Control 4	680
0xE14	ADCDCCTL5	R/W	0x0000.0000	ADC Digital Comparator Control 5	680
0xE18	ADCDCCTL6	R/W	0x0000.0000	ADC Digital Comparator Control 6	680
0xE1C	ADCDCCTL7	R/W	0x0000.0000	ADC Digital Comparator Control 7	680
0xE40	ADCDCCMP0	R/W	0x0000.0000	ADC Digital Comparator Range 0	683
0xE44	ADCDCCMP1	R/W	0x0000.0000	ADC Digital Comparator Range 1	683
0xE48	ADCDCCMP2	R/W	0x0000.0000	ADC Digital Comparator Range 2	683
0xE4C	ADCDCCMP3	R/W	0x0000.0000	ADC Digital Comparator Range 3	683
0xE50	ADCDCCMP4	R/W	0x0000.0000	ADC Digital Comparator Range 4	683
0xE54	ADCDCCMP5	R/W	0x0000.0000	ADC Digital Comparator Range 5	683
0xE58	ADCDCCMP6	R/W	0x0000.0000	ADC Digital Comparator Range 6	683
0xE5C	ADCDCCMP7	R/W	0x0000.0000	ADC Digital Comparator Range 7	683

Table 12-5. ADC Register Map (continued)

# 12.6 Register Descriptions

The remainder of this section lists and describes the ADC registers, in numerical order by address offset.

## Register 1: ADC Active Sample Sequencer (ADCACTSS), offset 0x000

This register controls the activation of the sample sequencers. Each sample sequencer can be enabled or disabled independently.

#### ADC Active Sample Sequencer (ADCACTSS)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x000 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	1				г т 1		1 1	rese	reserved								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
[		r – – – –			r r	re	served		1 I			r	ASEN3	ASEN2	ASEN1	ASEN0	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	
Reser	0	0	0	0	0	Ū	0	0	Ū	0	0	Ū	0	0	Ū	U	
В	it/Field		Nam	ne	Тур	be	Reset	Des	cription								
	31:4		reserv	/ed	R	C	0x0000.000	) Soft	ware sho	ould not i	rely on t	he value	of a res	erved bit	. To prov	/ide	
						O 0x0000.000 Software should not rely on the value of a reserved compatibility with future products, the value of a reserved across a read-modify-write operation.								a reserv			
											eau-mou	iny-write	operatio	JII.			
	3		ASEI	N3	R/\	N	0	ADC	C SS3 Er	nable							
								Valu	ue Desc	ription							
								1	Sam	ple Sequ	encer 3	is enabl	ed.				
								0	Sam	ple Sequ	encer 3	is disab	led.				
	2		ASEI	10	R/\	Λ/	0		C SS2 Er	abla							
	2		ASEI	٧Z	R/\	/v	0										
									ue Desc								
								1		ple Sequ							
								0	Sam	ple Sequ	encer 2	IS disadi	lea.				
	1		ASE	N1	R۸	N	0	ADC	C SS1 Er	nable							
								Valı	ue Desc	ription							
								1		ple Sequ	encer 1	is enabl	ed.				
								0		ple Sequ							
	0		ASE	N0	R۸	N	0	ADC	C SS0 Er	nable							
								Valu	ue Desc	ription							
								1	Sam	ple Sequ	encer 0	is enabl	ed.				
								0	Sam	ple Sequ	encer 0	is disab	led.				

## Register 2: ADC Raw Interrupt Status (ADCRIS), offset 0x004

This register shows the status of the raw interrupt signal of each sample sequencer. These bits may be polled by software to look for interrupt conditions without sending the interrupts to the interrupt controller.

#### ADC Raw Interrupt Status (ADCRIS)

ADC0 ADC1 Offset	base: 0) base: 0) base: 0) t 0x004 RO, rese	×4003.80 ×4003.90	000		(15)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•		 I			reserved				•			•	INRDC
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	•		res	erved				•	•	INR3	INR2	INR1	INR0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
В	it/Field		Nan	ne	Ту	ре	Reset	Des	cription							
:	31:17 reserved RO				0	0x000	com	patibility	with futu	ure prod	ucts, the	e of a rese value of e operatio	a reserv			
	16 INRDC RO						0	Digit	Digital Comparator Raw Interrupt Status							
								Valu	ie Desc	ription						
							1					<b>SISC</b> regi has occu		et, mear	ing that	
								0	All bi	ts in the	ADCDC	ISC reg	ister are	clear.		
	15:4		reser	ved	R	0	0	com	patibility	with futu	ure prod	ucts, the	e of a rese value of e operation	a reserv		
	3		INR	3	R	0	0	SS3	Raw Int	errupt S	tatus					
								Valu	ie Desc	ription						
								1					version a enabling a			е
								0	An in	terrupt h	ias not c	ccurred				
								This	bit is cle	eared by	writing a	a 1 to th	e IN3 bit	in the A	DCISC	register.
	2		INR	2	R	0	0	SS2	Raw Int	errupt S	tatus					
								Valu	le Desc	ription						
								1		•	•		version a enabling a		•	e
								0	An in	terrupt h	ias not o	ccurred				
								This	bit is cle	eared by	writing a	a 1 to th	e IN2 bit	in the A	DCISC	register.

Bit/Field	Name	Туре	Reset	Description
1	INR1	RO	0	SS1 Raw Interrupt Status
				Value Description
				1 A sample has completed conversion and the respective <b>ADCSSCTL1</b> IEn bit is set, enabling a raw interrupt.
				0 An interrupt has not occurred.
				This bit is cleared by writing a 1 to the IN1 bit in the ADCISC register.
0	INR0	RO	0	SS0 Raw Interrupt Status
				Value Description
				1 A sample has completed conversion and the respective <b>ADCSSCTL0</b> IEn bit is set, enabling a raw interrupt.

0 An interrupt has not occurred.

This bit is cleared by writing a 1 to the IN0 bit in the **ADCISC** register.

## Register 3: ADC Interrupt Mask (ADCIM), offset 0x008

This register controls whether the sample sequencer and digital comparator raw interrupt signals are sent to the interrupt controller. Each raw interrupt signal can be masked independently. Only a single DCONSSn bit should be set at any given time. Setting more than one of these bits results in the INRDC bit from the **ADCRIS** register being masked, and no interrupt is generated on any of the sample sequencer interrupt lines.

ADC ADC Offse	C Interru 0 base: 0x 1 base: 0x et 0x008 R/W, rese	4003.80 4003.90	000	IM)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1	1		res	erved			1	1	1	DCONSS3	DCONSS2	DCONSS1	DCONSS0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ſ		1	1		res	erved		ı	1	1	1	MASK3	MASK2	MASK1	MASK0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field Name ·		Ту	ре	Reset	Des	escription									
	31:20 reserved			R	0	0x000	com	npatibility	with fut	ure prod	ucts, the	e of a res value of e operatio	a reserv			
	19 DCONSS3 R/W 0					0	Digi	tal Com	parator li	nterrupt	on SS3					
								Val	Value Description							
							1	bit in	the AD		ister) is	the digita sent to th				
								0		status of rupt stati	-	al comp	oarators o	loes not	affect the	e SS3
	18		DCON	ISS2	R/	W	0	Digi	tal Com	parator li	nterrupt	on SS2				
								Val	ue Desc	ription						
								1	bit in	the AD		ister) is	the digita sent to th			
	0 The status of the digital comparators does not a interrupt status.					affect the	e SS2									
17 DCONSS1 R/W 0 Digital Comparator Interrupt on SS1																
								Val	ue Desc	cription						
								1	bit in	the AD		ister) is	the digita sent to th			
0					0		status of rupt stati		al comp	arators o	loes not	affect the	e SS1			

Bit/Field	Name	Туре	Reset	Description
16	DCONSS0	R/W	0	Digital Comparator Interrupt on SS0
				Value Description
				1 The raw interrupt signal from the digital comparators (INRDC bit in the <b>ADCRIS</b> register) is sent to the interrupt controller on the SS0 interrupt line.
				0 The status of the digital comparators does not affect the SS0 interrupt status.
15:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	MASK3	R/W	0	SS3 Interrupt Mask
				Value Description
				1 The raw interrupt signal from Sample Sequencer 3 (ADCRIS register INR3 bit) is sent to the interrupt controller.
				0 The status of Sample Sequencer 3 does not affect the SS3 interrupt status.
2	MASK2	R/W	0	SS2 Interrupt Mask
				Value Description
				1 The raw interrupt signal from Sample Sequencer 2 ( <b>ADCRIS</b> register INR2 bit) is sent to the interrupt controller.
				0 The status of Sample Sequencer 2 does not affect the SS2 interrupt status.
1	MASK1	R/W	0	SS1 Interrupt Mask
				Value Description
				<ol> <li>The raw interrupt signal from Sample Sequencer 1 (ADCRIS register INR1 bit) is sent to the interrupt controller.</li> </ol>
				0 The status of Sample Sequencer 1 does not affect the SS1 interrupt status.
0	MASK0	R/W	0	SS0 Interrupt Mask
				Value Description
				1 The raw interrupt signal from Sample Sequencer 0 (ADCRIS register INR0 bit) is sent to the interrupt controller.
				0 The status of Sample Sequencer 0 does not affect the SS0 interrupt status.

### **Register 4: ADC Interrupt Status and Clear (ADCISC), offset 0x00C**

This register provides the mechanism for clearing sample sequencer interrupt conditions and shows the status of interrupts generated by the sample sequencers and the digital comparators which have been sent to the interrupt controller. When read, each bit field is the logical AND of the respective INR and MASK bits. Sample sequencer interrupts are cleared by writing a 1 to the corresponding bit position. Digital comparator interrupts are cleared by writing a 1 to the appropriate bits in the **ADCDCISC** register. If software is polling the **ADCRIS** instead of generating interrupts, the sample sequence INRn bits are still cleared via the **ADCISC** register, even if the INn bit is not set.

	t 0x00C R/W1C, re			00	07	00	05	04	00	00	04	00	10	10	47	10
I	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	<b>D</b> 0						erved		PO		RO		DCINSS3	DCINSS2 RO	DCINSS1	DCINS
/pe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	0	RO 0	RO 0	0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1				l l	res	erved	Î				1	IN3	IN2	IN1	IN0
/pe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1 0
E	Bit/Field		Nam	ie	Ту	be	Reset	Des	cription							
	31:20		reserv	ved	RO 0x000			Software should not rely on the value of a reserved bit. To prov compatibility with future products, the value of a reserved bit sh preserved across a read-modify-write operation.								
	19		DCINS	SS3	R	С	0	Digit	al Comp	parator In	nterrupt	Status o	n SS3			
								Valu	ie Desc	ription						
								1	bit in	the ADC		ster are	CRIS reg set, provi oller.			
								0	No in	terrupt h	nas occu	rred or t	the interru	upt is ma	isked.	
									bit is cle				Clearing	this bit a	also clea	rs the
	18		DCINS	SS2	R	С	0	Digit	al Comp	arator In	nterrupt	Status o	n SS2			
								Valu	ie Desc	ription						
								1	bit in	the ADC	CIM regis	ster are	<b>CRIS</b> reg set, provi oller.			
							<ul><li>interrupt to the interrupt controller.</li><li>No interrupt has occurred or the interrupt is masked.</li></ul>									

Bit/Field	Name	Туре	Reset	Description				
17	DCINSS1	RO	0	Digital Comparator Interrupt Status on SS1				
				Value Description				
				1 Both the INRDC bit in the <b>ADCRIS</b> register and the DCONSS1 bit in the <b>ADCIM</b> register are set, providing a level-based interrupt to the interrupt controller.				
				0 No interrupt has occurred or the interrupt is masked.				
				This bit is cleared by writing a 1 to it. Clearing this bit also clears the INRDC bit in the <b>ADCRIS</b> register.				
16	DCINSS0	RO	0	Digital Comparator Interrupt Status on SS0				
				Value Description				
				1 Both the INRDC bit in the ADCRIS register and the DCONSS0 bit in the ADCIM register are set, providing a level-based interrupt to the interrupt controller.				
				0 No interrupt has occurred or the interrupt is masked.				
				This bit is cleared by writing a 1 to it. Clearing this bit also clears the INRDC bit in the <b>ADCRIS</b> register.				
15:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.				
3	IN3	R/W1C	0	SS3 Interrupt Status and Clear				
				Value Description				
				1 Both the INR3 bit in the <b>ADCRIS</b> register and the MASK3 bit in the <b>ADCIM</b> register are set, providing a level-based interrupt to the interrupt controller.				
				0 No interrupt has occurred or the interrupt is masked.				
				This bit is cleared by writing a 1. Clearing this bit also clears the INR3 bit in the <b>ADCRIS</b> register.				
2	IN2	R/W1C	0	SS2 Interrupt Status and Clear				
				Value Description				
				1 Both the INR2 bit in the ADCRIS register and the MASK2 bit in the ADCIM register are set, providing a level-based interrupt to the interrupt controller.				
				0 No interrupt has occurred or the interrupt is masked.				
				This bit is cleared by writing a 1. Clearing this bit also clears the INR2 bit in the <b>ADCRIS</b> register.				

Bit/Field	Name	Туре	Reset	Description
1	IN1	R/W1C	0	SS1 Interrupt Status and Clear
				Value Description
				Both the INR1 bit in the ADCRIS register and the MASK1 bit in the ADCIM register are set, providing a level-based interrupt to the interrupt controller.
				0 No interrupt has occurred or the interrupt is masked.
				This bit is cleared by writing a 1. Clearing this bit also clears the INR1 bit in the <b>ADCRIS</b> register.
0	IN0	R/W1C	0	SS0 Interrupt Status and Clear
				Value Description
				1 Both the INR0 bit in the <b>ADCRIS</b> register and the MASK0 bit in the <b>ADCIM</b> register are set, providing a level-based interrupt to the interrupt controller.
				0 No interrupt has occurred or the interrupt is masked.
				This bit is cleared by writing a 1. Clearing this bit also clears the INR0 bit in the <b>ADCRIS</b> register.

## Register 5: ADC Overflow Status (ADCOSTAT), offset 0x010

This register indicates overflow conditions in the sample sequencer FIFOs. Once the overflow condition has been handled by software, the condition can be cleared by writing a 1 to the corresponding bit position.

			000.000	20	07	26	25	24	22	22	01	20	10	10	47	10
Г	31	30	29	28	27	26	25	24 reser	23	22	21	20	19	18	17	16
ype L	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
eset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							eserved				-	-	OV3	OV2	OV1	OVC
/pe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1 0
В	it/Field		Nam	ne	Ту	ре	Reset	Desc	cription							
	31:4		reserv	ved	R	0	0x0000.000	com	patibility	with fut	ure prod	ucts, the	e of a reso value of e operatio	a reserv		
	3		OV	3	R/W	/1C	0	SS3	FIFO O	verflow						
								Valu	le Desc	ription						
								1	mear	ning that	the FIF0	) is full a	cer 3 has and a writ nost rece	e was re	equested	l. Whe
								0	The I	FIFO ha	s not ove	erflowed	l.			
								This	bit is cle	eared by	writing a	a 1.				
	2		OV	2	R/W	/1C	0	SS2	FIFO O	verflow						
								Valu	ie Desc	ription						
								1	mear	ning that	the FIF0	D is full	cer 2 has and a writ nost rece	e was re	equested	l. Whe
								0	The I	FIFO ha	s not ove	erflowed	l.			
								This	bit is cle	eared by	writing a	a 1.				
	1		OV	1	R/W	/1C	0	SS1	FIFO O	verflow						
								Valu	ie Desc	ription						
								1	mear	ning that	the FIF	) is full a	cer 1 has and a writ nost rece	e was re	equested	l. Whe

ADC Overflow Status (ADCOSTAT)

Bit/Field	Name	Туре	Reset	Description
0	OV0	R/W1C	0	SS0 FIFO Overflow
				Value Description
				1 The FIFO for Sample Sequencer 0 has hit an overflow condition, meaning that the FIFO is full and a write was requested. When an overflow is detected, the most recent write is dropped.
				0 The FIFO has not overflowed.
				This bit is cleared by writing a 1.

## Register 6: ADC Event Multiplexer Select (ADCEMUX), offset 0x014

The **ADCEMUX** selects the event (trigger) that initiates sampling for each sample sequencer. Each sample sequencer can be configured with a unique trigger source.

#### ADC Event Multiplexer Select (ADCEMUX)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x014 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				1	1	1	1 1	rese	rved		1	1		1	I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		E	<b>//</b> 3			E	M2			E	VI1			E	VI0	
Туре	R/W	EN R/W	M3 R/W	R/W	R/W	El R/W	M2 R/W	R/W	R/W	El R/W	M1 R/W	R/W	R/W	El R/W	N0 R/W	R/W
Type Reset	R/W 0			R/W 0	R/W 0			R/W 0	R/W 0			R/W 0	R/W 0			R/W 0

0x0000

16	reserved	RO
16	reserved	RO

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Descripti	on
15:12	EM3	R/W	0x0	This field	ger Select I selects the trigger source for Sample Sequencer 3. I configurations for this field are:
				Value	Event
				0x0	Processor (default)
					The trigger is initiated by setting the SSn bit in the ADCPSSI register.
				0x1	Analog Comparator 0
					This trigger is configured by the <b>Analog Comparator Control</b> <b>0 (ACCTL0)</b> register (page 1126).
				0x2	Analog Comparator 1
					This trigger is configured by the <b>Analog Comparator Control</b> 1 (ACCTL1) register (page 1126).
				0x3	Analog Comparator 2
					This trigger is configured by the <b>Analog Comparator Control</b> <b>2 (ACCTL2)</b> register (page 1126).
				0x4	External (GPIO PB4)
					This trigger is connected to the GPIO interrupt for $PB4$ (see "ADC Trigger Source" on page 412).
					<b>Note:</b> PB4 can be used to trigger the ADC. However, the PB4/AIN10 pin cannot be used as both a GPIO and an analog input.
				0x5	Timer
					In addition, the trigger must be enabled with the $TnOTE$ bit in the <b>GPTMCTL</b> register (page 554).
				0x6	PWM0
					The PWM generator 0 trigger can be configured with the <b>PWM0 Interrupt and Trigger Enable (PWM0INTEN)</b> register (page 1173).
				0x7	PWM1
					The PWM generator 1 trigger can be configured with the <b>PWM1INTEN</b> register (page 1173).
				0x8	PWM2
					The PWM generator 2 trigger can be configured with the <b>PWM2INTEN</b> register (page 1173).
				0x9	PWM3
					The PWM generator 3 trigger can be configured with the <b>PWM3INTEN</b> register (page 1173).
				0xA-0xE	reserved
				0xF	Always (continuously sample)

Bit/Field	Name	Туре	Reset	Description	on
11:8	EM2	R/W	0x0	SS2 Trigo	ger Select
					selects the trigger source for Sample Sequencer 2.
				The valid	configurations for this field are:
				Value	Event
				0x0	Processor (default)
					The trigger is initiated by setting the ${\tt SSn}$ bit in the <code>ADCPSSI</code> register.
				0x1	Analog Comparator 0
					This trigger is configured by the <b>Analog Comparator Control 0 (ACCTL0)</b> register (page 1126).
				0x2	Analog Comparator 1
					This trigger is configured by the <b>Analog Comparator Control</b> 1 (ACCTL1) register (page 1126).
				0x3	Analog Comparator 2
					This trigger is configured by the <b>Analog Comparator Control 2 (ACCTL2)</b> register (page 1126).
				0x4	External (GPIO PB4)
					This trigger is connected to the GPIO interrupt for $PB4$ (see "ADC Trigger Source" on page 412).
					<b>Note:</b> PB4 can be used to trigger the ADC. However, the PB4/AIN10 pin cannot be used as both a GPIO and an analog input.
				0x5	Timer
					In addition, the trigger must be enabled with the TROTE bit in the <b>GPTMCTL</b> register (page 554).
				0x6	PWM0
					The PWM generator 0 trigger can be configured with the <b>PWM0 Interrupt and Trigger Enable (PWM0INTEN)</b> register (page 1173).
				0x7	PWM1
					The PWM generator 1 trigger can be configured with the <b>PWM1INTEN</b> register (page 1173).
				0x8	PWM2
					The PWM generator 2 trigger can be configured with the <b>PWM2INTEN</b> register (page 1173).
				0x9	PWM3
					The PWM generator 3 trigger can be configured with the <b>PWM3INTEN</b> register (page 1173).
				0xA-0xE	reserved
				0xF	Always (continuously sample)

Bit/Field	Name	Туре	Reset	Descripti	on
7:4	EM1	R/W	0x0	This field	ger Select I selects the trigger source for Sample Sequencer 1. I configurations for this field are:
				Value	Event
				0x0	Processor (default)
					The trigger is initiated by setting the SSn bit in the ADCPSSI register.
				0x1	Analog Comparator 0
					This trigger is configured by the <b>Analog Comparator Control</b> <b>0 (ACCTL0)</b> register (page 1126).
				0x2	Analog Comparator 1
					This trigger is configured by the <b>Analog Comparator Control</b> 1 (ACCTL1) register (page 1126).
				0x3	Analog Comparator 2
					This trigger is configured by the <b>Analog Comparator Control</b> <b>2 (ACCTL2)</b> register (page 1126).
				0x4	External (GPIO PB4)
					This trigger is connected to the GPIO interrupt for $PB4$ (see "ADC Trigger Source" on page 412).
					Note: PB4 can be used to trigger the ADC. However, the PB4/AIN10 pin cannot be used as both a GPIO and an analog input.
				0x5	Timer
					In addition, the trigger must be enabled with the $TnOTE$ bit in the <b>GPTMCTL</b> register (page 554).
				0x6	PWM0
					The PWM generator 0 trigger can be configured with the <b>PWM0 Interrupt and Trigger Enable (PWM0INTEN)</b> register (page 1173).
				0x7	PWM1
					The PWM generator 1 trigger can be configured with the <b>PWM1INTEN</b> register (page 1173).
				0x8	PWM2
					The PWM generator 2 trigger can be configured with the <b>PWM2INTEN</b> register (page 1173).
				0x9	PWM3
					The PWM generator 3 trigger can be configured with the <b>PWM3INTEN</b> register (page 1173).
				0xA-0xE	reserved
				0xF	Always (continuously sample)

Bit/Field	Name	Туре	Reset	Descriptio	on
3:0	EM0	R/W	0x0	SS0 Trigg	ger Select
				This field	selects the trigger source for Sample Sequencer 0
				The valid	configurations for this field are:
				Value	Event
				0x0	Processor (default)
					The trigger is initiated by setting the SSn bit in the <b>ADCPSSI</b> register.
				0x1	Analog Comparator 0
					This trigger is configured by the <b>Analog Comparator Control</b> <b>0 (ACCTL0)</b> register (page 1126).
				0x2	Analog Comparator 1
					This trigger is configured by the <b>Analog Comparator Control</b> 1 (ACCTL1) register (page 1126).
				0x3	Analog Comparator 2
					This trigger is configured by the <b>Analog Comparator Control 2 (ACCTL2)</b> register (page 1126).
				0x4	External (GPIO PB4)
					This trigger is connected to the GPIO interrupt for $PB4$ (see "ADC Trigger Source" on page 412).
					<b>Note:</b> PB4 can be used to trigger the ADC. However, the PB4/AIN10 pin cannot be used as both a GPIO and an analog input.
				0x5	Timer
					In addition, the trigger must be enabled with the $TnOTE$ bit in the <b>GPTMCTL</b> register (page 554).
				0x6	PWM0
					The PWM generator 0 trigger can be configured with the <b>PWM0 Interrupt and Trigger Enable (PWM0INTEN)</b> register (page 1173).
				0x7	PWM1
					The PWM generator 1 trigger can be configured with the <b>PWM1INTEN</b> register (page 1173).
				0x8	PWM2
					The PWM generator 2 trigger can be configured with the <b>PWM2INTEN</b> register (page 1173).
				0x9	PWM3
					The PWM generator 3 trigger can be configured with the <b>PWM3INTEN</b> register (page 1173).
				0xA-0xE	reserved
				0xF	Always (continuously sample)

## Register 7: ADC Underflow Status (ADCUSTAT), offset 0x018

This register indicates underflow conditions in the sample sequencer FIFOs. The corresponding underflow condition is cleared by writing a 1 to the relevant bit position.

#### ADC Underflow Status (ADCUSTAT)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x018 Type R/W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1						1 1	rese	erved		1	1	1	I	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				· · · · ·	ĺ	re	eserved				I	I	UV3	UV2	UV1	UV0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0
В	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:4		reserv	ved	R	0	0x0000.000	com	npatibility	with fut	ure prod	ucts, the	e of a res value of e operatio	a reserv		
	3		UV	3	R/W	/1C	0	SS3	B FIFO U	nderflow	/					
									valid cor vriting a	•	ons for th	is field a	re shown	i below. 1	Γhis bit is	cleared
								Val	ue Desc	ription						
								1	cond reque	ition, me ested. Ti	eaning th	at the F ematic re	quencer h IFO is en ead does	npty and	a read v	vas
								0	The I	FIFO ha	s not und	derflowe	ed.			
	2		UV2	2	R/W	/1C	0	SS2	2 FIFO U	nderflow	I					
									valid co s cleared			the same	e as thos	e for the	UV3 fiel	d. This
	1		UV	1	R/W	/1C	0	SS1	I FIFO U	nderflow	I					
									valid co s cleared	•		the same	e as thos	e for the	UV3 fiel	d. This
	0		UV	C	R/W	/1C	0		) FIFO U valid co			the same	e as thos	e for the	UV3 fiel	d. This
									s cleared			and Garm	0 03 0103			a. 1113

## **Register 8: ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020**

This register sets the priority for each of the sample sequencers. Out of reset, Sequencer 0 has the highest priority, and Sequencer 3 has the lowest priority. When reconfiguring sequence priorities, each sequence must have a unique priority for the ADC to operate properly.

ADC1 Offset	base: 0x base: 0x t 0x020 R/W, rese	4003.90	00														
турет	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Γ	T		1	1			1 1	rese	rved	1	1	1		1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	reser	ved	S	S3	rese	rved	SS2		reserved		SS1		reserved		s	S0	
Type Reset	RO 0	RO 0	R/W 1	R/W 1	RO 0	RO 0	R/W 1	R/W 0	RO 0	RO 0	R/W 0	R/W 1	RO 0	RO 0	R/W 0	R/W 0	
В	it/Field		Nam	ne	Ту	pe	Reset	Des	cription								
:	Bit/Field 31:14		reserv	ved	R	0	0x0000.0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•		
	13:12		SS	3	R/	W	0x3	SS3	8 Priority								
								ence and unic	oding of 0x3 is lo	Sample owest. Th pped. Th	Sequent ne priorit	ncoded v cer 3. A p ies assig may not o	priority ei ned to th	ncoding ne seque	of 0x0 is encers m	highest hust be	
	11:10		reserv	ved	R	0	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.									
	9:8		SS	2	R/	W	0x2	SS2	Priority								
								ence and unic	oding of 0x3 is lo	Sample owest. Th pped. Th	Sequent ne priorit	ncoded v cer 2. A p ies assig may not o	priority en ned to th	ncoding ne seque	of 0x0 is encers m	highest hust be	
	7:6		reserv	ved	R	0	0x0	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
	5:4		SS	1	R/	W	0x1	SS1	Priority								
	5:4							ence and unic	oding of 0x3 is lo	Sample west. Th pped. Th	Sequeno ne priorit	cer 1. A p ies assig	priority en ned to the	at specifies the priority encoding of 0x0 is highest he sequencers must be properly if two or more			
	3:2		reserv	ved	R	0	0x0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv			

#### ADC Sample Sequencer Priority (ADCSSPRI)

ADC0 base: 0x4003.8000

Bit/Field	Name	Туре	Reset	Description
1:0	SS0	R/W	0x0	SS0 Priority This field contains a binary-encoded value that specifies the priority encoding of Sample Sequencer 0. A priority encoding of 0x0 is highest and 0x3 is lowest. The priorities assigned to the sequencers must be uniquely mapped. The ADC may not operate properly if two or more fields are equal.

### Register 9: ADC Sample Phase Control (ADCSPC), offset 0x024

This register allows the ADC module to sample at one of 16 different discrete phases from 0.0° through 337.5°. For example, the sample rate could be effectively doubled by sampling a signal using one ADC module configured with the standard sample time and the second ADC module configured with a 180.0° phase lag.

**Note:** Care should be taken when the PHASE field is non-zero, as the resulting delay in sampling the AINx input may result in undesirable system consequences. The time from ADC trigger to sample is increased and could make the response time longer than anticipated. The added latency could have ramifications in the system design. Designers should carefully consider the impact of this delay.

ADC	Sampl	le Phas	se Contr	rol (ADO	CSPC)											
ADC <sup>2</sup> Offse	) base: 0x 1 base: 0x t 0x024 R/W, rese	4003.90	00													
туре	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
r	31	30	29	20	2/	20	23	24	23	22	21	20	19	10	17	
								rese	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-								-								
[	1		1	r			erved	-	1	-				I PH	I ASE	
Туре	RO	RO	RO	RO	I RO		1 1	RO	I RO	RO	RO	RO	R/W	PH/ R/W	ASE R/W	R/W
Type Reset	Î		l	Ì	l I	res	erved		RO 0	RO 0	RO 0	RO 0	R/W 0			R/W 0
Reset	RO	RO	RO	RO 0	RO 0 Ty	RO 0	erved RO	RO 0 Des 0 Soft		0 Duld not with fut	o rely on thure produ	0 ne value ucts, the	0 of a res value of	R/W 0 erved bit	R/W 0	0 vide

Bit/Field	Name	Туре	Reset	Description				
3:0	PHASE	R/W	0x0	Phase Difference This field selects the sample phase difference from the standard sample time.				
				Value Description				
				0x0 ADC sample lags by 0.0°				
				0x1 ADC sample lags by 22.5°				
				0x2 ADC sample lags by 45.0°				
				0x3 ADC sample lags by 67.5°				
				0x4 ADC sample lags by 90.0°				
				0x5 ADC sample lags by 112.5°				
				0x6 ADC sample lags by 135.0°				
				0x7 ADC sample lags by 157.5°				
				0x8 ADC sample lags by 180.0°				
				0x9 ADC sample lags by 202.5°				
				0xA ADC sample lags by 225.0°				
				0xB ADC sample lags by 247.5°				
				0xC ADC sample lags by 270.0°				
				0xD ADC sample lags by 292.5°				
				0xE ADC sample lags by 315.0°				
				0xF ADC sample lags by 337.5°				

### Register 10: ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028

This register provides a mechanism for application software to initiate sampling in the sample sequencers. Sample sequences can be initiated individually or in any combination. When multiple sequences are triggered simultaneously, the priority encodings in **ADCSSPRI** dictate execution order.

This register also provides a means to configure and then initiate concurrent sampling on all ADC modules. To do this, the first ADC module should be configured. The **ADCPSSI** register for that module should then be written. The appropriate SS bits should be set along with the SYNCWAIT bit. Additional ADC modules should then be configured following the same procedure. Once the final ADC module is configured, its **ADCPSSI** register should be written with the appropriate SS bits set along with the GSYNC bit. All of the ADC modules then begin concurrent sampling according to their configuration.

ADC Offse	0 base: 0x 1 base: 0x et 0x028 R/W, rese	4003.90														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	GSYNC		reserved		SYNCWAIT			I	l	reserved	1	. I		1		
Type Reset	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•					re	served		1		•	•	SS3	SS2	SS1	SS0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	WO -	WO -	WO -	WO -
E	Bit/Field		Name	е	Тур	e	Reset	Desc	cription							
	31		GSYN	IC	R/V	V	0	Glob	al Sync	hronize						
								Valu	ie Desc	ription						
								1	time.	Any AD bit and tl	es samp C modul he SYNC	e that ha	as been i	nitialized	d by setti	ng an
								0	This	bit is cle	ared onc	e sampl	ing has t	been initi	ated.	
	30:28		reserved RO		0x0	com	ftware should not rely on the value of a reserved bit. To provide npatibility with future products, the value of a reserved bit should be served across a read-modify-write operation.									
	27		SYNCW	/AIT	R/V	V	0	Sync	chronize	Wait						
								Valu	ie Desc	ription						
								1			s the san il the GSN	• •		o be initi	ated, but	delays
								0	Sam	pling beg	gins whe	n a sam	ple sequ	ence ha	s been ir	nitiated.
	26:4		reserv	ed	RC	)	0x0000.0	com	patibility	with fut	rely on tl ure produ read-mod	ucts, the	value of	a reserv		

ADC Processor Sample Sequence Initiate (ADCPSSI)

ADC0 base: 0x4003.8000

Bit/Field	Name	Туре	Reset	Description				
3	SS3	WO	-	SS3 Initiate				
				Value Description				
				1 Begin sampling on Sample Sequencer 3, if the sequencer is enabled in the <b>ADCACTSS</b> register.				
				0 No effect.				
				Only a write by software is valid; a read of this register returns no meaningful data.				
2	SS2	WO	-	SS2 Initiate				
				Value Description				
				1 Begin sampling on Sample Sequencer 2, if the sequencer is enabled in the <b>ADCACTSS</b> register.				
				0 No effect.				
				Only a write by software is valid; a read of this register returns no meaningful data.				
1	SS1	WO	-	SS1 Initiate				
				Value Description				
				1 Begin sampling on Sample Sequencer 1, if the sequencer is enabled in the <b>ADCACTSS</b> register.				
				0 No effect.				
				Only a write by software is valid; a read of this register returns no meaningful data.				
0	SS0	WO	-	SS0 Initiate				
				Value Description				
				<ol> <li>Begin sampling on Sample Sequencer 0, if the sequencer is enabled in the ADCACTSS register.</li> </ol>				
				0 No effect.				
				Only a write by software is valid; a read of this register returns no meaningful data.				
### Register 11: ADC Sample Averaging Control (ADCSAC), offset 0x030

This register controls the amount of hardware averaging applied to conversion results. The final conversion result stored in the FIFO is averaged from 2<sup>AVG</sup> consecutive ADC samples at the specified ADC speed. If AVG is 0, the sample is passed directly through without any averaging. If AVG=6, then 64 consecutive ADC samples are averaged to generate one result in the sequencer FIFO. An AVG=7 provides unpredictable results.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[					· · · · ·		1 1	reser	ved	1	1	1	1	1	1	1
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[					г т		reserved	ľ		r	r	ì	1		AVG	r
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
B	it/Field		Nam	ie	Ту	be	Reset	Desc	cription							
	31:3		reserv	ved	R	0	0x0000.000	com	patibility		ure prod	ucts, the	value of	erved bit f a reserv on.		
	2:0		AVC	3	R/	W	0x0	Spec sam	cifies the ples. Th		t of hardv eld can b	e any va	alue betv	nat will b veen 0 a		
	2:0		AVC	3	R/	W	0x0	Spec samp value	cifies the ples. Th e of 7 cr	e amount e AVG fie eates ur	t of hardv eld can b	e any va	alue betv			
	2:0		AVC	3	R/	W	0x0	Spec samp value	cifies the ples. Th e of 7 cr ie Desc	e amount e AVG fie eates ur	t of hardweld can b predicta	e any va ble resu	alue betv			
	2:0		AVC	3	R/	W	0x0	Spec samj value Valu	cifies the ples. Th e of 7 cr le Desc No h	e amount e AVG fie eates ur cription	t of hardweld can b predicta	e any va ble resu npling	alue betv			
	2:0		AVC	3	R/	W	0x0	Spec samı value Value 0x0	cifies the ples. Th e of 7 cr ie Desc No h 2x ha	e amount e AVG fie eates ur cription ardware	t of hardv eld can b opredicta oversan oversan	e any va ble resu npling npling	alue betv			
	2:0		AVC	3	R/	W	0x0	Spec sam value Valu 0x0 0x1	cifies the ples. Th e of 7 cr le Desc No h 2x ha 4x ha	e amount e AVG fie eates ur cription ardware ardware	t of hardweld can b predicta oversan oversam	e any va ble resu npling npling npling	alue betv			
	2:0		AVC	3	R/	W	0x0	Spec samp value Value 0x0 0x1 0x2	cifies the ples. Th e of 7 cr le Desc No h 2x ha 4x ha 8x ha	e amount e AVG fie eates ur cription ardware ardware	t of hardweld can b apredicta oversan oversam oversam	e any va ble resu npling npling npling npling	alue betv			
	2:0		AVC	3	R/	W	0x0	Spec sam value Valu 0x0 0x1 0x2 0x3	cifies the ples. Th e of 7 cr le Desc No h 2x ha 4x ha 8x ha 16x h	e amount e AVG fie eates ur cription ardware ardware ardware	t of hardweld can be apredictat oversam oversam oversam oversam oversam	e any va ble resu npling npling npling mpling	alue betv			
	2:0		AVC	5	R/	W	0x0	Spec samp value 0x0 0x1 0x2 0x3 0x4	cifies the ples. Th e of 7 cr le Desc No h 2x ha 4x ha 8x ha 16x h 32x h	e amount e AVG fie eates ur cription ardware ardware ardware ardware hardware	t of hardy eld can b predicta oversarr oversarr oversarr oversarr e oversa	e any va ble resu npling npling npling mpling mpling	alue betv			

ADC Sample Averaging Control (ADCSAC)

## Register 12: ADC Digital Comparator Interrupt Status and Clear (ADCDCISC), offset 0x034

This register provides status and acknowledgement of digital comparator interrupts. One bit is provided for each comparator.

ADC Digital Comparator Interrupt Status and Clear (ADCDCISC)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x034 Type R/W1C, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1 1	rese	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO 0	RO	RO 0	RO	RO	RO 0	RO	RO	RO
Reset	0	0	0	0	0	0	0		0		0	0		0	0	0
г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
l					rved				DCINT7	DCINT6	DCINT5	DCINT4	DCINT3	DCINT2	DCINT1	DCINT0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0							
В	it/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x0000.00	Sof	ware sh	ould not	rely on th	ne value	of a res	erved bit	. To prov	vide
								com	patibility	with futu	ure produ	ucts, the	value of	a reserv		
								pres	served a	cross a r	ead-moc	lify-write	operatio	on.		
	7		DCIN	Т7	R/W	/1C	0	Digi	tal Comp	parator 7	Interrup	t Status	and Clea	ar		
								Val	ue Desc	ription						
								1		al Compa	arator 7 l	has gene	erated a	n interrup	ot.	
								0	-	nterrupt.		•				
								Thic	bit is old	eared by	writing	. 1				
										-	-					
	6		DCIN	Т6	R/W	/1C	0	Digi	tal Comp	parator 6	Interrup	t Status	and Clea	ar		
								Val	ue Desc	ription						
								1	Digit	al Compa	arator 6 I	has gene	erated a	n interrup	ot.	
								0	No ir	nterrupt.						
						This bit is cleared by writing a 1.										
	5		DCIN	Т5	R/M	/1C	0	Digi	tal Comp	parator 5	Interrup	t Status	and Cle	ar		
								Val	ue Desc	ription						
								1		al Compa	arator 5 l	has gene	erated a	n interrup	ot.	
								0	No ir	nterrupt.		-				
								Thie	hit is old	arad by	writing	<u>1</u>				
This bit is cleared by writing a 1.																

Bit/Field	Name	Туре	Reset	Description
4	DCINT4	R/W1C	0	Digital Comparator 4 Interrupt Status and Clear
				<ul><li>Value Description</li><li>1 Digital Comparator 4 has generated an interrupt.</li><li>0 No interrupt.</li></ul>
				This bit is cleared by writing a 1.
3	DCINT3	R/W1C	0	Digital Comparator 3 Interrupt Status and Clear
				<ul><li>Value Description</li><li>1 Digital Comparator 3 has generated an interrupt.</li><li>0 No interrupt.</li></ul>
				This bit is cleared by writing a 1.
2	DCINT2	R/W1C	0	Digital Comparator 2 Interrupt Status and Clear
				<ul> <li>Value Description</li> <li>Digital Comparator 2 has generated an interrupt.</li> <li>No interrupt.</li> </ul>
				This bit is cleared by writing a 1.
1	DCINT1	R/W1C	0	Digital Comparator 1 Interrupt Status and Clear
				<ul> <li>Value Description</li> <li>1 Digital Comparator 1 has generated an interrupt.</li> <li>0 No interrupt.</li> </ul>
				This bit is cleared by writing a 1.
0	DCINT0	R/W1C	0	Digital Comparator 0 Interrupt Status and Clear
				<ul><li>Value Description</li><li>1 Digital Comparator 0 has generated an interrupt.</li><li>0 No interrupt.</li></ul>
				This hit is cleared by writing a 1

This bit is cleared by writing a 1.

### Register 13: ADC Control (ADCCTL), offset 0x038

This register configures the voltage reference. The voltage reference for the conversion can be the internal 3.0-V reference or an external voltage reference in the range of 2.4 V to 3.06 V.

ADC	Contr	ol (ADC	CCTL)													
ADC <sup>2</sup> Offse	) base: 0 1 base: 0 t 0x038	x4003.90	000													
туре	R/W, res															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•				•	resei	rved			•			•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1			1 1 r	reserved		1	1	1	1	1	1	VREF
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field		Nan	ne	Тур	e	Reset	Desc	cription							
	31:1		reser	ved	R	)	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
	0		VRE	ΞF	R۸	N	0	Volta	age Refe	erence S	elect					
								Valu	le Desc	ription						
								1	The	external	vrefa i	nput is th	ne voltad	ie refere	nce.	
												•	-			
								0	inei	mernal r	eierence	e as the	voltage	ererenc	е.	

## Register 14: ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 0. This register is 32 bits wide and contains information for eight possible samples.

ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000

Offset 0x040

Type R/W, reset 0x0000.0000 31 30 28 27 26 25 23 22 20 18 29 24 21 19 17 16 MUX7 MUX6 MUX5 MUX4 Туре R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 михо MUX3 MUX2 MUX1 R/W Туре R/W R/W R/W R/W 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Type Reset Description Name 31:28 R/W MUX7 0x0 8th Sample Input Select The MUX7 field is used during the eighth sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion. The value set here indicates the corresponding pin, for example, a value of 0x1 indicates the input is ain1. R/W 27:24 MUX6 0x0 7th Sample Input Select The MUX6 field is used during the seventh sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion. 23:20 MUX5 R/W 0x0 6th Sample Input Select The MUX5 field is used during the sixth sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion. 19:16 MUX4 R/W 0x0 5th Sample Input Select The MUX4 field is used during the fifth sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion. 15:12 MUX3 R/W 0x0 4th Sample Input Select The MUX3 field is used during the fourth sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion. 11:8 MUX2 R/W 0x0 **3rd Sample Input Select** The MUX2 field is used during the third sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.

Bit/Field	Name	Туре	Reset	Description
7:4	MUX1	R/W	0x0	2nd Sample Input Select
				The MUX1 field is used during the second sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.
3:0	MUX0	R/W	0x0	1st Sample Input Select
				The MUX0 field is used during the first sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.

### Register 15: ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044

This register contains the configuration information for each sample for a sequence executed with a sample sequencer. When configuring a sample sequence, the END bit must be set for the final sample, whether it be after the first sample, eighth sample, or any sample in between. This register is 32 bits wide and contains information for eight possible samples.

ADC <sup>2</sup> Offse	1 base: 0: t 0x044	x4003.80 x4003.90 et 0x0000	00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	TS7	IE7	END7	D7	TS6	IE6	END6	D6	TS5	IE5	END5	D5	TS4	IE4	END4	D4
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31		TS	7	R/	W	0	8th	Sample	Temp Se	ensor Se	lect				
								Valı	ue Desc	ription						
								1		temperat		or is rea	d during	the eigh	th sampl	e of the
								0			specifie ghth sam				egister is nce.	read
	30		IE7	,	R/	W	0	8th 3	Sample	Interrupt	Enable					
								Val	ue Desc	ription						
								1	eight	h sample	e's conve	ersion. If	the MAS	ко <mark>bit in</mark>	at the en the <b>ADC</b> errupt co	CIM
								0	The	raw inter	rupt is n	ot assert	ed to the	e interrup	ot contro	ller.
								It is I	legal to h	ave mult	iple sam	ples with	in a sequ	ience ge	nerate in	terrupts.
	29		END	)7	R/	W	0	8th	Sample	is End of	fSequer	ice				
								Valu	ue Desc	ription						
								1	The	eighth sa	ample is	the last s	sample o	of the se	quence.	
								0	Anot	her sam	ple in the	e sequen	ice is the	e final sa	mple.	
								mus afte	t set an 1 r the san	ENDn bit nple con	somewh	ere withi set END	n the sec n bit are	quence.	tion. Sof Samples Jested fo	defined

ADC Sample Sequence Control 0 (ADCSSCTL0)

ADC0 base<sup>-</sup> 0x4003 8000

Bit/Field	Name	Туре	Reset	Description
28	D7	R/W	0	8th Sample Diff Input Select
				Value Description
				1 The analog input is differentially sampled. The corresponding <b>ADCSSMUXn</b> nibble must be set to the pair number "i", where the paired inputs are "2i and 2i+1".
				0 The analog inputs are not differentially sampled.
				Because the temperature sensor does not have a differential option, this bit must not be set when the ${\tt TS7}$ bit is set.
27	TS6	R/W	0	7th Sample Temp Sensor Select Same definition as ${\tt TS7}$ but used during the seventh sample.
26	IE6	R/W	0	7th Sample Interrupt Enable Same definition as IE7 but used during the seventh sample.
25	END6	R/W	0	7th Sample is End of Sequence Same definition as END7 but used during the seventh sample.
24	D6	R/W	0	7th Sample Diff Input Select Same definition as D7 but used during the seventh sample.
23	TS5	R/W	0	6th Sample Temp Sensor Select Same definition as ${\tt TS7}$ but used during the sixth sample.
22	IE5	R/W	0	6th Sample Interrupt Enable Same definition as IE7 but used during the sixth sample.
21	END5	R/W	0	6th Sample is End of Sequence Same definition as END7 but used during the sixth sample.
20	D5	R/W	0	6th Sample Diff Input Select Same definition as D7 but used during the sixth sample.
19	TS4	R/W	0	5th Sample Temp Sensor Select Same definition as ${\tt TS7}$ but used during the fifth sample.
18	IE4	R/W	0	5th Sample Interrupt Enable Same definition as IE7 but used during the fifth sample.
17	END4	R/W	0	5th Sample is End of Sequence Same definition as END7 but used during the fifth sample.
16	D4	R/W	0	5th Sample Diff Input Select Same definition as D7 but used during the fifth sample.
15	TS3	R/W	0	4th Sample Temp Sensor Select Same definition as ${\tt TS7}$ but used during the fourth sample.
14	IE3	R/W	0	4th Sample Interrupt Enable Same definition as $IE7$ but used during the fourth sample.

Bit/Field	Name	Туре	Reset	Description
13	END3	R/W	0	4th Sample is End of Sequence Same definition as END7 but used during the fourth sample.
12	D3	R/W	0	4th Sample Diff Input Select Same definition as D7 but used during the fourth sample.
11	TS2	R/W	0	3rd Sample Temp Sensor Select Same definition as TS7 but used during the third sample.
10	IE2	R/W	0	3rd Sample Interrupt Enable Same definition as IE7 but used during the third sample.
9	END2	R/W	0	3rd Sample is End of Sequence Same definition as END7 but used during the third sample.
8	D2	R/W	0	3rd Sample Diff Input Select Same definition as $D7$ but used during the third sample.
7	TS1	R/W	0	2nd Sample Temp Sensor Select Same definition as ${\tt TS7}$ but used during the second sample.
6	IE1	R/W	0	2nd Sample Interrupt Enable Same definition as IE7 but used during the second sample.
5	END1	R/W	0	2nd Sample is End of Sequence Same definition as END7 but used during the second sample.
4	D1	R/W	0	2nd Sample Diff Input Select Same definition as D7 but used during the second sample.
3	TS0	R/W	0	1st Sample Temp Sensor Select Same definition as TS7 but used during the first sample.
2	IE0	R/W	0	1st Sample Interrupt Enable Same definition as IE7 but used during the first sample.
1	END0	R/W	0	1st Sample is End of Sequence Same definition as END7 but used during the first sample.
0	D0	R/W	0	1st Sample Diff Input Select Same definition as $D7$ but used during the first sample.

Register 16: ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048 Register 17: ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068 Register 18: ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088 Register 19: ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8

Important: This register is read-sensitive. See the register description for details.

This register contains the conversion results for samples collected with the sample sequencer (the **ADCSSFIFO0** register is used for Sample Sequencer 0, **ADCSSFIFO1** for Sequencer 1, **ADCSSFIFO2** for Sequencer 2, and **ADCSSFIFO3** for Sequencer 3). Reads of this register return conversion result data in the order sample 0, sample 1, and so on, until the FIFO is empty. If the FIFO is not properly handled by software, overflow and underflow conditions are registered in the **ADCOSTAT** and **ADCUSTAT** registers.

ADC Sample Sequence Result FIFO n (ADCSSFIFOn)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x048 Type RO, reset -

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	l		1					rese	erved				1	1	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO 0	RO	RO
Reset	U	0	U	0	0	0	U	U	0	0	0	0	0	U	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			rese	rved			· ·				DA	TA		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	-	-	-	-	-	-	-	-	-	-
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:10		reserv	ved	R	0	0x0000.00	00 Software should not rely on the value of a reserved bit. To pro compatibility with future products, the value of a reserved bit s preserved across a read-modify-write operation.						•		
	9:0		DAT	A	R	0	-	Con	version l	Result D	ata					

Register 20: ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C

Register 21: ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C

Register 22: ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C

### Register 23: ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC

This register provides a window into the sample sequencer, providing full/empty status information as well as the positions of the head and tail pointers. The reset value of 0x100 indicates an empty FIFO with the head and tail pointers both pointing to index 0. The **ADCSSFSTAT0** register provides status on FIFO0, which has 8 entries; **ADCSSFSTAT1** on FIFO1, which has 4 entries;

**ADCSSFSTAT2** on FIFO2, which has 4 entries; and **ADCSSFSTAT3** on FIFO3 which has a single entry.

#### ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x04C Type RO, reset 0x0000.0100

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		т т		1	1 1		1 1	rese	rved	1		т т				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		т т		r			1 1			HP		<u> </u>		– TP		
		reserved		FULL		reserved		EMPTY								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	0	0	0	0	0	0		0	0	0	0	0	0	0	Ū
E	Bit/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31.13		recen	ved	R	0	0×0000 0	Soft	ware sh	ould not	relv on t	he value	of a rese	arved hit	To prov	vide
	31:13 reserved RO 0x0000.0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should															
												dify-write				
	12		FUL	L.	R	0	0	FIFC	) Full							
								Vali	ue Desc	rintion						
										•						
								1	The	FIFO is c	currently	full.				
								0	The	FIFO is r	not curre	ently full.				
	11:9		reser	vod	R	0	0x0	Soft	waro ch	ould not	roly on t	he value	of a rock	nuod hit	To prov	vido
	11.9		16361	veu		0	0.00					ucts, the				
												dify-write				
								·				5	•			
	8		EMP	TY	R	0	1	FIFC	D Empty							
										rintion						
									le Desc							
								1	The	FIFO is c	currently	empty.				
								0	The	FIFO is r	not curre	ently empt	ty.			

Bit/Field	Name	Туре	Reset	Description
7:4	HPTR	RO	0x0	FIFO Head Pointer
				This field contains the current "head" pointer index for the FIFO, that is, the next entry to be written.
				Valid values are 0x0-0x7 for FIFO0; 0x0-0x3 for FIFO1 and FIFO2; and 0x0 for FIFO3.
3:0	TPTR	RO	0x0	FIFO Tail Pointer
				This field contains the current "tail" pointer index for the FIFO, that is, the next entry to be read.
				Valid values are 0x0 0x7 for EIEO0: 0x0 0x3 for EIEO1 and EIEO2: and

Valid values are 0x0-0x7 for FIFO0; 0x0-0x3 for FIFO1 and FIFO2; and 0x0 for FIFO3.

### Register 24: ADC Sample Sequence 0 Operation (ADCSSOP0), offset 0x050

This register determines whether the sample from the given conversion on Sample Sequence 0 is saved in the Sample Sequence FIFO0 or sent to the digital comparator unit.

ADC Sample Sequence 0 Operation (ADCSSOP0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x050 Type R/W, reset 0x0000.0000

,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ		reserved		S7DCOP		reserved		S6DCOP		reserved		S5DCOP		reserved		S4DCOP
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		S3DCOP		reserved		S2DCOP		reserved		S1DCOP		reserved		SODCOP
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
В	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:29		reser	ved	R	0	0x0	com	patibility		re prod	ucts, the	value o	served bit. f a reserve on.	-	
	28		S7DC	OP	R/	W	0	Sam	nple 7 D	igital Com	parato	r Operatio	on			
								Valu	ue Des	cription						
								1	by th		⊡ bit ir	n the ADC		comparato 0 register,		
								0	The	eighth sai	mple is	saved in	Sample	e Sequenc	ce FIFC	00.
	27:25		reser	ved	R	0	0x0	com	patibility		re prod	ucts, the	value o	served bit. f a reserve on.		
	24		S6DC	OP	R/	W	0	Sam	nple 6 D	igital Com	parato	r Operatio	on			
								Sam	ne defini	tion as S7	DCOP	out used o	during t	he sevent	h samp	ole.
	23:21		reser	ved	R	0	0x0	com	patibility		re prod	ucts, the	value o	served bit. f a reserve on.		
	20		S5DC	OP	R	W	0	Sam	nple 5 D	igital Com	parato	r Operatio	on			
								Sam	ne defini	tion as S7	DCOP	out used o	during t	he sixth s	ample.	
	19:17		reser	ved	R	0	0x0	com	patibility		re prod	ucts, the	value o	served bit. f a reserve on.		
	16		S4DC	OP	R	W	0		•	igital Com	•	•		ha fifth an	mala	
	15:13		reser	ved	R	0	0x0	Soft com	ware sh patibility	ould not r	ely on t re prod	the value ucts, the	of a res value o	he fifth sa served bit. f a reserve on.	To pro	

Bit/Field	Name	Туре	Reset	Description
12	S3DCOP	R/W	0	Sample 3 Digital Comparator Operation Same definition as S7DCOP but used during the fourth sample.
11:9	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	S2DCOP	R/W	0	Sample 2 Digital Comparator Operation
				Same definition as S7DCOP but used during the third sample.
7:5	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	S1DCOP	R/W	0	Sample 1 Digital Comparator Operation
				Same definition as S7DCOP but used during the second sample.
3:1	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	S0DCOP	R/W	0	Sample 0 Digital Comparator Operation
				Same definition as S7DCOP but used during the first sample.

## Register 25: ADC Sample Sequence 0 Digital Comparator Select (ADCSSDC0), offset 0x054

This register determines which digital comparator receives the sample from the given conversion on Sample Sequence 0, if the corresponding SnDCOP bit in the **ADCSSOP0** register is set.

ADC Sample Sequence 0 Digital Comparator Select (ADCSSDC0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x054 Type R/W, reset 0x0000.0000

iype	10,00,1030																	
г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		S7D	CSEL	•		S6D	CSEL			S5D0	CSEL	•		S4D0	CSEL			
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
[	1	S3D	I CSEL	1		S2D	CSEL			I S1D0	I CSEL	1		SOD	I CSEL			
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription									
	31:28		S7DC	SEI	R/	w.	0x0	Sam	nnle 7 Di	gital Cor	marator	Select						
	01.20		0/00	OLL	ĨV	••	0,00			-	•	ADCSSC	<b>)P0</b> regi	ster is se	t, this fie	eld		
										0	•	rator uni sample	•					
								Not			•	re reserv			•			
								Valı	ue Desc	ription								
								0x0			arator U	nit 0 ( <b>AD</b>	CDCCN	IP0 and		CTL0)		
								0x1	-			nit 1 ( <b>AD</b>				,		
								0x2				nit 2 ( <b>AD</b>						
								0x3	-			nit 3 ( <b>AD</b>						
								0x4	Digita	al Comp	arator U	nit 4 ( <b>AD</b>	CDCCN	IP4 and	ADCDC	CTL4)		
								0x5 Digital Comparator Unit 5 (ADCDCCMP5 and ADCDCCTL5)										
								0x6	Digita	al Comp	arator U	nit 6 ( <b>AD</b>	CDCCN	IP6 and	ADCDC	CTL6)		
								0x7 Digital Comparator Unit 7 (ADCDCCMP7 and ADCDCC										
	27:24		S6DC	SEL	R/	W	0x0	San	nple 6 Di	gital Cor	nparator	Select						
									field ha enth sam		me enco	dings as	S7DCSE	⊑ but is	used du	ring the		
23:20 S5DCSEL R/W 0x0 Sample 5 Digital Comparator Select																		
								This field has the same encodings as S7DCSEL but is used durin sixth sample.										
	19:16		S4DC	SEL	R/	W	0x0	San	nple 4 Di	gital Cor	nparator	Select						
									field ha sample.		me enco	dings as	S7DCSE	⊑ but is	used du	ring the		
	15:12		S3DC	SEL	R/	W	0x0	San	nple 3 Di	gital Cor	nparator	Select						
									field ha th sampl		me enco	dings as	S7DCSE	L but is	used du	ring the		

Bit/Field	Name	Туре	Reset	Description
11:8	S2DCSEL	R/W	0x0	Sample 2 Digital Comparator Select This field has the same encodings as S7DCSEL but is used during the third sample.
7:4	S1DCSEL	R/W	0x0	Sample 1 Digital Comparator Select This field has the same encodings as S7DCSEL but is used during the second sample.
3:0	SODCSEL	R/W	0x0	Sample 0 Digital Comparator Select This field has the same encodings as S7DCSEL but is used during the first sample.

## Register 26: ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060

## Register 27: ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 1 or 2. These registers are 16 bits wide and contain information for four possible samples. See the **ADCSSMUX0** register on page 653 for detailed bit descriptions. The **ADCSSMUX1** register affects Sample Sequencer 1 and the **ADCSSMUX2** register affects Sample Sequencer 2.

Offse	1 base: 0: t 0x060 R/W, rese															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	1	1		rese	erved		1	1	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		MU	I JX3	1		М	UX2			MU	JX1	1		MU	IX0	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field Name				Ту	ре	Reset	Des	cription							
	Bit/Field Name 31:16 reserved			ved	R	0	0x0000	com	ware sho patibility served ac	with fut	ure prod	ucts, the	value of	a reserv	•	
	15:12 MUX3					W	0x0	4th Sample Input Select								
	11:8 MUX2			R	W	0x0	3rd Sample Input Select									
	7:4 MUX1 R/W (					0x0	2nd	Sample	Input Se	elect						
	3:0 MUX0				R/W 0x0 1		1st Sample Input Select									

ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1)

ADC0 base: 0x4003.8000

### Register 28: ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064 Register 29: ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084

These registers contain the configuration information for each sample for a sequence executed with Sample Sequencer 1 or 2. When configuring a sample sequence, the END bit must be set for the final sample, whether it be after the first sample, fourth sample, or any sample in between. These registers are 16-bits wide and contain information for four possible samples. See the **ADCSSCTL0** register on page 655 for detailed bit descriptions. The **ADCSSCTL1** register configures Sample Sequencer 1 and the **ADCSSCTL2** register configures Sample Sequencer 2.

ADC0 ADC1 Offse	C Samp ) base: 0; 1 base: 0; t 0x064 R/W, res	x4003.80 x4003.90	00	ontrol 1	(ADCS	SSCTL	1)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
ſ	l		1 1		1	1	· · ·	rese	rved		1 1		1	1	1 1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0		
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
В	it/Field		Nam	ie	Ту	ре	Reset	Des	cription									
	31:16		reserv	ved	R	0	0x0000	oftware should not rely on the value of a reserved bit. To provide mpatibility with future products, the value of a reserved bit should be eserved across a read-modify-write operation.										
	15	5     TS3     R/W     0     4th Sample Temp Sensor Select       Same definition as TS7 but used during the fourth sample.																
	14		IE3	5	R/	W	0		Sample I ne definit	•	Enable E7 but u	sed duri	ng the fo	ourth sar	nple.			
	13		END	3	R/	W	0		•		f Sequen		ring the	fourth sa	ample.			
	12		D3		R/	W	0		Sample I ne definit		t Select 7 but use	ed durin	g the fou	irth sam	ple.			
	11	1       TS2       R/W       0       3rd Sample Temp Sensor Select         Same definition as TS7 but used during the third sample.																
	10		IE2	!	R/	W	0		Sample I ne definit	•	Enable E7 but u	sed duri	ng the th	ird sam	ple.			
	9		END	2	R/	W	0		•		f Sequen		ring the	third sar	nple.			
	8		D2		R/	W	0	0 3rd Sample Diff Input Select Same definition as D7 but used during the third sample.										

Bit/Field	Name	Туре	Reset	Description
7	TS1	R/W	0	2nd Sample Temp Sensor Select Same definition as ${\tt TS7}$ but used during the second sample.
6	IE1	R/W	0	2nd Sample Interrupt Enable Same definition as IE7 but used during the second sample.
5	END1	R/W	0	2nd Sample is End of Sequence Same definition as END7 but used during the second sample.
4	D1	R/W	0	2nd Sample Diff Input Select Same definition as $D7$ but used during the second sample.
3	TS0	R/W	0	1st Sample Temp Sensor Select Same definition as TS7 but used during the first sample.
2	IE0	R/W	0	1st Sample Interrupt Enable Same definition as IE7 but used during the first sample.
1	END0	R/W	0	1st Sample is End of Sequence Same definition as END7 but used during the first sample.
0	D0	R/W	0	1st Sample Diff Input Select Same definition as $D7$ but used during the first sample.

### Register 30: ADC Sample Sequence 1 Operation (ADCSSOP1), offset 0x070 Register 31: ADC Sample Sequence 2 Operation (ADCSSOP2), offset 0x090

This register determines whether the sample from the given conversion on Sample Sequence n is saved in the Sample Sequence n FIFO or sent to the digital comparator unit. The **ADCSSOP1** register controls Sample Sequencer 1 and the **ADCSSOP2** register controls Sample Sequencer 2.

ADC Sample Sequence 1 Operation (ADCSSOP1)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x070 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				· ·				rese	rved							'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	10	reserved	10	S3DCOP		reserved	1	S2DCOP		reserved		S1DCOP		reserved		SODCOP
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
В	it/Field		Nan	ne	Ту	be	Reset	Des	cription							
:	31:13		reser	ved	R	C	0x0000.0	com	patibility	with futu	re prod	the value lucts, the dify-write	value o	f a reserve		
	12		S3DC	OP	R/	W	0	Sam	iple 3 D	igital Corr	nparato	r Operatic	n			
								Valu	le Des	cription						
								1	by th		⊑∟ bit ir	sent to the the <b>ADC</b> IFO.	-	•		•
								0	The	fourth sar	nple is	saved in S	Sample	Sequenc	e FIFC	Dn.
	11:9		reser	ved	R	C	0x0	com	patibility	y with futu	re prod	the value lucts, the dify-write	value o	f a reserve		
	8		S2DC	OP	R/	W	0		•	0	•	r Operatio		he third e	amnla	
	7:5		reser	ved	R	С	0x0	Soft com	Same definition as S3DCOP but used during the third sample. Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shou preserved across a read-modify-write operation.							
	4		S1DC	OP	R/	W	0	Sam	ple 1 D	igital Corr	nparato	r Operatio	n			
								Sam	le defini	tion as sa	BDCOP	but used o	luring t	he second	d samp	le.
	3:1		reser	ved	R	C	0x0	com	patibility	y with futu	re prod	the value lucts, the dify-write	value o	f a reserve		
	0		SODC	OP	R/	W	0		•	0	•	r Operatic but used o		he first sa	mple.	

## Register 32: ADC Sample Sequence 1 Digital Comparator Select (ADCSSDC1), offset 0x074

## Register 33: ADC Sample Sequence 2 Digital Comparator Select (ADCSSDC2), offset 0x094

These registers determine which digital comparator receives the sample from the given conversion on Sample Sequence n if the corresponding SnDCOP bit in the **ADCSSOPn** register is set. The **ADCSSDC1** register controls the selection for Sample Sequencer 1 and the **ADCSSDC2** register controls the selection for Sample Sequencer 2.

ADC ADC Offse	C Sampl 0 base: 0x 1 base: 0x t 0x074 R/W, rese	4003.800	00 00	Digital	Compar	ator S	elect (AD	CSSDC	1)							
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I							reserve	ed	•		•	1	•	•	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I	S3D0	CSEL		'	S2D	OCSEL			S1D0	CSEL			SODO	CSEL	'
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ie	Тур	be	Reset	Descr	iption							
	31:16		reserv	/ed	R	C	0x0000	compa	atibility	ould not with futu cross a r	ure produ	ucts, the	value of	a reserv	•	
	15:12		S3DC	SEL	R/	N	0x0	Samp	le 3 Di	gital Cor	nparator	Select				
								indica	tes wh ers) re	BDCOP bi ich digita ceives th alues not	Il compa le eighth	rator uni sample	t (and its from Sa	associa	ted set o	f control
											noto a a	0.000.1				
										cription						
								0x0 0x1	Ŭ	al Compa al Compa						,
								0x2	Ŭ	al Comp						,
								0x3	•	al Comp		•				,
								0x4	-	al Comp						,
								0x5	Ŭ	al Comp						,
								0x6	Digit	al Comp	arator U	nit 6 ( <b>AD</b>	CDCCM	P6 and	ADCCC	TL6)
								0x7	Digit	al Comp	arator Ui	nit 7 ( <b>AD</b>	CDCCM	IP7 and	ADCCC	TL7)
	11:8		S2DC	SEL	R/	N	0x0	Samp	le 2 Di	gital Cor	nparator	Select				
								This fi third s		s the sar	ne enco	dings as	S3DCSE	⊥ but is	used du	ring the

Bit/Field	Name	Туре	Reset	Description
7:4	S1DCSEL	R/W	0x0	Sample 1 Digital Comparator Select This field has the same encodings as S3DCSEL but is used during the second sample.
3:0	SODCSEL	R/W	0x0	Sample 0 Digital Comparator Select This field has the same encodings as S3DCSEL but is used during the first sample.

## Register 34: ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0

This register defines the analog input configuration for the sample executed with Sample Sequencer 3. This register is 4 bits wide and contains information for one possible sample. See the **ADCSSMUX0** register on page 653 for detailed bit descriptions.

ADC1 Offse	) base: 0x 1 base: 0x t 0x0A0 R/W, rese	<4003.90	000	<b>I</b>					- )									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
[	1		1	1	г г 1		1 1	rese	rved			1	1					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			1	1		res	erved		MUX									
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
В	Bit/Field		Nan	ne	Тур	be	Reset	Des	cription									
	31:4 reserved			RO 0x0000.000			00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
	3:0 MUX0		R/W 0			1st Sample Input Select												

ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3)

### Register 35: ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4

This register contains the configuration information for a sample executed with Sample Sequencer 3. The ENDO bit is always set as this sequencer can execute only one sample. This register is 4 bits wide and contains information for one possible sample. See the **ADCSSCTLO** register on page 655 for detailed bit descriptions.

ADC Sample Sequence Control 3 (ADCSSCTL3)

ADC0 base: 0x4003.8000
ADC1 base: 0x4003.9000
Offset 0x0A4
Type R/W, reset 0x0000.0002

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0												
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						rese	rved						TS0	IE0	END0	D0
Type Reset	RO 0	R/W 0	R/W 0	R/W 1	R/W 0											

Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	TS0	R/W	0	1st Sample Temp Sensor Select
				Same definition as ${\tt TS7}$ but used during the first sample.
2	IE0	R/W	0	1st Sample Interrupt Enable
				Same definition as ${\tt IE7}$ but used during the first sample.
1	END0	R/W	1	1st Sample is End of Sequence
				Same definition as END7 but used during the first sample.
				Because this sequencer has only one entry, this bit must be set.
0	D0	R/W	0	1st Sample Diff Input Select
				Same definition as $D7$ but used during the first sample.

#### Register 36: ADC Sample Sequence 3 Operation (ADCSSOP3), offset 0x0B0

This register determines whether the sample from the given conversion on Sample Sequence 3 is saved in the Sample Sequence 3 FIFO or sent to the digital comparator unit.

ADC Sample Sequence 3 Operation (ADCSSOP3)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x0B0 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	Î	 r		1 1	rese	rved	1	r	1	1	1	Ì	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	 1			reserved	1 1	1	I	-	1	1	1	SODCOP
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field Name 31:1 reserved			Type RO R/M		Reset 0x0000.00	0 Soft com pres	Description Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. Sample 0 Digital Comparator Operation								
	0		301	DCOP	<b>F</b> /W	/	0			cription	Πραταιο	or Operat	1011			
								1	the	sample i SODCSEL	bit in t	he ADCS			•	cified by e value is
								0	The	aamala i		d in Comr			F02	

0 The sample is saved in Sample Sequence FIFO3.

## Register 37: ADC Sample Sequence 3 Digital Comparator Select (ADCSSDC3), offset 0x0B4

This register determines which digital comparator receives the sample from the given conversion on Sample Sequence 3 if the corresponding SnDCOP bit in the **ADCSSOP3** register is set.

ADC Sample Sequence 3 Digital Comparator Select (ADCSSDC3)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x0B4 Type R/W, reset 0x0000.0000

11	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
[	1		1	1	I	I	1 1	reser	ved	1	1	1		I	1	1	
<b>Г</b> Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	-		•	•	1	re	served	1		I	-	•	SODCSEL				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	
Reset	0	0	0	Ū	0	0	0	0	Ū	0	0	Ū	Ū	0	0	0	
В	it/Field		Nam	ne	Ту	pe	Reset	Desc	ription								
					-												
	31:4 reserved RO 0x0000.00									ould not / with futi					•		
									-	cross a r	•	-					
	3:0 S0DCSEL R/W 0x0							Som		igital Cor	morato	Soloot					
	3.0		3000	SEL	r./	vv	0x0			-	•		D2 roaid	ator io oc	t this fic	1d	
								indic	When the SODCOP bit in the <b>ADCSSOP3</b> register is set, this field indicates which digital comparator unit (and its associated set of control registers) receives the sample from Sample Sequencer 3.								
								Ũ	,				•	equeno	. 0.		
								Note	: V	alues not	listed a	re reserv	ea.				
								Valu	e Des	cription							
								0x0	Digit	al Comp	arator U	nit 0 ( <b>AD</b>	CDCCM	P0 and	ADCCC	TL0)	
								0x1	Digit	al Comp	arator U	nit 1 ( <b>AD</b>	CDCCM	P1 and	ADCCC	TL1)	
								0x2	Digit	al Comp	arator U	nit 2 ( <b>AD</b>	CDCCM	P2 and	ADCCC	TL2)	
								0x3	Digit	al Comp	arator U	nit 3 ( <b>AD</b>	CDCCM	P3 and	ADCCC	TL3)	
								0x4	Digit	al Comp	arator U	nit 4 ( <b>AD</b>	CDCCM	P4 and	ADCCC	TL4)	
								0x5	Digit	al Comp	arator U	nit 5 ( <b>AD</b>	CDCCM	P5 and	ADCCC	TL5)	
								0x6	Digit	al Comp	arator U	nit 6 ( <b>AD</b>	CDCCM	P6 and	ADCCC	TL6)	
								0x7	Digit	al Comp	arator U	nit 7 ( <b>AD</b>	CDCCM	P7 and	ADCCC	, TL7)	
									5			`				,	

# Register 38: ADC Digital Comparator Reset Initial Conditions (ADCDCRIC), offset 0xD00

This register provides the ability to reset any of the digital comparator interrupt or trigger functions back to their initial conditions. Resetting these functions ensures that the data that is being used by the interrupt and trigger functions in the digital comparator unit is not stale.

ADC Digital Comparator Reset Initial Conditions (ADCDCRIC)

ype I	0xD00 R/W, rese	t 0x0000	.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•			rese	rved	•			DCTRIG7	DCTRIG6	DCTRIG5	DCTRIG4	DCTRIG3	DCTRIG2	DCTRIG1	DCTRIC
pe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Γ	r		г п	rese	rved	r	<del>г г</del>		DCINT7	DCINT6	DCINT5	DCINT4	DCINT3	DCINT2	DCINT1	DCIN
pe	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/M
set	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	e	Ту	ре	Reset	Des	scription							
;	31:24		reserv	ved	R	0	0x00	con	tware sh npatibility served a	with fut	ure produ	ucts, the	value of	a reserv	•	
	23		DCTR	IG7	R/	W	0	0 Digital Comparator Trigger 7								
								Va	lue Desc	ription						
								1		ts the D itions.	igital Co	mparato	r 7 trigge	er unit to	its initial	
								0	No e	ffect.						
								Wh	en the tri	gger has	s been cl	eared, tl	nis bit is	automati	ically cle	ared.
								con to r sec	cause the oversion v eset the juence so ould wait	alues to digital co that sta	determir mparato ile data i	ne when or to initia s not use	to assert al conditi ed. After	the trigg ons whe setting t	ier, it is ir n startin	nporta g a ne
	22		DCTR	IG6	R/	W	0	Dig	ital Com	parator T	rigger 6					
								Va	lue Desc	ription						
1 Resets the Digital conditions.								igital Co	mparato	r 6 trigge	er unit to	its initial				
								0	No e	ffect.						
								Wh	en the tri	gger has	been cl	eared, tl	nis bit is	automati	ically cle	ared.
								con to r	cause the oversion v eset the ouence so	alues to	determir mparato	ne when or to initia	to assert al conditi	the trigg	jer, it is ir	nporta

Bit/Field	Name	Туре	Reset	Description
21	DCTRIG5	R/W	0	Digital Comparator Trigger 5
				Value Description
				<ol> <li>Resets the Digital Comparator 5 trigger unit to its initial conditions.</li> </ol>
				0 No effect.
				When the trigger has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
20	DCTRIG4	R/W	0	Digital Comparator Trigger 4
				Value Description
				<ol> <li>Resets the Digital Comparator 4 trigger unit to its initial conditions.</li> </ol>
				0 No effect.
				When the trigger has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
19	DCTRIG3	R/W	0	Digital Comparator Trigger 3
				Value Description
				<ol> <li>Resets the Digital Comparator 3 trigger unit to its initial conditions.</li> </ol>
				0 No effect.
				When the trigger has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
18	DCTRIG2	R/W	0	Digital Comparator Trigger 2
				Value Description
				<ol> <li>Resets the Digital Comparator 2 trigger unit to its initial conditions.</li> </ol>
				0 No effect.
				When the trigger has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.

Bit/Field	Name	Туре	Reset	Description
17	DCTRIG1	R/W	0	Digital Comparator Trigger 1
				Value Description
				<ol> <li>Resets the Digital Comparator 1 trigger unit to its initial conditions.</li> </ol>
				0 No effect.
				When the trigger has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
16	DCTRIG0	R/W	0	Digital Comparator Trigger 0
				Value Description
				<ol> <li>Resets the Digital Comparator 0 trigger unit to its initial conditions.</li> </ol>
				0 No effect.
				When the trigger has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
15:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	DCINT7	R/W	0	Digital Comparator Interrupt 7
				Value Description
				<ol> <li>Resets the Digital Comparator 7 interrupt unit to its initial conditions.</li> </ol>
				0 No effect.
				When the interrupt has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
6	DCINT6	R/W	0	Digital Comparator Interrupt 6
				Value Description
				1 Resets the Digital Comparator 6 interrupt unit to its initial conditions.
				0 No effect.
				When the interrupt has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.

Bit/Field	Name	Туре	Reset	Description
5	DCINT5	R/W	0	Digital Comparator Interrupt 5
				Value Description
				<ol> <li>Resets the Digital Comparator 5 interrupt unit to its initial conditions.</li> </ol>
				0 No effect.
				When the interrupt has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
4	DCINT4	R/W	0	Digital Comparator Interrupt 4
				Value Description
				<ol> <li>Resets the Digital Comparator 4 interrupt unit to its initial conditions.</li> </ol>
				0 No effect.
				When the interrupt has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
3	DCINT3	R/W	0	Digital Comparator Interrupt 3
				Value Description
				1 Resets the Digital Comparator 3 interrupt unit to its initial conditions.
				0 No effect.
				When the interrupt has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
2	DCINT2	R/W	0	Digital Comparator Interrupt 2
				Value Description
				1 Resets the Digital Comparator 2 interrupt unit to its initial conditions.
				0 No effect.
				When the interrupt has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.

Bit/Field	Name	Туре	Reset	Description
1	DCINT1	R/W	0	Digital Comparator Interrupt 1
				Value Description
				1 Resets the Digital Comparator 1 interrupt unit to its initial conditions.
				0 No effect.
				When the interrupt has been cleared, this bit is automatically cleared. Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
0	DCINT0	R/W	0	Digital Comparator Interrupt 0
				Value Description
				1 Resets the Digital Comparator 0 interrupt unit to its initial conditions.
				0 No effect.
				When the interrupt has been cleared, this bit is automatically cleared. Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.

Register 39: ADC Digital Comparator Control 0 (ADCDCCTL0), offset 0xE00 Register 40: ADC Digital Comparator Control 1 (ADCDCCTL1), offset 0xE04 Register 41: ADC Digital Comparator Control 2 (ADCDCCTL2), offset 0xE08 Register 42: ADC Digital Comparator Control 3 (ADCDCCTL3), offset 0xE0C Register 43: ADC Digital Comparator Control 4 (ADCDCCTL4), offset 0xE10 Register 44: ADC Digital Comparator Control 5 (ADCDCCTL5), offset 0xE14 Register 45: ADC Digital Comparator Control 6 (ADCDCCTL6), offset 0xE18 Register 46: ADC Digital Comparator Control 7 (ADCDCCTL7), offset 0xE10

This register provides the comparison encodings that generate an interrupt and/or PWM trigger. See "Interrupt/ADC-Trigger Selector" on page 1136 for more information on using the ADC digital comparators to trigger a PWM generator.

ADC Digital Comparator Control 0 (ADCDCCTL0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0xE00 Type R/W, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 16 reserved RO RO RO RO Туре RO 0 0 0 0 0 0 0 0 0 Reset 0 0 0 0 0 0 0 15 13 7 6 3 0 12 11 10 9 8 5 4 2 14 1 CTE CTC СТМ CIE CIC CIM reserved reserved RO RO RO R/W R/W R/W R/W R/W RO RO RO R/W R/W R/W R/W R/W Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Description Name Type Reset 31:13 reserved RO 0x0000.0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 12 CTE R/W 0 **Comparison Trigger Enable** Value Description 1 Enables the trigger function state machine. The ADC conversion data is used to determine if a trigger should be generated

0

according to the programming of the CTC and CTM fields.

data is ignored by the trigger function.

Disables the trigger function state machine. ADC conversion

Bit/Field	Name	Туре	Reset	Description
11:10	стс	R/W	0x0	Comparison Trigger Condition This field specifies the operational region in which a trigger is generated when the ADC conversion data is compared against the values of COMP0 and COMP1. The COMP0 and COMP1 fields are defined in the ADCDCCMPx registers.
				ValueDescription0x0Low Band ADC Data < COMP0 ≤ COMP1
9:8	СТМ	R/W	0x0	Comparison Trigger Mode This field specifies the mode by which the trigger comparison is made.
				<ul> <li>Value Description</li> <li>Ox0 Always <ul> <li>This mode generates a trigger every time the ADC conversion data falls within the selected operational region.</li> </ul> </li> <li>Ox1 Once <ul> <li>This mode generates a trigger the first time that the ADC conversion data enters the selected operational region.</li> </ul> </li> <li>Ox2 Hysteresis Always <ul> <li>This mode generates a trigger when the ADC conversion data falls within the selected operational region.</li> </ul> </li> <li>Ox2 Hysteresis Always <ul> <li>This mode generates a trigger when the ADC conversion data falls within the selected operational region and continues to generate the trigger until the hysteresis condition is cleared by entering the opposite operational region.</li> <li>Note that the hysteresis modes are only defined for CTC encodings of 0x0 and 0x3.</li> </ul> </li> <li>Ox3 Hysteresis Once <ul> <li>This mode generates a trigger the first time that the ADC conversion data falls within the selected operational region. No additional triggers are generated until the hysteresis condition is cleared by entering the opposite operational region.</li> <li>Note that the hysteresis modes are only defined for CTC encodings of 0x0 and 0x3.</li> </ul> </li> </ul>
7:5	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
4	CIE	R/W	0	Comparison Interrupt Enable
				Value Description
				Enables the comparison interrupt. The ADC conversion data is used to determine if an interrupt should be generated according to the programming of the CIC and CIM fields.
				0 Disables the comparison interrupt. ADC conversion data has no effect on interrupt generation.
3:2	CIC	R/W	0x0	Comparison Interrupt Condition
				This field specifies the operational region in which an interrupt is generated when the ADC conversion data is compared against the values of COMP0 and COMP1. The COMP0 and COMP1 fields are defined in the <b>ADCDCCMPx</b> registers.
				Value Description
				0x0 Low Band
				ADC Data < COMP0 ≤ COMP1
				0x1 Mid Band
				COMP0 ≤ ADC Data < COMP1
				0x2 reserved
				0x3 High Band
				COMP0 < COMP1 ≤ ADC Data
1:0	CIM	R/W	0x0	Comparison Interrupt Mode
				This field specifies the mode by which the interrupt comparison is made.
				Value Description
				0x0 Always
				This mode generates an interrupt every time the ADC conversion data falls within the selected operational region.
				0x1 Once
				This mode generates an interrupt the first time that the ADC conversion data enters the selected operational region.
				0x2 Hysteresis Always
				This mode generates an interrupt when the ADC conversion data falls within the selected operational region and continues to generate the interrupt until the hysteresis condition is cleared by entering the opposite operational region.
				Note that the hysteresis modes are only defined for ${\tt CTC}$ encodings of 0x0 and 0x3.
				0x3 Hysteresis Once
				This mode generates an interrupt the first time that the ADC conversion data falls within the selected operational region. No additional interrupts are generated until the hysteresis condition is cleared by entering the opposite operational region.
				Note that the hysteresis modes are only defined for CTC encodings of 0x0 and 0x3.

Register 47: ADC Digital Comparator Range 0 (ADCDCCMP0), offset 0xE40 Register 48: ADC Digital Comparator Range 1 (ADCDCCMP1), offset 0xE44 Register 49: ADC Digital Comparator Range 2 (ADCDCCMP2), offset 0xE48 Register 50: ADC Digital Comparator Range 3 (ADCDCCMP3), offset 0xE4C Register 51: ADC Digital Comparator Range 4 (ADCDCCMP4), offset 0xE50 Register 52: ADC Digital Comparator Range 5 (ADCDCCMP5), offset 0xE54 Register 53: ADC Digital Comparator Range 6 (ADCDCCMP5), offset 0xE58 Register 54: ADC Digital Comparator Range 7 (ADCDCCMP7), offset 0xE50

This register defines the comparison values that are used to determine if the ADC conversion data falls in the appropriate operating region.

**Note:** The value in the COMP1 field must be greater than or equal to the value in the COMP0 field or unexpected results can occur.

ADC1 Offse	1 base: 0) t 0xE40	<4003.800 <4003.900 et 0x0000	00	0	,		,										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	i I		rese	rved	1	r			r – – – –		со	I MP1	1 1	1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
[			rese	rved	1	r			COMP0								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
В	lit/Field		Nam	ne	Ту	ре	Reset	Des	cription								
	31:26 reserve		ved	RO		0x0	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shoul preserved across a read-modify-write operation.									
	25:16		СОМ	P1	R/	W	0x000	Con	npare 1								
								The	value in result of high-ban	the com	parison					n data. es within	
									e that the value of COMP1 must be greater than or equal to the value COMP0.								
	15:10 reserved			R	0	0x0	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv				
	9:0 COMP0 R/W 0x0			0x000	The The	Compare 0 The value in this field is compared against the ADC conversion data The result of the comparison is used to determine if the data lies wit the low-band region.											

ADC Digital Comparator Range 0 (ADCDCCMP0)

### 13 Universal Asynchronous Receivers/Transmitters (UARTs)

The Stellaris<sup>®</sup> LM3S9B92 controller includes three Universal Asynchronous Receiver/Transmitter (UART) with the following features:

- Programmable baud-rate generator allowing speeds up to 5 Mbps for regular speed (divide by 16) and 10 Mbps for high speed (divide by 8)
- Separate 16x8 transmit (TX) and receive (RX) FIFOs to reduce CPU interrupt service loading
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Standard asynchronous communication bits for start, stop, and parity
- Line-break generation and detection
- Fully programmable serial interface characteristics
  - 5, 6, 7, or 8 data bits
  - Even, odd, stick, or no-parity bit generation/detection
  - 1 or 2 stop bit generation
- IrDA serial-IR (SIR) encoder/decoder providing
  - Programmable use of IrDA Serial Infrared (SIR) or UART input/output
  - Support of IrDA SIR encoder/decoder functions for data rates up to 115.2 Kbps half-duplex
  - Support of normal 3/16 and low-power (1.41-2.23 µs) bit durations
  - Programmable internal clock generator enabling division of reference clock by 1 to 256 for low-power mode bit duration
- Support for communication with ISO 7816 smart cards
- Full modem handshake support (on UART1)
- LIN protocol support
- Standard FIFO-level and End-of-Transmission interrupts
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
  - Separate channels for transmit and receive
  - Receive single request asserted when data is in the FIFO; burst request asserted at programmed FIFO level
Transmit single request asserted when there is space in the FIFO; burst request asserted at programmed FIFO level

# 13.1 Block Diagram

#### Figure 13-1. UART Module Block Diagram

System Clock



# 13.2 Signal Description

The following table lists the external signals of the UART module and describes the function of each. The UART signals are alternate functions for some GPIO signals and default to be GPIO signals at reset, with the exception of the UORx and UOTx pins which default to the UART function. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for these UART signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 427) should be set to choose the UART function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 445) to assign the UART signal to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOS)" on page 404.

## Table 13-1. UART Signals (100LQFP)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
UORx	26	PA0 (1)	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
UOTx	27	PA1 (1)	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
UICTS	2 10 34 50	PE6 (9) PD0 (9) PA6 (9) PJ3 (9)	Ι	TTL	UART module 1 Clear To Send modem flow control input signal.
UIDCD	1 11 35 52	PE7 (9) PD1 (9) PA7 (9) PJ4 (9)	I	TTL	UART module 1 Data Carrier Detect modem status input signal.
U1DSR	47 53	PF0 (9) PJ5 (9)	I	TTL	UART module 1 Data Set Ready modem output control line.
U1DTR	55 100	PJ7 (9) PD7 (9)	0	TTL	UART module 1 Data Terminal Ready modem status input signal.
Ulri	97	PD4 (9)	I	TTL	UART module 1 Ring Indicator modem status input signal.
UIRTS	54 61	PJ6 (9) PF1 (9)	0	TTL	UART module 1 Request to Send modem flow control output line.
UlRx	10 12 23 26 66 92	PD0 (5) PD2 (1) PC6 (5) PA0 (9) PB0 (5) PB4 (7)	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
UlTx	11 13 22 27 67 91	PD1 (5) PD3 (1) PC7 (5) PA1 (9) PB1 (5) PB5 (7)	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
U2Rx	10 19 92 98	PD0 (4) PG0 (1) PB4 (4) PD5 (9)	I	TTL	UART module 2 receive. When in IrDA mode, this signal has IrDA modulation.
U2Tx	6 11 18 99	PE4 (5) PD1 (4) PG1 (1) PD6 (9)	0	TTL	UART module 2 transmit. When in IrDA mode, this signal has IrDA modulation.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

## Table 13-2. UART Signals (108BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
UORx	L3	PA0 (1)	I		UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
UOTx	М3	PA1 (1)	0		UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
U1CTS	A1 G1 L6 M10	PE6 (9) PD0 (9) PA6 (9) PJ3 (9)	I	TTL	UART module 1 Clear To Send modem flow control input signal.
UIDCD	B1 G2 M6 K11	PE7 (9) PD1 (9) PA7 (9) PJ4 (9)	I	TTL	UART module 1 Data Carrier Detect modem status input signal.
U1DSR	M9 K12	PF0 (9) PJ5 (9)	I	TTL	UART module 1 Data Set Ready modem output control line.
U1DTR	L12 A2	PJ7 (9) PD7 (9)	0	TTL	UART module 1 Data Terminal Ready modem status input signal.
UlRI	B5	PD4 (9)	I	TTL	UART module 1 Ring Indicator modem status input signal.
U1RTS	L10 H12	PJ6 (9) PF1 (9)	0	TTL	UART module 1 Request to Send modem flow control output line.
UlRx	G1 H2 L3 E12 A6	PD0 (5) PD2 (1) PC6 (5) PA0 (9) PB0 (5) PB4 (7)	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
UlTx	G2 H1 L2 M3 D12 B7	PD1 (5) PD3 (1) PC7 (5) PA1 (9) PB1 (5) PB5 (7)	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
U2Rx	G1 K1 A6 C6	PD0 (4) PG0 (1) PB4 (4) PD5 (9)	I	TTL	UART module 2 receive. When in IrDA mode, this signal has IrDA modulation.
U2Tx	B2 G2 K2 A3	PE4 (5) PD1 (4) PG1 (1) PD6 (9)	0	TTL	UART module 2 transmit. When in IrDA mode, this signal has IrDA modulation.

Table 13-2. UART Signals (108BGA) (continued)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

# 13.3 Functional Description

Each Stellaris UART performs the functions of parallel-to-serial and serial-to-parallel conversions. It is similar in functionality to a 16C550 UART, but is not register compatible.

The UART is configured for transmit and/or receive via the TXE and RXE bits of the **UART Control** (**UARTCTL**) register (see page 712). Transmit and receive are both enabled out of reset. Before any control registers are programmed, the UART must be disabled by clearing the UARTEN bit in **UARTCTL**. If the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

The UART module also includes a serial IR (SIR) encoder/decoder block that can be connected to an infrared transceiver to implement an IrDA SIR physical layer. The SIR function is programmed using the **UARTCTL** register.

## 13.3.1 Transmit/Receive Logic

The transmit logic performs parallel-to-serial conversion on the data read from the transmit FIFO. The control logic outputs the serial bit stream beginning with a start bit and followed by the data bits (LSB first), parity bit, and the stop bits according to the programmed configuration in the control registers. See Figure 13-2 on page 688 for details.

The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line-break detection are also performed, and their status accompanies the data that is written to the receive FIFO.

#### Figure 13-2. UART Character Frame



#### 13.3.2 Baud-Rate Generation

The baud-rate divisor is a 22-bit number consisting of a 16-bit integer and a 6-bit fractional part. The number formed by these two values is used by the baud-rate generator to determine the bit period. Having a fractional baud-rate divisor allows the UART to generate all the standard baud rates.

The 16-bit integer is loaded through the **UART Integer Baud-Rate Divisor (UARTIBRD)** register (see page 708) and the 6-bit fractional part is loaded with the **UART Fractional Baud-Rate Divisor (UARTFBRD)** register (see page 709). The baud-rate divisor (BRD) has the following relationship to the system clock (where *BRDI* is the integer part of the *BRD* and *BRDF* is the fractional part, separated by a decimal place.)

BRD = BRDI + BRDF = UARTSysClk / (ClkDiv \* Baud Rate)

where UARTSysClk is the system clock connected to the UART, and ClkDiv is either 16 (if HSE in UARTCTL is clear) or 8 (if HSE is set).

The 6-bit fractional number (that is to be loaded into the DIVFRAC bit field in the **UARTFBRD** register) can be calculated by taking the fractional part of the baud-rate divisor, multiplying it by 64, and adding 0.5 to account for rounding errors:

```
UARTFBRD[DIVFRAC] = integer(BRDF * 64 + 0.5)
```

The UART generates an internal baud-rate reference clock at 8x or 16x the baud-rate (referred to as Baud8 and Baud16, depending on the setting of the HSE bit (bit 5) in **UARTCTL**). This reference clock is divided by 8 or 16 to generate the transmit clock, and is used for error detection during receive operations. Note that the state of the HSE bit has no effect on clock generation in ISO 7816 smart card mode (when the SMART bit in the **UARTCTL** register is set).

Along with the **UART Line Control, High Byte (UARTLCRH)** register (see page 710), the **UARTIBRD** and **UARTFBRD** registers form an internal 30-bit register. This internal register is only updated when a write operation to **UARTLCRH** is performed, so any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register for the changes to take effect.

To update the baud-rate registers, there are four possible sequences:

UARTIBRD write, UARTFBRD write, and UARTLCRH write

- UARTFBRD write, UARTIBRD write, and UARTLCRH write
- UARTIBRD write and UARTLCRH write
- UARTFBRD write and UARTLCRH write

#### 13.3.3 Data Transmission

Data received or transmitted is stored in two 16-byte FIFOs, though the receive FIFO has an extra four bits per character for status information. For transmission, data is written into the transmit FIFO. If the UART is enabled, it causes a data frame to start transmitting with the parameters indicated in the **UARTLCRH** register. Data continues to be transmitted until there is no data left in the transmit FIFO. The BUSY bit in the **UART Flag (UARTFR)** register (see page 704) is asserted as soon as data is written to the transmit FIFO (that is, if the FIFO is non-empty) and remains asserted while data is being transmitted. The BUSY bit is negated only when the transmit FIFO is empty, and the last character has been transmitted from the shift register, including the stop bits. The UART can indicate that it is busy even though the UART may no longer be enabled.

When the receiver is idle (the UnRx signal is continuously 1), and the data input goes Low (a start bit has been received), the receive counter begins running and data is sampled on the eighth cycle of Baud16 or fourth cycle of Baud8 depending on the setting of the HSE bit (bit 5) in **UARTCTL** (described in "Transmit/Receive Logic" on page 688).

The start bit is valid and recognized if the UnRx signal is still low on the eighth cycle of Baud16 (HSE clear) or the fourth cycle of Baud 8 (HSE set), otherwise it is ignored. After a valid start bit is detected, successive data bits are sampled on every 16th cycle of Baud16 or 8th cycle of Baud8 (that is, one bit period later) according to the programmed length of the data characters and value of the HSE bit in **UARTCTL**. The parity bit is then checked if parity mode is enabled. Data length and parity are defined in the **UARTLCRH** register.

Lastly, a valid stop bit is confirmed if the UnRx signal is High, otherwise a framing error has occurred. When a full word is received, the data is stored in the receive FIFO along with any error bits associated with that word.

## 13.3.4 Serial IR (SIR)

The UART peripheral includes an IrDA serial-IR (SIR) encoder/decoder block. The IrDA SIR block provides functionality that converts between an asynchronous UART data stream and a half-duplex serial SIR interface. No analog processing is performed on-chip. The role of the SIR block is to provide a digital encoded output and decoded input to the UART. When enabled, the SIR block uses the UnTx and UnRx pins for the SIR protocol. These signals should be connected to an infrared transceiver to implement an IrDA SIR physical layer link. The SIR block can receive and transmit, but it is only half-duplex so it cannot do both at the same time. Transmission must be stopped before data can be received. The IrDA SIR physical layer specifies a minimum 10-ms delay between transmission and reception. The SIR block has two modes of operation:

- In normal IrDA mode, a zero logic level is transmitted as a high pulse of 3/16th duration of the selected baud rate bit period on the output pin, while logic one levels are transmitted as a static LOW signal. These levels control the driver of an infrared transmitter, sending a pulse of light for each zero. On the reception side, the incoming light pulses energize the photo transistor base of the receiver, pulling its output LOW and driving the UART input pin LOW.
- In low-power IrDA mode, the width of the transmitted infrared pulse is set to three times the period of the internally generated IrLPBaud16 signal (1.63 µs, assuming a nominal 1.8432 MHz

frequency) by changing the appropriate bit in the **UARTCR** register. See page 707 for more information on IrDA low-power pulse-duration configuration.

Figure 13-3 on page 690 shows the UART transmit and receive signals, with and without IrDA modulation.





In both normal and low-power IrDA modes:

- During transmission, the UART data bit is used as the base for encoding
- During reception, the decoded bits are transferred to the UART receive logic

The IrDA SIR physical layer specifies a half-duplex communication link, with a minimum 10-ms delay between transmission and reception. This delay must be generated by software because it is not automatically supported by the UART. The delay is required because the infrared receiver electronics might become biased or even saturated from the optical power coupled from the adjacent transmitter LED. This delay is known as latency or receiver setup time.

## 13.3.5 ISO 7816 Support

The UART offers basic support to allow communication with an ISO 7816 smartcard. When bit 3 (SMART) of the **UARTCTL** register is set, the UnTx signal is used as a bit clock, and the UnRx signal is used as the half-duplex communication line connected to the smartcard. A GPIO signal can be used to generate the reset signal to the smartcard. The remaining smartcard signals should be provided by the system design. The maximum clock rate in this mode is system clock / 16.

When using ISO 7816 mode, the **UARTLCRH** register must be set to transmit 8-bit words (WLEN bits 6:5 configured to 0x3) with EVEN parity (PEN set and EPS set). In this mode, the UART automatically uses 2 stop bits, and the STP2 bit of the **UARTLCRH** register is ignored.

If a parity error is detected during transmission, UnRx is pulled Low during the second stop bit. In this case, the UART aborts the transmission, flushes the transmit FIFO and discards any data it contains, and raises a parity error interrupt, allowing software to detect the problem and initiate retransmission of the affected data. Note that the UART does not support automatic retransmission in this case.

## 13.3.6 Modem Handshake Support

This section describes how to configure and use the modem flow control and status signals for UART1 when connected as a DTE (data terminal equipment) or as a DCE (data communications equipment). In general, a modem is a DCE and a computing device that connects to a modem is the DTE.

#### 13.3.6.1 Signaling

The status signals provided by UART1 differ based on whether the UART is used as a DTE or DCE. When used as a DTE, the modem flow control and status signals are defined as:

- <u>UICTS</u> is Clear To Send
- <u>UIDSR</u> is Data Set Ready
- <u>UIDCD</u> is Data Carrier Detect
- <u>UIRI</u> is Ring Indicator
- <u>UIRTS</u> is Request To Send
- **UIDTR** is Data Terminal Ready

When used as a DCE, the the modem flow control and status signals are defined as:

- <u>UICTS</u> is Request To Send
- <u>UIDSR</u> is Data Terminal Ready
- <u>UIRTS</u> is Clear To Send
- <u>UIDTR</u> is Data Set Ready

Note that the support for DCE functions Data Carrier Detect and Ring Indicator are not provided. If these signals are required, their function can be emulated by using a general-purpose I/O signal and providing software support.

#### 13.3.6.2 Flow Control

Flow control can be accomplished by either hardware or software. The following sections describe the different methods.

#### Hardware Flow Control (RTS/CTS)

Hardware flow control between two devices is accomplished by connecting the  $\overline{\text{UIRTS}}$  output to the Clear-To-Send input on the receiving device, and connecting the Request-To-Send output on the receiving device to the  $\overline{\text{UICTS}}$  input.

The  $\overline{\text{UICTS}}$  input controls the transmitter. The transmitter may only transmit data when the  $\overline{\text{UICTS}}$  input is asserted. The  $\overline{\text{UIRTS}}$  output signal indicates the state of the receive FIFO.  $\overline{\text{UICTS}}$  remains asserted until the preprogrammed watermark level is reached, indicating that the Receive FIFO has no space to store additional characters.

The **UARTCTL** register bits 15 (CTSEN) and 14 (RTSEN) specify the flow control mode as shown in Table 13-3 on page 692.

CTSEN	RTSEN	Description
1	1	RTS and CTS flow control enabled
1	0	Only CTS flow control enabled
0	1	Only RTS flow control enabled
0	0	Both RTS and CTS flow control disabled

#### Table 13-3. Flow Control Mode

Note that when RTSEN is 1, software cannot modify the UIRTS output value through the UARTCTL register Request to Send (RTS) bit, and the status of the RTS bit should be ignored.

#### Software Flow Control (Modem Status Interrupts)

Software flow control between two devices is accomplished by using interrupts to indicate the status of the UART. Interrupts may be generated for the <u>UIDSR</u>, <u>UIDCD</u>, <u>UICTS</u>, and <u>UIRT</u> signals using bits 3:0 of the **UARTIM** register, respectively. The raw and masked interrupt status may be checked using the **UARTRIS** and **UARTMIS** register. These interrupts may be cleared using the **UARTICR** register.

#### 13.3.7 LIN Support

The UART module offers hardware support for the LIN protocol as either a master or a slave. The LIN mode is enabled by setting the LIN bit in the **UARTCTL** register. A LIN message is identified by the use of a Sync Break at the beginning of the message. The Sync Break is a transmission of a series of 0s. The Sync Break is followed by the Sync data field (0x55). Figure 13-4 on page 692 illustrates the structure of a LIN message.



#### Figure 13-4. LIN Message

The UART should be configured as followed to operate in LIN mode:

- 1. Configure the UART for 1 start bit, 8 data bits, no parity, and 1 stop bit. Enable the Transmit FIFO.
- 2. Set the LIN bit in the UARTCTL register.

When preparing to send a LIN message, the TXFIFO should contain the Sync data (0x55) at FIFO location 0 and the Identifier data at location 1, followed by the data to be transmitted, and with the checksum in the final FIFO entry.

#### 13.3.7.1 LIN Master

The UART is enabled to be the LIN master by setting the MASTER bit in the UARTLCTL register. The length of the Sync Break is programmable using the BLEN field in the UARTLCTL register and can be 13-16 bits (baud clock cycles).

#### 13.3.7.2 LIN Slave

The LIN UART slave is required to adjust its baud rate to that of the LIN master. In slave mode, the LIN UART recognizes the Sync Break, which must be at least 13 bits in duration. A timer is provided to capture timing data on the 1st and 5th falling edges of the Sync field so that the baud rate can be adjusted to match the master.

After detecting a Sync Break, the UART waits for the synchronization field. The first falling edge generates an interrupt using the LMEIRIS bit in the **UARTRIS** register, and the timer value is captured and stored in the **UARTLSS** register (T1). On the fifth falling edge, a second interrupt is generated using the LME5RIS bit in the **UARTRIS** register, and the timer value is captured again (T2). The actual baud rate can be calculated using (T2-T1)/8, and the local baud rate should be adjusted as needed. Figure 13-5 on page 693 illustrates the synchronization field.

#### Figure 13-5. LIN Synchronization Field



## 13.3.8 FIFO Operation

The UART has two 16x8 FIFOs; one for transmit and one for receive. Both FIFOs are accessed via the **UART Data (UARTDR)** register (see page 699). Read operations of the **UARTDR** register return a 12-bit value consisting of 8 data bits and 4 error flags while write operations place 8-bit data in the transmit FIFO.

Out of reset, both FIFOs are disabled and act as 1-byte-deep holding registers. The FIFOs are enabled by setting the FEN bit in **UARTLCRH** (page 710).

FIFO status can be monitored via the **UART Flag (UARTFR)** register (see page 704) and the **UART Receive Status (UARTRSR)** register. Hardware monitors empty, full and overrun conditions. The **UARTFR** register contains empty and full flags (TXFE, TXFF, RXFE, and RXFF bits), and the **UARTRSR** register shows overrun status via the OE bit. If the FIFOs are disabled, the empty and full flags are set according to the status of the 1-byte-deep holding registers.

The trigger points at which the FIFOs generate interrupts is controlled via the **UART Interrupt FIFO Level Select (UARTIFLS)** register (see page 716). Both FIFOs can be individually configured to trigger interrupts at different levels. Available configurations include  $\frac{1}{6}$ ,  $\frac{1}{4}$ ,  $\frac{1}{2}$ ,  $\frac{3}{4}$ , and  $\frac{7}{6}$ . For example,

if the ¼ option is selected for the receive FIFO, the UART generates a receive interrupt after 4 data bytes are received. Out of reset, both FIFOs are configured to trigger an interrupt at the ½ mark.

#### 13.3.9 Interrupts

The UART can generate interrupts when the following conditions are observed:

- Overrun Error
- Break Error
- Parity Error
- Framing Error
- Receive Timeout
- Transmit (when condition defined in the TXIFLSEL bit in the UARTIFLS register is met, or if the EOT bit in UARTCTL is set, when the last bit of all transmitted data leaves the serializer)
- Receive (when condition defined in the RXIFLSEL bit in the UARTIFLS register is met)

All of the interrupt events are ORed together before being sent to the interrupt controller, so the UART can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine by reading the **UART Masked Interrupt Status (UARTMIS)** register (see page 726).

The interrupt events that can trigger a controller-level interrupt are defined in the **UART Interrupt Mask (UARTIM)** register (see page 718) by setting the corresponding IM bits. If interrupts are not used, the raw interrupt status is always visible via the **UART Raw Interrupt Status (UARTRIS)** register (see page 722).

Interrupts are always cleared (for both the **UARTMIS** and **UARTRIS** registers) by writing a 1 to the corresponding bit in the **UART Interrupt Clear (UARTICR)** register (see page 730).

The receive timeout interrupt is asserted when the receive FIFO is not empty, and no further data is received over a 32-bit period. The receive timeout interrupt is cleared either when the FIFO becomes empty through reading all the data (or by reading the holding register), or when a 1 is written to the corresponding bit in the **UARTICR** register.

The receive interrupt changes state when one of the following events occurs:

- If the FIFOs are enabled and the receive FIFO reaches the programmed trigger level, the RXRIS bit is set. The receive interrupt is cleared by reading data from the receive FIFO until it becomes less than the trigger level, or by clearing the interrupt by writing a 1 to the RXIC bit.
- If the FIFOs are disabled (have a depth of one location) and data is received thereby filling the location, the RXRIS bit is set. The receive interrupt is cleared by performing a single read of the receive FIFO, or by clearing the interrupt by writing a 1 to the RXIC bit.

The transmit interrupt changes state when one of the following events occurs:

If the FIFOs are enabled and the transmit FIFO progresses through the programmed trigger level, the TXRIS bit is set. The transmit interrupt is based on a transition through level, therefore the FIFO must be written past the programmed trigger level otherwise no further transmit interrupts will be generated. The transmit interrupt is cleared by writing data to the transmit FIFO until it becomes greater than the trigger level, or by clearing the interrupt by writing a 1 to the TXIC bit. If the FIFOs are disabled (have a depth of one location) and there is no data present in the transmitters single location, the TXRIS bit is set. It is cleared by performing a single write to the transmit FIFO, or by clearing the interrupt by writing a 1 to the TXIC bit.

#### 13.3.10 Loopback Operation

The UART can be placed into an internal loopback mode for diagnostic or debug work by setting the LBE bit in the **UARTCTL** register (see page 712). In loopback mode, data transmitted on the UnTx output is received on the UnRx input. Note that the LBE bit should be set before the UART is enabled.

## 13.3.11 DMA Operation

The UART provides an interface to the  $\mu$ DMA controller with separate channels for transmit and receive. The DMA operation of the UART is enabled through the **UART DMA Control** (**UARTDMACTL**) register. When DMA operation is enabled, the UART asserts a DMA request on the receive or transmit channel when the associated FIFO can transfer data. For the receive channel, a single transfer request is asserted whenever any data is in the receive FIFO. A burst transfer request is asserted whenever the amount of data in the receive FIFO is at or above the FIFO trigger level configured in the **UARTIFLS** register. For the transmit channel, a single transfer request is asserted whenever there is at least one empty location in the transmit FIFO. The burst request is asserted whenever the transmit FIFO contains fewer characters than the FIFO trigger level. The single and burst DMA transfer requests are handled automatically by the  $\mu$ DMA controller depending on how the DMA channel is configured.

To enable DMA operation for the receive channel, set the RXDMAE bit of the **DMA Control** (UARTDMACTL) register. To enable DMA operation for the transmit channel, set the TXDMAE bit of the UARTDMACTL register. The UART can also be configured to stop using DMA for the receive channel if a receive error occurs. If the DMAERR bit of the UARTDMACR register is set and a receive error occurs, the DMA receive requests are automatically disabled. This error condition can be cleared by clearing the appropriate UART error interrupt.

If DMA is enabled, then the  $\mu$ DMA controller triggers an interrupt when a transfer is complete. The interrupt occurs on the UART interrupt vector. Therefore, if interrupts are used for UART operation and DMA is enabled, the UART interrupt handler must be designed to handle the  $\mu$ DMA completion interrupt.

See "Micro Direct Memory Access ( $\mu$ DMA)" on page 345 for more details about programming the  $\mu$ DMA controller.

# **13.4** Initialization and Configuration

To enable and initialize the UART, the following steps are necessary:

- 1. The peripheral clock must be enabled by setting the UARTO, UART1, or UART2 bits in the RCGC1 register (see page 280).
- 2. The clock to the appropriate GPIO module must be enabled via the **RCGC2** register in the System Control module (see page 292).
- **3.** Set the GPIO AFSEL bits for the appropriate pins (see page 427). To determine which GPIOs to configure, see Table 24-4 on page 1253.
- **4.** Configure the GPIO current level and/or slew rate as specified for the mode selected (see page 429 and page 437).

5. Configure the PMCn fields in the **GPIOPCTL** register to assign the UART signals to the appropriate pins (see page 445 and Table 24-5 on page 1262).

To use the UART, the peripheral clock must be enabled by setting the appropriate bit in the **RCGC1** register (page 280). In addition, the clock to the appropriate GPIO module must be enabled via the **RCGC2** register (page 292) in the System Control module. To find out which GPIO port to enable, refer to Table 24-5 on page 1262.

This section discusses the steps that are required to use a UART module. For this example, the UART clock is assumed to be 20 MHz, and the desired UART configuration is:

- 115200 baud rate
- Data length of 8 bits
- One stop bit
- No parity
- FIFOs disabled
- No interrupts

The first thing to consider when programming the UART is the baud-rate divisor (BRD), because the **UARTIBRD** and **UARTFBRD** registers must be written before the **UARTLCRH** register. Using the equation described in "Baud-Rate Generation" on page 688, the BRD can be calculated:

BRD = 20,000,000 / (16 \* 115,200) = 10.8507

which means that the DIVINT field of the **UARTIBRD** register (see page 708) should be set to 10 decimal or 0xA. The value to be loaded into the **UARTFBRD** register (see page 709) is calculated by the equation:

UARTFBRD[DIVFRAC] = integer( $0.8507 \times 64 + 0.5$ ) = 54

With the BRD values in hand, the UART configuration is written to the module in the following order:

- 1. Disable the UART by clearing the UARTEN bit in the UARTCTL register.
- 2. Write the integer portion of the BRD to the **UARTIBRD** register.
- 3. Write the fractional portion of the BRD to the UARTFBRD register.
- **4.** Write the desired serial parameters to the **UARTLCRH** register (in this case, a value of 0x0000.0060).
- **5.** Optionally, configure the µDMA channel (see "Micro Direct Memory Access (µDMA)" on page 345) and enable the DMA option(s) in the **UARTDMACTL** register.
- 6. Enable the UART by setting the UARTEN bit in the **UARTCTL** register.

## 13.5 Register Map

Table 13-4 on page 697 lists the UART registers. The offset listed is a hexadecimal increment to the register's address, relative to that UART's base address:

■ UART0: 0x4000.C000

- UART1: 0x4000.D000
- UART2: 0x4000.E000

Note that the UART module clock must be enabled before the registers can be programmed (see page 280). There must be a delay of 3 system clocks after the UART module clock is enabled before any UART module registers are accessed.

**Note:** The UART must be disabled (see the UARTEN bit in the **UARTCTL** register on page 712) before any of the control registers are reprogrammed. When the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

Offset	Name	Туре	Reset	Description	See page
0x000	UARTDR	R/W	0x0000.0000	UART Data	699
0x004	UARTRSR/UARTECR	R/W	0x0000.0000	UART Receive Status/Error Clear	701
0x018	UARTFR	RO	0x0000.0090	UART Flag	704
0x020	UARTILPR	R/W	0x0000.0000	UART IrDA Low-Power Register	707
0x024	UARTIBRD	R/W	0x0000.0000	UART Integer Baud-Rate Divisor	708
0x028	UARTFBRD	R/W	0x0000.0000	UART Fractional Baud-Rate Divisor	709
0x02C	UARTLCRH	R/W	0x0000.0000	UART Line Control	710
0x030	UARTCTL	R/W	0x0000.0300	UART Control	712
0x034	UARTIFLS	R/W	0x0000.0012	UART Interrupt FIFO Level Select	716
0x038	UARTIM	R/W	0x0000.0000	UART Interrupt Mask	718
0x03C	UARTRIS	RO	0x0000.0000	UART Raw Interrupt Status	722
0x040	UARTMIS	RO	0x0000.0000	UART Masked Interrupt Status	726
0x044	UARTICR	W1C	0x0000.0000	UART Interrupt Clear	730
0x048	UARTDMACTL	R/W	0x0000.0000	UART DMA Control	732
0x090	UARTLCTL	R/W	0x0000.0000	UART LIN Control	733
0x094	UARTLSS	RO	0x0000.0000	UART LIN Snap Shot	734
0x098	UARTLTIM	RO	0x0000.0000	UART LIN Timer	735
0xFD0	UARTPeriphID4	RO	0x0000.0000	UART Peripheral Identification 4	736
0xFD4	UARTPeriphID5	RO	0x0000.0000	UART Peripheral Identification 5	737
0xFD8	UARTPeriphID6	RO	0x0000.0000	UART Peripheral Identification 6	738
0xFDC	UARTPeriphID7	RO	0x0000.0000	UART Peripheral Identification 7	739
0xFE0	UARTPeriphID0	RO	0x0000.0060	UART Peripheral Identification 0	740
0xFE4	UARTPeriphID1	RO	0x0000.0000	UART Peripheral Identification 1	741
0xFE8	UARTPeriphID2	RO	0x0000.0018	UART Peripheral Identification 2	742
0xFEC	UARTPeriphID3	RO	0x0000.0001	UART Peripheral Identification 3	743

#### Table 13-4. UART Register Map

Offset	Name	Туре	Reset	Description	See page
0xFF0	UARTPCellID0	RO	0x0000.000D	UART PrimeCell Identification 0	744
0xFF4	UARTPCellID1	RO	0x0000.00F0	UART PrimeCell Identification 1	745
0xFF8	UARTPCellID2	RO	0x0000.0005	UART PrimeCell Identification 2	746
0xFFC	UARTPCellID3	RO	0x0000.00B1	UART PrimeCell Identification 3	747

#### Table 13-4. UART Register Map (continued)

# 13.6 Register Descriptions

The remainder of this section lists and describes the UART registers, in numerical order by address offset.

## Register 1: UART Data (UARTDR), offset 0x000

Important: This register is read-sensitive. See the register description for details.

This register is the data register (the interface to the FIFOs).

For transmitted data, if the FIFO is enabled, data written to this location is pushed onto the transmit FIFO. If the FIFO is disabled, data is stored in the transmitter holding register (the bottom word of the transmit FIFO). A write to this register initiates a transmission from the UART.

For received data, if the FIFO is enabled, the data byte and the 4-bit status (break, frame, parity, and overrun) is pushed onto the 12-bit wide receive FIFO. If the FIFO is disabled, the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO). The received data can be retrieved by reading this register.

UART UART UART Offsel	0 base: 0 1 base: 0 2 base: 0 1 0x000 R/W, rese	x4000.C x4000.D x4000.E	000 000 000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•					•		rese	erved	1	1	1			1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•	rese	rved		OE	BE	PE	FE		1	8	DA	ATA		1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	e	Ту	ре	Reset	Des	cription							
:	31:12		reserv	ved	R	0	0x0000.0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	11		OE		R	0	0	UAF	RT Overr	un Error						
								Val	ue Desc	ription						
								1	New data		s receiv	ed when	the FIFC	) was ful	ll, resulti	ng in
								0	No d	ata has l	been los	t due to	a FIFO c	overrun.		
	10		BE		R	0	0	UAF	RT Break	Error						
								Val	ue Desc	ription						
								1	data	input wa	s held Lo	been de ow for lor , data, pa	nger than	a full-wo	ord trans	
								0	No b	reak cor	dition ha	as occuri	red			
								the FIF	FIFO. W O. The n	hen a br ext chara	eak occu acter is o	ssociated urs, only only enal and the r	one 0 ch oled afte	aracter is	s loaded eived da	l into the ita input

UART Data (UARTDR)

Bit/Field	Name	Туре	Reset	Description
9	PE	RO	0	UART Parity Error
				Value Description
				1 The parity of the received data character does not match the parity defined by bits 2 and 7 of the <b>UARTLCRH</b> register.
				0 No parity error has occurred
				In FIFO mode, this error is associated with the character at the top of the FIFO.
8	FE	RO	0	UART Framing Error
				Value Description
				1 The received character does not have a valid stop bit (a valid stop bit is 1).
				0 No framing error has occurred
7:0	DATA	R/W	0x00	Data Transmitted or Received
	2.000		0.100	Data that is to be transmitted via the UART is written to this field.
				When read, this field contains the data that was received by the UART.

# Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004

The **UARTRSR/UARTECR** register is the receive status register/error clear register.

In addition to the **UARTDR** register, receive status can also be read from the **UARTRSR** register. If the status is read from this register, then the status information corresponds to the entry read from **UARTDR** prior to reading **UARTRSR**. The status information for overrun is set immediately when an overrun condition occurs.

The **UARTRSR** register cannot be written.

A write of any value to the **UARTECR** register clears the framing, parity, break, and overrun errors. All the bits are cleared on reset.

#### **Read-Only Status Register**

#### UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x004 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	ı	і і і		1 1	rese	rved			1	r 1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		ı ı		erved					I	OE	BE	PE	FE
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Sit/Field 31:4 3		Nan resen OE	ved	Typ RC RC	0 C	Reset x0000.00	00 Soft com pres	cription ware sho patibility served ac RT Overr	with futu cross a re	ire prod	ucts, the	value of	a reserv		
	3		UE	-		J	0									
								Valu	ue Desc	ription						
								1	New data		s receive	ed when	the FIFC	) was ful	ll, resulti	ng in
								0	No da	ata has b	been los	t due to	a FIFO c	overrun.		
								This	bit is cle	ared by	a write	to UART	ECR.			
								the l	FIFO co FIFO is f CPU mu	ull, only	the cont	ents of th	ne shift r	egister a	ire overv	

Bit/Field	Name	Туре	Reset	Description
2	BE	RO	0	UART Break Error
				Value Description
				A break condition has been detected, indicating that the receive data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits).
				0 No break condition has occurred
				This bit is cleared to 0 by a write to <b>UARTECR</b> .
				In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the receive data input goes to a 1 (marking state) and the next valid start bit is received.
1	PE	RO	0	UART Parity Error
				Value Description
				1 The parity of the received data character does not match the parity defined by bits 2 and 7 of the <b>UARTLCRH</b> register.
				0 No parity error has occurred
				This bit is cleared to 0 by a write to <b>UARTECR</b> .
0	FE	RO	0	UART Framing Error
				Value Description
				1 The received character does not have a valid stop bit (a valid stop bit is 1).
				0 No framing error has occurred
				This bit is cleared to 0 by a write to <b>UARTECR</b> .
				In FIFO mode, this error is associated with the character at the top of the FIFO.

#### Write-Only Error Clear Register

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x004 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	•		1		rese	rved		•				1	
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			<u>_</u>	rese	rved	<u>_</u>		L				DA	TA		1	
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	WO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DATA	WO	0x00	Error Clear A write to this register of any data clears the framing, parity, break, and overrun flags.

UART Flag (UARTFR)

# Register 3: UART Flag (UARTFR), offset 0x018

The **UARTFR** register is the flag register. After reset, the TXFF, RXFF, and BUSY bits are 0, and TXFE and RXFE bits are 1. The RI, DCD, DSR and CTS bits indicate the modem flow control and status. Note that the modem bits are only implemented on UART1 and are reserved on UART0 and UART2.

UART UART Offsel	1 base: ( 2 base: ( 0x018	0x4000.C 0x4000.D 0x4000.E 0x4000.E	000 000													
туре	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Г	ï			· · · ·			т т	rese	erved	r i		I		r	r	
<b>L</b> Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				reserved				RI	TXFE	RXFF	TXFF	RXFE	BUSY	DCD	DSR	CTS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:9		reser	ved	R	0	0x0000.00	com	tware sho npatibility served ac	with futu	ure produ	ucts, the	value of	a reserv		
	8		RI		R	0	0	Ring	g Indicate	or						
								Val	ue Desc	ription						
								1		U1RI sig	nal is as	serted.				
								0	The	U1RI sig	nal is no	t asserte	ed.			
									s bit is im RT2.	plemente	ed only c	on UART	1 and is	reserved	d for UAF	RT0 and
	7		TXF	E	R	0	1	UAF	RT Trans	mit FIFC	Empty					
									meaning RTLCRH			nds on th	ne state o	of the FE	n bit in t	he
								Val	ue Desc	ription						
								1	If the is err	FIFO is npty.	disabled	l (fen is	0), the t	ransmit	holding r	egister
									If the	FIFO is	enabled	(fen is	1), the tr	ransmit F	FIFO is e	empty.
								0	The f	transmitt	er has d	ata to tra	ansmit.			

Bit/Field	Name	Туре	Reset	Description
6	RXFF	RO	0	UART Receive FIFO Full The meaning of this bit depends on the state of the FEN bit in the <b>UARTLCRH</b> register.
				Value Description
				1 If the FIFO is disabled (FEN is 0), the receive holding register is full.
				If the FIFO is enabled (FEN is 1), the receive FIFO is full.
				0 The receiver can receive data.
5	TXFF	RO	0	UART Transmit FIFO Full
				The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register.
				Value Description
				1 If the FIFO is disabled (FEN is 0), the transmit holding register is full.
				If the FIFO is enabled (FEN is 1), the transmit FIFO is full.
				0 The transmitter is not full.
4	RXFE	RO	1	UART Receive FIFO Empty
				The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register.
				Value Description
				1 If the FIFO is disabled (FEN is 0), the receive holding register is empty.
				If the FIFO is enabled (FEN is 1), the receive FIFO is empty.
				0 The receiver is not empty.
3	BUSY	RO	0	UART Busy
				Value Description
				1 The UART is busy transmitting data. This bit remains set until the complete byte, including all stop bits, has been sent from the shift register.
				0 The UART is not busy.
				This bit is set as soon as the transmit FIFO becomes non-empty (regardless of whether UART is enabled).
2	DCD	RO	0	Data Carrier Detect
				Value Description
				1 The uldcd signal is asserted.
				0 The UIDCD signal is not asserted.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.

Bit/Field	Name	Туре	Reset	Description
1	DSR	RO	0	Data Set Ready
				<ul> <li>Value Description</li> <li>1 The UIDSR signal is asserted.</li> <li>0 The UIDSR signal is not asserted.</li> </ul>
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.
0	CTS	RO	0	Clear To Send
				Value Description
				1 The UICTS signal is asserted.
				0 The UICTS signal is not asserted.
				This bit is implemented only on UART1 and is reserved for UART0 and

UART2.

## Register 4: UART IrDA Low-Power Register (UARTILPR), offset 0x020

The **UARTILPR** register stores the 8-bit low-power counter divisor value used to derive the low-power SIR pulse width clock by dividing down the system clock (SysClk). All the bits are cleared when reset.

The internal IrLPBaud16 clock is generated by dividing down SysClk according to the low-power divisor value written to **UARTILPR**. The duration of SIR pulses generated when low-power mode is enabled is three times the period of the IrLPBaud16 clock. The low-power divisor value is calculated as follows:

ILPDVSR = SysClk / F<sub>IrLPBaud16</sub>

where  $F_{IrLPBaud16}$  is nominally 1.8432 MHz.

The divisor must be programmed such that  $1.42 \text{ MHz} < F_{IrLPBaud16} < 2.12 \text{ MHz}$ , resulting in a low-power pulse duration of  $1.41-2.11 \mu s$  (three times the period of IrLPBaud16). The minimum frequency of IrLPBaud16 ensures that pulses less than one period of IrLPBaud16 are rejected, but pulses greater than 1.4  $\mu s$  are accepted as valid pulses.

**Note:** Zero is an illegal value. Programming a zero value results in no IrLPBaud16 pulses being generated.

UART IrDA Low-Power Register (UARTILPR)

UAF	ki irda	LOW-P	ower Re	egister (	(UAR IIL	PR)										
UAR UAR Offse	Γ1 base: Γ2 base: t 0x020	0x4000.C 0x4000.D 0x4000.E et 0x0000	000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	1 1 1		1 1	rese	rved		I	1	1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	erved							ILPD	VSR	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field		Nan	ne	Тур	be	Reset	Des	cription							
	31:8		reser	ved	R	C	0x0000.00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv		
	7:0		ILPD\	/SR	R/\	N	0x00		Low-Po			w-powe	r divisor	value.		

## Register 5: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024

The **UARTIBRD** register is the integer part of the baud-rate divisor value. All the bits are cleared on reset. The minimum possible divide ratio is 1 (when **UARTIBRD**=0), in which case the **UARTFBRD** register is ignored. When changing the **UARTIBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 688 for configuration details.

UART Integer Baud-Rate Divisor (UARTIBRD)

UAR UAR Offse	T0 base: ( T1 base: ( T2 base: ( et 0x024 R/W, rese	0x4000.E 0x4000.E	0000 E000										
	31	30	29	28	27	26	25	24	23	22	21	20	19
			1	1	1	1	т т	rese	erved	I	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3
			1	1		1	1 1	DI	/INT	1	1	1	1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	pe	Reset	Des	scription				
	31:16		reser	ved	R	0	0x0000	Sof	tware sho	ould not	rely on t	he value	of a re

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

15:0	DIVINT	R/W	0x0000	Integer Baud-Rate Divisor
				U

16

RO

0

0

R/W

0

18

RO

0

2

R/W

0

17

RO

0

1

R/W

0

## Register 6: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028

The **UARTFBRD** register is the fractional part of the baud-rate divisor value. All the bits are cleared on reset. When changing the **UARTFBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 688 for configuration details.

UART Fractional Baud-Rate Divisor (UARTFBRD)

UAR UAR UAR Offse	Γ0 base: Γ1 base: Γ2 base: t 0x028 R/W, res	0x4000. 0x4000. 0x4000.	C000 D000 E000				,									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[		l	T	ſ	1 1 1		Î Î	rese	rved		ſ	1	1	1	1	ľ
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•	1	reser	rved			· ·			•	DIVF	RAC	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	it/Field		Na	me	Тур	ре	Reset	Des	cription							
	31:6		rese	nucd	R	$\mathbf{r}$	0x0000.000	Soft	ware sho	uld not	roly on t	ho voluo	of a ros	onvod bil		vido
	51.0		1636	iveu		0	0,0000.000	com	patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	
	5:0		DIVF	RAC	R/	W	0x0	Frac	ctional Ba	ud-Rate	e Divisor					

## Register 7: UART Line Control (UARTLCRH), offset 0x02C

The **UARTLCRH** register is the line control register. Serial parameters such as data length, parity, and stop bit selection are implemented in this register.

When updating the baud-rate divisor (UARTIBRD and/or UARTIFRD), the UARTLCRH register must also be written. The write strobe for the baud-rate divisor registers is tied to the UARTLCRH register.

#### UART Line Control (UARTLCRH)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x02C Type R/W, reset 0x0000.0000

71	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	r		1			Î	1 1	rese	erved	I	1	1	r		I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Neset				12	11	10	9	8	7	6	5		3	2		0
ſ	15	14	13 I	1	rved	10		0	sps	1	D LEN	4 FEN	STP2	EPS	1 PEN	BRK
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	scription							
	31:8		reserv	ved	R	0	0x0000.00		tware sh							
									npatibility served a						ed bit sł	nould be
				_	_								oporado			
	7		SPS	S	R/	W	0		RT Stick	-					h:t:= t==	:44l
									en bits 1, checked							
									ty bit is t							
								Whe	en this b	t is clea	red, stick	c parity is	disable	d.		
	6:5		WLE	IN	R/	W	0x0	UAF	RT Word	Length						
									bits indi		number	of data I	oits trans	mitted o	r receive	ed in a
								fran	ne as foll	ows:						
								Val	ue Desc	ription						
								0x0		s (defaul	t)					
								0x1								
								0x2								
								0x3	3 8 bits	6						
							0									
	4		FEI	N	R/	vv	0	UAI	RT Enab	e FIFOs	;					
								Val	ue Desc	ription						
								1				ive FIFO				
								0				ed (Char egisters.		de). The	FIFOsk	become
							1-0y	c-ueep i		cylatel a						

Bit/Field	Name	Туре	Reset	Description
3	STP2	R/W	0	UART Two Stop Bits Select
				Value Description
				1 Two stop bits are transmitted at the end of a frame. The receive logic does not check for two stop bits being received.
				When in 7816 smartcard mode (the SMART bit is set in the <b>UARTCTL</b> register), the number of stop bits is forced to 2.
				0 One stop bit is transmitted at the end of a frame.
2	EPS	R/W	0	UART Even Parity Select
				Value Description
				Even parity generation and checking is performed during transmission and reception, which checks for an even number of 1s in data and parity bits.
				0 Odd parity is performed, which checks for an odd number of 1s.
				This bit has no effect when parity is disabled by the $\ensuremath{\mathtt{PEN}}$ bit.
1	PEN	R/W	0	UART Parity Enable
				Value Description
				1 Parity checking and generation is enabled.
				0 Parity is disabled and no parity bit is added to the data frame.
0	BRK	R/W	0	UART Send Break
				Value Description
				A Low level is continually output on the UnTx signal, after completing transmission of the current character. For the proper execution of the break command, software must set this bit for at least two frames (character periods).
				0 Normal use.

## Register 8: UART Control (UARTCTL), offset 0x030

The **UARTCTL** register is the control register. All the bits are cleared on reset except for the Transmit Enable (TXE) and Receive Enable (RXE) bits, which are set.

To enable the UART module, the UARTEN bit must be set. If software requires a configuration change in the module, the UARTEN bit must be cleared before the configuration changes are written. If the UART is disabled during a transmit or receive operation, the current transaction is completed prior to the UART stopping.

Note that bits [15:14,11:10] are only implemented on UART1. These bits are reserved on UART0 and UART2.

- **Note:** The **UARTCTL** register should not be changed while the UART is enabled or else the results are unpredictable. The following sequence is recommended for making changes to the **UARTCTL** register.
  - 1. Disable the UART.
  - 2. Wait for the end of transmission or reception of the current character.
  - 3. Flush the transmit FIFO by clearing bit 4 (FEN) in the line control register (UARTLCRH).
  - 4. Reprogram the control register.

RO

0x0000

5. Enable the UART.

UAF	RT Con	trol (UA	RTCTL	)												
UAR UAR Offse	T1 base: T2 base: et 0x030	0x4000.C 0x4000.D 0x4000.E et 0x0000	000 000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		<b>I</b> 1	I	r	1	[	1 1	rese	rved				1 I	r	r	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CTSEN	RTSEN	rese	rved	RTS	DTR	RXE	TXE	LBE	LIN	HSE	EOT	SMART	SIRLP	SIREN	UARTEN
Туре	R/W	R/W	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

31:16

reserved

Bit/Field	Name	Туре	Reset	Description
15	CTSEN	R/W	0	Enable Clear To Send
				Value Description
				1 CTS hardware flow control is enabled. Data is only transmitted when the UICTS signal is asserted.
				0 CTS hardware flow control is disabled.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.
14	RTSEN	R/W	0	Enable Request to Send
				Value Description
				<ol> <li>RTS hardware flow control is enabled. Data is only requested (by asserting UIRTS) when the receive FIFO has available entries.</li> </ol>
				0 RTS hardware flow control is disabled.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.
13:12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	RTS	R/W	0	Request to Send
				When RTSEN is clear, the status of this bit is reflected on the UIRTS signal. If RTSEN is set, this bit is ignored on a write and should be ignored on read.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.
10	DTR	R/W	0	Data Terminal Ready
				This bit sets the state of the UIDTR output.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.
9	RXE	R/W	1	UART Receive Enable
				Value Description
				1 The receive section of the UART is enabled.
				0 The receive section of the UART is disabled.
				If the UART is disabled in the middle of a receive, it completes the current character before stopping.
				<b>Note:</b> To enable reception, the UARTEN bit must also be set.

Bit/Field	Name	Туре	Reset	Description
8	TXE	R/W	1	UART Transmit Enable
				Value Description
				1 The transmit section of the UART is enabled.
				0 The transmit section of the UART is disabled.
				If the UART is disabled in the middle of a transmission, it completes the current character before stopping.
				<b>Note:</b> To enable transmission, the UARTEN bit must also be set.
7	LBE	R/W	0	UART Loop Back Enable
				Value Description
				1 The UnTx path is fed through the UnRx path.
				0 Normal operation.
6	LIN	R/W	0	LIN Mode Enable
				Value Description
				1 The UART operates in LIN mode.
				0 Normal operation.
5	HSE	R/W	0	High-Speed Enable
				Value Description
				0 The UART is clocked using the system clock divided by 16.
				1 The UART is clocked using the system clock divided by 8.
				<b>Note:</b> System clock used is also dependent on the baud-rate divisor configuration (see page 708) and page 709).
				The state of this bit has no effect on clock generation in ISO 7816 smart card mode (the SMART bit is set).
4	EOT	R/W	0	End of Transmission
			-	This bit determines the behavior of the TXRIS bit in the <b>UARTRIS</b> register.
				Value Description
				<ol> <li>The TXRIS bit is set only after all transmitted data, including stop bits, have cleared the serializer.</li> </ol>
				<ul> <li>The TXRIS bit is set when the transmit FIFO condition specified in UARTIFLS is met.</li> </ul>

Bit/Field	Name	Туре	Reset	Description		
3	SMART	R/W	0	ISO 7816 Smart Card Support		
				Value Description		
				1 The UART operates in Smart Card mode.		
				0 Normal operation.		
				The application must ensure that it sets 8-bit word length (WLEN set to 0x3) and even parity (PEN set to 1, EPS set to 1, SPS set to 0) in <b>UARTLCRH</b> when using ISO 7816 mode.		
				In this mode, the value of the STP2 bit in <b>UARTLCRH</b> is ignored and the number of stop bits is forced to 2. Note that the UART does not support automatic retransmission on parity errors. If a parity error is detected on transmission, all further transmit operations are aborted and software must handle retransmission of the affected byte or message.		
2	SIRLP	R/W	0	UART SIR Low-Power Mode		
				This bit selects the IrDA encoding mode.		
				Value Description		
				1 The UART operates in SIR Low-Power mode. Low-level bits are transmitted with a pulse width which is 3 times the period of the IrLPBaud16 input signal, regardless of the selected bit rate.		
				0 Low-level bits are transmitted as an active High pulse with a width of 3/16th of the bit period.		
				Setting this bit uses less power, but might reduce transmission distances. See page 707 for more information.		
1	SIREN	R/W	0	UART SIR Enable		
				Value Description		
				1 The IrDA SIR block is enabled, and the UART will transmit and receive data using SIR protocol.		
				0 Normal operation.		
0	UARTEN	R/W	0	UART Enable		
				Value Description		
				1 The UART is enabled.		
				0 The UART is disabled.		
				If the UART is disabled in the middle of transmission or reception, it completes the current character before stopping.		

UART Interrupt FIFO Level Select (UARTIFLS)

UART0 base: 0x4000.C000

## Register 9: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034

The **UARTIFLS** register is the interrupt FIFO level select register. You can use this register to define the FIFO level at which the TXRIS and RXRIS bits in the **UARTRIS** register are triggered.

The interrupts are generated based on a transition through a level rather than being based on the level. That is, the interrupts are generated when the fill level progresses through the trigger level. For example, if the receive trigger level is set to the half-way mark, the interrupt is triggered as the module is receiving the 9th character.

Out of reset, the TXIFLSEL and RXIFLSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.

UAR <sup>®</sup> Offse	T1 base: ( T2 base: ( t 0x034 R/W, rese	0x4000.E	000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			T	1	ı — — — — — — — — — — — — — — — — — — —		1 1	reserve	ed	1	1	1	r L	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ſ	T	1	rese	rved	1 1			T		RXIFLSEL	r		I TXIFLSEL	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0
E	31:6		Nan reser		Ty R		Reset 0x0000.00	compa	are sh atibility	/ with fut		ucts, the	value of	f a reserv	t. To prov ved bit sh	
	5:3		RXIFL	SEL	R/	W	0x2	UART	Rece	ive Interi	rupt FIFC	D Level S	Select			
								The tr	igger (	points for	r the rece	eive inter	rupt are	as follow	VS:	
								Valu	e De	escriptior	า					
								0x0	RX	K FIFO ≥	: ¼ full					
								0x1	RX	K FIFO ≥	: ¼ full					
								0x2	RX	K FIFO ≥	: ½ full (d	lefault)				
								0x3	RX	K FIFO ≥	: ¾ full					
								0x4	RX	K FIFO ≥	: 7⁄8 full					
								0x5-0	x7 Re	eserved						

Bit/Field	Name	Туре	Reset	Description			
2:0	TXIFLSEL	R/W	0x2	UART Transmit Interrupt FIFO Level Select The trigger points for the transmit interrupt are as follows:			
				Value	Description		
				0x0	TX FIFO ≤ ⅓ empty		
				0x1	TX FIFO ≤ ¾ empty		
				0x2	TX FIFO ≤ ½ empty (default)		
				0x3	TX FIFO ≤ ¼ empty		
				0x4	TX FIFO ≤ ¼ empty		
				0x5-0x7	Reserved		
				Note:	If the EOT bit in <b>UARTCTL</b> is set (see page 712), the transmit interrupt is generated once the FIFO is completely empty and all data including stop bits have left the transmit serializer. In this case, the setting of TXIFLSEL is ignored.		

## Register 10: UART Interrupt Mask (UARTIM), offset 0x038

The UARTIM register is the interrupt mask set/clear register.

On a read, this register gives the current value of the mask on the relevant interrupt. Setting a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Clearing a bit prevents the raw interrupt signal from being sent to the interrupt controller.

Note that bits [3:0] are only implemented on UART1. These bits are reserved on UART0 and UART2.

#### UART Interrupt Mask (UARTIM)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x038 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						[	1	rese	rved	1		1			1 1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	LME5IM	LME1IM	LMSBIM		1 erved	OEIM	BEIM	PEIM	, FEIM	RTIM	тхім	RXIM	DSRIM		стѕім	RIIM
Туре	R/W	R/W	R/W	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:16 reserved RO		0	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
	15		LME5	δIM	R/	W	0	LIN	Mode E	dge 5 Int	errupt M	ask				
								Valu	ue Deso	cription						
								1		terrupt is the <b>UAF</b>				roller whe	en the ⊥M	E5RIS
								0		LME5RIS rupt cont	•	ot is sup	pressed	and not	sent to th	ne
	14		LME1	IM	R/	W	0	LIN	Mode E	dge 1 Int	errupt M	ask				
								Valu	ue Deso	cription						
								1	An ir				•	roller whe	en the ⊥M	E1RIS
								0		LME1RIS		ot is sup	pressed	and not	sent to th	ne
	13		LMSB	BIM	R/	W	0	LIN	Mode S	ync Brea	k Interru	pt Mask				
								Valu	ue Deso	cription						
								1		terrupt is the <b>UAF</b>			•	roller whe	en the ⊥M	ISBRIS
								0		LMSBRIS		ot is sup	pressed	and not	sent to th	ne

Bit/Field	Name	Туре	Reset	Description
12:11	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	OEIM	R/W	0	UART Overrun Error Interrupt Mask
				Value Description
				1 An interrupt is sent to the interrupt controller when the OERIS bit in the <b>UARTRIS</b> register is set.
				0 The OERIS interrupt is suppressed and not sent to the interrupt controller.
9	BEIM	R/W	0	UART Break Error Interrupt Mask
				Value Description
				1 An interrupt is sent to the interrupt controller when the BERIS bit in the <b>UARTRIS</b> register is set.
				0 The BERIS interrupt is suppressed and not sent to the interrupt controller.
8	PEIM	R/W	0	UART Parity Error Interrupt Mask
				Value Description
				1 An interrupt is sent to the interrupt controller when the PERIS bit in the <b>UARTRIS</b> register is set.
				0 The PERIS interrupt is suppressed and not sent to the interrupt controller.
7	FEIM	R/W	0	UART Framing Error Interrupt Mask
				Value Description
				1 An interrupt is sent to the interrupt controller when the FERIS bit in the <b>UARTRIS</b> register is set.
				0 The FERIS interrupt is suppressed and not sent to the interrupt controller.
6	RTIM	R/W	0	UART Receive Time-Out Interrupt Mask
				Value Description
				1 An interrupt is sent to the interrupt controller when the RTRIS bit in the <b>UARTRIS</b> register is set.
				0 The RTRIS interrupt is suppressed and not sent to the interrupt controller.

Bit/Field	Name	Туре	Reset	Description
5	TXIM	R/W	0	UART Transmit Interrupt Mask
				Value Description
				1 An interrupt is sent to the interrupt controller when the TXRIS bit in the <b>UARTRIS</b> register is set.
				0 The TXRIS interrupt is suppressed and not sent to the interrupt controller.
4	RXIM	R/W	0	UART Receive Interrupt Mask
				Value Description
				1 An interrupt is sent to the interrupt controller when the RXRIS bit in the <b>UARTRIS</b> register is set.
				0 The RXRIS interrupt is suppressed and not sent to the interrupt controller.
3	DSRIM	R/W	0	UART Data Set Ready Modem Interrupt Mask
				Value Description
				1 An interrupt is sent to the interrupt controller when the DSRRIS bit in the <b>UARTRIS</b> register is set.
				0 The DSRRIS interrupt is suppressed and not sent to the interrupt controller.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.
2	DCDIM	R/W	0	UART Data Carrier Detect Modem Interrupt Mask
				Value Description
				1 An interrupt is sent to the interrupt controller when the DCDRIS bit in the <b>UARTRIS</b> register is set.
				0 The DCDRIS interrupt is suppressed and not sent to the interrupt controller.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.
1	CTSIM	R/W	0	UART Clear to Send Modem Interrupt Mask
				Value Description
				1 An interrupt is sent to the interrupt controller when the CTSRIS bit in the <b>UARTRIS</b> register is set.
				0 The CTSRIS interrupt is suppressed and not sent to the interrupt controller.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.
Bit/Field	Name	Туре	Reset	Description
-----------	------	------	-------	--
0	RIIM	R/W	0	UART Ring Indicator Modem Interrupt Mask
				Value Description
				1 An interrupt is sent to the interrupt controller when the RIRIS bit in the <b>UARTRIS</b> register is set.
				0 The RIRIS interrupt is suppressed and not sent to the interrupt controller.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.

# Register 11: UART Raw Interrupt Status (UARTRIS), offset 0x03C

The **UARTRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect.

Note that bits [3:0] are only implemented on UART1. These bits are reserved on UART0 and UART2.

#### UART Raw Interrupt Status (UARTRIS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x03C Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1		1	1		rese	rved	1	1	1	1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	LME5RIS	LME1RIS	LMSBRIS	rese	erved	OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS	DSRRIS	DCDRIS	CTSRIS	RIRIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15	LME5RIS	RO	0	LIN Mode Edge 5 Raw Interrupt Status
				Value Description
				1 The timer value at the 5th falling edge of the LIN Sync Field has been captured.
				0 No interrupt
				This bit is cleared by writing a 1 to the LME5IC bit in the <b>UARTICR</b> register.
14	LME1RIS	RO	0	LIN Mode Edge 1 Raw Interrupt Status
				Value Description
				1 The timer value at the 1st falling edge of the LIN Sync Field has been captured.
				0 No interrupt
				This bit is cleared by writing a 1 to the LMEIIC bit in the <b>UARTICR</b> register.
13	LMSBRIS	RO	0	LIN Mode Sync Break Raw Interrupt Status
				Value Description
				1 A LIN Sync Break has been detected.
				0 No interrupt
				This bit is cleared by writing a 1 to the LMSBIC bit in the UARTICR register.

Bit/Field	Name	Туре	Reset	Description
12:11	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	OERIS	RO	0	UART Overrun Error Raw Interrupt Status
				Value Description 1 An overrun error has occurred.
				0 No interrupt
				This bit is cleared by writing a 1 to the OEIC bit in the UARTICR register.
9	BERIS	RO	0	UART Break Error Raw Interrupt Status
				Value Description
				1 A break error has occurred.
				0 No interrupt
				This bit is cleared by writing a 1 to the BEIC bit in the UARTICR register.
8	PERIS	RO	0	UART Parity Error Raw Interrupt Status
				Value Description
				1 A parity error has occurred.
				0 No interrupt
				This bit is cleared by writing a 1 to the PEIC bit in the UARTICR register.
7	FERIS	RO	0	UART Framing Error Raw Interrupt Status
				Value Description
				1 A framing error has occurred.
				0 No interrupt
				This bit is cleared by writing a 1 to the FEIC bit in the UARTICR register.
6	RTRIS	RO	0	UART Receive Time-Out Raw Interrupt Status
				Value Description
				1 A receive time out has occurred.
				0 No interrupt
				This bit is cleared by writing a 1 to the RTIC bit in the UARTICR register.

This bit is cleared by writing a 1 to the  $\ensuremath{\mathtt{RTIC}}$  bit in the UARTICR register.

Bit/Field	Name	Туре	Reset	Description
5	TXRIS	RO	0	UART Transmit Raw Interrupt Status
				Value Description
				1 If the EOT bit in the UARTCTL register is clear, the transmit FIFO level has passed through the condition defined in the UARTIFLS register.
				If the EOT bit is set, the last bit of all transmitted data and flags has left the serializer.
				0 No interrupt
				This bit is cleared by writing a 1 to the TXIC bit in the <b>UARTICR</b> register or by writing data to the transmit FIFO until it becomes greater than the trigger level, if the FIFO is enabled, or by writing a single byte if the FIFO is disabled.
4	RXRIS	RO	0	UART Receive Raw Interrupt Status
				Value Description
				1 The receive FIFO level has passed through the condition defined in the <b>UARTIFLS</b> register.
				0 No interrupt
				This bit is cleared by writing a 1 to the RXIC bit in the <b>UARTICR</b> register or by reading data from the receive FIFO until it becomes less than the trigger level, if the FIFO is enabled, or by reading a single byte if the FIFO is disabled.
3	DSRRIS	RO	0	UART Data Set Ready Modem Raw Interrupt Status
				Value Description
				1 Data Set Ready used for software flow control.
				0 No interrupt
				This bit is cleared by writing a 1 to the DSRIC bit in the UARTICR register.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.
2	DCDRIS	RO	0	UART Data Carrier Detect Modem Raw Interrupt Status
				Value Description
				1 Data Carrier Detect used for software flow control.
				0 No interrupt
				This bit is cleared by writing a 1 to the DCDIC bit in the <b>UARTICR</b> register. This bit is implemented only on UART1 and is reserved for UART0 and UART2.

Bit/Field	Name	Туре	Reset	Description
1	CTSRIS	RO	0	UART Clear to Send Modem Raw Interrupt Status
				<ul> <li>Value Description</li> <li>Clear to Send used for software flow control.</li> <li>No interrupt</li> <li>This bit is cleared by writing a 1 to the CTSIC bit in the UARTICR register.</li> <li>This bit is implemented only on UART1 and is reserved for UART0 and UART2.</li> </ul>
0	RIRIS	RO	0	<ul> <li>UART Ring Indicator Modem Raw Interrupt Status</li> <li>Value Description</li> <li>1 Ring Indicator used for software flow control.</li> <li>0 No interrupt</li> <li>This bit is cleared by writing a 1 to the RIIC bit in the UARTICR register.</li> <li>This bit is implemented only on UART1 and is reserved for UART0 and UART2.</li> </ul>

# Register 12: UART Masked Interrupt Status (UARTMIS), offset 0x040

The **UARTMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

Note that bits [3:0] are only implemented on UART1. These bits are reserved on UART0 and UART2.

#### UART Masked Interrupt Status (UARTMIS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x040 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 I			1		rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	LME5MIS	LME1MIS	LMSBMIS	rese	rved	OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS	DSRMIS	DCDMIS	CTSMIS	RIMIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15	LME5MIS	RO	0	LIN Mode Edge 5 Masked Interrupt Status
				Value Description
				1 An unmasked interrupt was signaled due to the 5th falling edge of the LIN Sync Field.
				0 An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the LME5IC bit in the <b>UARTICR</b> register.
14	LME1MIS	RO	0	LIN Mode Edge 1 Masked Interrupt Status
				Value Description
				<ol> <li>An unmasked interrupt was signaled due to the 1st falling edge of the LIN Sync Field.</li> </ol>
				0 An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the LMEIIC bit in the <b>UARTICR</b> register.
13	LMSBMIS	RO	0	LIN Mode Sync Break Masked Interrupt Status
				Value Description
				<ol> <li>An unmasked interrupt was signaled due to the receipt of a LIN Sync Break.</li> </ol>
				0 An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the LMSBIC bit in the UARTICR register.

Bit/Field	Name	Туре	Reset	Description
12:11	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	OEMIS	RO	0	UART Overrun Error Masked Interrupt Status
				<ul> <li>Value Description</li> <li>An unmasked interrupt was signaled due to an overrun error.</li> <li>An interrupt has not occurred or is masked.</li> <li>This bit is cleared by writing a 1 to the OEIC bit in the UARTICR register.</li> </ul>
9	BEMIS	RO	0	UART Break Error Masked Interrupt Status
				<ul> <li>Value Description</li> <li>An unmasked interrupt was signaled due to a break error.</li> <li>An interrupt has not occurred or is masked.</li> </ul>
				This bit is cleared by writing a 1 to the BEIC bit in the UARTICR register.
8	PEMIS	RO	0	UART Parity Error Masked Interrupt Status
				<ul> <li>Value Description</li> <li>An unmasked interrupt was signaled due to a parity error.</li> <li>An interrupt has not occurred or is masked.</li> <li>This bit is cleared by writing a 1 to the PEIC bit in the UARTICR register.</li> </ul>
7	FEMIS	RO	0	UART Framing Error Masked Interrupt Status
·			U	<ul> <li>Value Description</li> <li>1 An unmasked interrupt was signaled due to a framing error.</li> <li>0 An interrupt has not occurred or is masked.</li> <li>This bit is cleared by writing a 1 to the FEIC bit in the UARTICR register.</li> </ul>
6	RTMIS	RO	0	
U	CIMID	κυ	U	<ul> <li>UART Receive Time-Out Masked Interrupt Status</li> <li>Value Description</li> <li>1 An unmasked interrupt was signaled due to a receive time out.</li> <li>0 An interrupt has not occurred or is masked.</li> <li>This bit is cleared by writing a 1 to the RTIC bit in the UARTICR register.</li> </ul>

Bit/Field	Name	Туре	Reset	Description
5	TXMIS	RO	0	UART Transmit Masked Interrupt Status
				Value Description
				1 An unmasked interrupt was signaled due to passing through the specified transmit FIFO level (if the EOT bit is clear) or due to the transmission of the last data bit (if the EOT bit is set).
				0 An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the TXIC bit in the <b>UARTICR</b> register or by writing data to the transmit FIFO until it becomes greater than the trigger level, if the FIFO is enabled, or by writing a single byte if the FIFO is disabled.
4	RXMIS	RO	0	UART Receive Masked Interrupt Status
				Value Description
				<ol> <li>An unmasked interrupt was signaled due to passing through the specified receive FIFO level.</li> </ol>
				0 An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the RXIC bit in the <b>UARTICR</b> register or by reading data from the receive FIFO until it becomes less than the trigger level, if the FIFO is enabled, or by reading a single byte if the FIFO is disabled.
3	DSRMIS	RO	0	UART Data Set Ready Modem Masked Interrupt Status
				Value Description
				1 An unmasked interrupt was signaled due to Data Set Ready.
				0 An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the DSRIC bit in the <b>UARTICR</b> register.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.
2	DCDMIS	RO	0	UART Data Carrier Detect Modem Masked Interrupt Status
				Value Description
				1 An unmasked interrupt was signaled due to Data Carrier Detect.
				0 An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the DCDIC bit in the <b>UARTICR</b> register.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.

Bit/Field	Name	Туре	Reset	Description
1	CTSMIS	RO	0	UART Clear to Send Modem Masked Interrupt Status
				<ul> <li>Value Description</li> <li>An unmasked interrupt was signaled due to Clear to Send.</li> <li>An interrupt has not occurred or is masked.</li> </ul> This bit is cleared by writing a 1 to the CTSIC bit in the UARTICR register. This bit is implemented only on UART1 and is reserved for UART0 and UART2.
0	RIMIS	RO	0	<ul> <li>UART Ring Indicator Modern Masked Interrupt Status</li> <li>Value Description</li> <li>1 An unmasked interrupt was signaled due to Ring Indicator.</li> <li>0 An interrupt has not occurred or is masked.</li> <li>This bit is cleared by writing a 1 to the RIIC bit in the UARTICR register.</li> <li>This bit is implemented only on UART1 and is reserved for UART0 and UART2.</li> </ul>

### Register 13: UART Interrupt Clear (UARTICR), offset 0x044

The **UARTICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.

Note that bits [3:0] are only implemented on UART1. These bits are reserved on UART0 and UART2.

#### UART Interrupt Clear (UARTICR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x044 Type W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved	I						
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	LME5IC	LME1IC	LMSBIC	rese	rved	OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC	DSRMIC	DCDMIC	CTSMIC	RIMIC
Туре	W1C	W1C	W1C	RO	RO	W1C	W1C	W1C	W1C							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15	LME5IC	W1C	0	LIN Mode Edge 5 Interrupt Clear
				Writing a 1 to this bit clears the LME5RIS bit in the UARTRIS register and the LME5MIS bit in the UARTMIS register.
14	LME1IC	W1C	0	LIN Mode Edge 1 Interrupt Clear
				Writing a 1 to this bit clears the LMEIRIS bit in the UARTRIS register and the LMEIMIS bit in the UARTMIS register.
13	LMSBIC	W1C	0	LIN Mode Sync Break Interrupt Clear
				Writing a 1 to this bit clears the LMSBRIS bit in the UARTRIS register and the LMSBMIS bit in the UARTMIS register.
12:11	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	OEIC	W1C	0	Overrun Error Interrupt Clear
				Writing a 1 to this bit clears the OERIS bit in the UARTRIS register and the OEMIS bit in the UARTMIS register.
9	BEIC	W1C	0	Break Error Interrupt Clear
				Writing a 1 to this bit clears the BERIS bit in the UARTRIS register and the BEMIS bit in the UARTMIS register.
8	PEIC	W1C	0	Parity Error Interrupt Clear
				Writing a 1 to this bit clears the PERIS bit in the UARTRIS register and the PEMIS bit in the UARTMIS register.

Bit/Field	Name	Туре	Reset	Description
7	FEIC	W1C	0	Framing Error Interrupt Clear Writing a 1 to this bit clears the FERIS bit in the <b>UARTRIS</b> register and the FEMIS bit in the <b>UARTMIS</b> register.
6	RTIC	W1C	0	Receive Time-Out Interrupt Clear Writing a 1 to this bit clears the RTRIS bit in the <b>UARTRIS</b> register and the RTMIS bit in the <b>UARTMIS</b> register.
5	TXIC	W1C	0	Transmit Interrupt Clear Writing a 1 to this bit clears the TXRIS bit in the <b>UARTRIS</b> register and the TXMIS bit in the <b>UARTMIS</b> register.
4	RXIC	W1C	0	Receive Interrupt Clear Writing a 1 to this bit clears the RXRIS bit in the <b>UARTRIS</b> register and the RXMIS bit in the <b>UARTMIS</b> register.
3	DSRMIC	W1C	0	UART Data Set Ready Modem Interrupt Clear Writing a 1 to this bit clears the DSRRIS bit in the <b>UARTRIS</b> register and the DSRMIS bit in the <b>UARTMIS</b> register. This bit is implemented only on UART1 and is reserved for UART0 and UART2.
2	DCDMIC	W1C	0	UART Data Carrier Detect Modem Interrupt Clear Writing a 1 to this bit clears the DCDRIS bit in the <b>UARTRIS</b> register and the DCDMIS bit in the <b>UARTMIS</b> register. This bit is implemented only on UART1 and is reserved for UART0 and UART2.
1	CTSMIC	W1C	0	UART Clear to Send Modem Interrupt Clear Writing a 1 to this bit clears the CTSRIS bit in the <b>UARTRIS</b> register and the CTSMIS bit in the <b>UARTMIS</b> register. This bit is implemented only on UART1 and is reserved for UART0 and UART2.
0	RIMIC	W1C	0	UART Ring Indicator Modem Interrupt Clear Writing a 1 to this bit clears the RIRIS bit in the <b>UARTRIS</b> register and the RIMIS bit in the <b>UARTMIS</b> register. This bit is implemented only on UART1 and is reserved for UART0 and UART2.

UART DMA Control (UARTDMACTL)

# Register 14: UART DMA Control (UARTDMACTL), offset 0x048

The **UARTDMACTL** register is the DMA control register.

UAR UAR Offse	T1 base: T2 base: t 0x048	0x4000.C 0x4000.D 0x4000.E et 0x0000	000 000		,											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1 1	rese	erved	1						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1				reserved			1	1	1		DMAERR	TXDMAE	RXDMAE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:3		reserv	ved	R	0 0	x00000.000	com	patibility		ure prod	ucts, the	value o	erved bit f a reserv on.		
	2		DMAE	RR	R/	W	0	DM	A on Err	or						
								Val	ue Des	cription						
								1	•	A receiv	•	sts are a	utomatio	ally disal	bled whe	en a
								0	μDΝ οccι		e reques	sts are u	naffecte	d when a	receive	error
	1		TXDM	IAE	R/	W	0	Trar	nsmit DN	IA Enabl	е					
								Val	ue Des	cription						
								1	μDN	A for the	transmi	t FIFO is	enable	d.		
								0	μDN	A for the	transmi	t FIFO is	s disable	ed.		
	0		RXDM	1AE	R/	w	0	Rec	eive DN	A Enable	9					
								Val	ue Des	cription						
								1	μDN	A for the	receive	FIFO is	enabled	1.		
								0	μDN	A for the	receive	FIFO is	disable	d.		

# Register 15: UART LIN Control (UARTLCTL), offset 0x090

The **UARTLCTL** register is the configures the operation of the UART when in LIN mode.

UART UART UART Offset	0 base: 1 base: 2 base: t 0x090	Control 0x4000.C 0x4000.D 0x4000.E et 0x0000	000	LCTL)												
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'	•	•	•		•		rese	rved	•	•	•				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	•	rese	erved	• •				BL	EN		reserved		MASTER
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
В	it/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:6		reser	ved	R	0	0x0000.00	com	patibility	with fut	ure prod		value of	erved bit. f a reserv on.		
	5:4		BLE	N	R	W	0x0	Syn	c Break	Length						
								Val	ue Desc	ription						
								0x3	Sync	break le	ength is	16T bits				
								0x2	Sync	break le	ength is	15T bits				
								0x1	Sync	break le	ength is	14T bits				
								0x0	Sync	break le	ength is	13T bits	(default)	)		
	3:1		reser	ved	R	0	0x0	com	patibility	with fut	ure prod		value of	erved bit. f a reserv on.		
	0		MAST	ER	R	W	0	LIN	Master E	Enable						
								Val	ue Desc	ription						
								1	The	UART op	perates a	as a LIN	master.			
								0	The	UART op	perates a	as a LIN	slave.			

# Register 16: UART LIN Snap Shot (UARTLSS), offset 0x094

The **UARTLSS** register captures the free-running timer value when either the Sync Edge 1 or the Sync Edge 5 is detected in LIN mode.

#### UART LIN Snap Shot (UARTLSS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x094 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		ſ	1	1	 	[	1	rese	rved	[		I		ſ	I	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1	I .		1	T:	SS I			1	I		1	·
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:16		reser	ved	R	0	0x0000	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	15:0		TS	S	R	0	0x0000	Time	er Snap	Shot						
									s field cor c Edge 5					•	when eith	ner the

# Register 17: UART LIN Timer (UARTLTIM), offset 0x098

The **UARTLTIM** register contains the current timer value for the free-running timer that is used to calculate the baud rate when in LIN slave mode. The value in this register is used along with the value in the **UART LIN Snap Shot (UARTLSS)** register to adjust the baud rate to match that of the master.

#### UART LIN Timer (UARTLTIM)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x098 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		i	1				r r	rese	rved	r	r	1		ſ	r	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1					TIM	IER	I	I	1	l		I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:16		reser	ved	R	С	0x0000	com	patibility	with futu	ure produ	he value ucts, the dify-write	value of	a reserv	•	
	15:0		TIME	R	R	С	0x0000	Time	er Value							
								This	field co	ntains th	e value o	of the fre	e-runnin	g timer.		

# Register 18: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART Peripheral Identification 4 (UARTPeriphID4)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		r r		<del>т т</del>	rese	rved	1	r	1			1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1 1			I	1	I Pl	D4	ſ	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Тур	be	Reset	Des	cription							
	31:8		reser	ved	R	C	0x0000.00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	7:0		PID	4	R	C	0x00		•	heral ID d by soft	0	<sup>.</sup> [7:0] dentify th	ne prese	nce of th	iis periph	ieral.

# Register 19: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART Peripheral Identification 5 (UARTPeriphID5)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1					rese	erved					1	1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[		· · ·	1	r	n erved		<u>т</u> т					ı Pli		-	1	ر س
					1								1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ıe	Ту	ре	Reset	Des	scription							
	31:8		reserv	ved	R	0	0x0000.00	com	tware sho npatibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		PID	5	R	0	0x00	UAF	RT Peripl	neral ID	Register	[15:8]				
								Car	n be used	by soft	vare to i	dentify th	ie prese	nce of th	is periph	neral.

# Register 20: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART Peripheral Identification 6 (UARTPeriphID6)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFD8 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1 1	rese	erved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reber	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[	15	14	1	r	erved		1 1	0				r 1	 D6	1	r '	<u> </u>
				1030	I											
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x0000.00	com	tware sho npatibility served ac	with futu	ure produ	ucts, the	value of	f a reserv		
	7:0		PID	6	R	0	0x00		RT Periph		0		ie prese	ence of th	is periph	neral.

# Register 21: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 7 (UARTPeriphID7)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1					rese	erved					•	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset															0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•	rese	erved							PI	07		1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ıe	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x0000.00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		PID	7	R	0	0x00		RT Periph		0			nco of th	is porint	oral
								Cal	i ne useu	i by Soll	vaie 10 10	aenary u	ie piese		is heithi	

# Register 22: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 0 (UARTPeriphID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFE0 Type RO, reset 0x0000.0060

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		i	1 1		· · · ·		1 1	rese	rved	1 1				1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	rese	rved					•		PI	D0	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0
-			N		т.		Deed	Dee								
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x0000.00	com	patibility	ould not i y with futu across a re	ire prod	ucts, the	value of	a reserv		
	7:0		PID	0	R	0	0x60	UAF	RT Perip	heral ID I	Register	[7:0]				
								Can	be use	d by softv	vare to i	dentify th	e prese	nce of th	nis periph	ieral.

# Register 23: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 1 (UARTPeriphID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	•					rese	erved					I	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset															0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		• •					PI	D1	•	•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x0000.00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		PID	1	R	0	0x00		RT Periph		0		ie prese	nce of th	is periph	ieral.

# Register 24: UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 2 (UARTPeriphID2)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		r	1 1				1 1	rese	rved	1		1		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reser															0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved							Pl	D2	•	•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
E	Bit/Field		Nam	e	Тур	be	Reset	Des	cription							
	31:8		reserv	RO 0x0000.00		com	patibility	ould not with futu cross a r	ure prod	ucts, the	value of	a reserv	•			
	7:0 PID2		R	С	0x18		•	heral ID d by soft	•		ne prese	nce of th	nis periph	ieral.		

# Register 25: UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART Peripheral Identification 3 (UARTPeriphID3)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	erved		1			1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset										-					0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved										•	Pl	D3	•	•	.
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
E	Bit/Field		Name		Туре		Reset	Des	cription							
	31:8		reserv	RO 0x0000.00			com	tware sho npatibility served ac	with fut	ure prod	ucts, the	value of	a reserv	•		
	7:0		PID	3	R	0	0x01		RT Peripl		0		ne prese	nce of th	is periph	ieral.

# Register 26: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART PrimeCell Identification 0 (UARTPCellID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	, , ,		, , , , , , , , , , , , , , , , , , ,		<del>т т</del>	rese	erved	[				1	r			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		•		rese	rved							CI	D0	1	1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1		
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription									
	31:8		reserv	RO 0x0000.00			com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•				
	7:0		CID	0	R	С	0x0D	UAF	RT Prime	Cell ID F	Register	[7:0]						
								Pro	Provides software a standard cross-peripheral identification system.									

# Register 27: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4

The **UARTPCeIIIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART PrimeCell Identification 1 (UARTPCellID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		ſ	1				1 1	rese	erved	I	1			1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	•	rese	erved	1				1	1	CII	D1	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
E	Bit/Field		Name		Туре		Reset	Des	scription							
	31:8		reserved		RO		0x0000.00	com	Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved b preserved across a read-modify-write operation.				•			
	7:0		CID	1	R	0	0xF0		RT Prime vides sof		0		eriphera	l identifi	cation sy	stem.

# Register 28: UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART PrimeCell Identification 2 (UARTPCellID2)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
			1				1 1	rese	erved		1			1	1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
				rese	rved						•	CI	D2	•	•	•		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1		
-	Bit/Field		Nam		Ту	00	Reset	Doc	cription									
Ľ			Indii		тy	þe	Reset	Des	scription									
	31:8		reserved		RO 0		0x0000.00	com	Software should not rely on the value of a reserved bit. To prov compatibility with future products, the value of a reserved bit sh preserved across a read-modify-write operation.									
	7:0 C		CID	2	RO				UART PrimeCell ID Register [23:16] Provides software a standard cross-peripheral identification system.									

# Register 29: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC

The **UARTPCeIIIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART PrimeCell Identification 3 (UARTPCellID3)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFFC Type RO, reset 0x0000.00B1

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1					rese	erved	I	•		1		I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	erved					I	I	CII	D3		I	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
B	Bit/Field		Name		Туре		Reset	Des	cription							
	31:8		reserved		RO		0x0000.00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit ship reserved across a read-modify-write operation.							
	7:0		CID3		R	0			JART PrimeCell ID Register [31:24] Provides software a standard cross-peripheral identification system.							

# 14 Synchronous Serial Interface (SSI)

The Stellaris<sup>®</sup> microcontroller includes two Synchronous Serial Interface (SSI) modules. Each SSI is a master or slave interface for synchronous serial communication with peripheral devices that have either Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces.

The Stellaris LM3S9B92 controller includes two SSI modules with the following features:

- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Master or slave operation
- Programmable clock bit rate and prescaler
- Separate transmit and receive FIFOs, each 16 bits wide and 8 locations deep
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing
- Standard FIFO-based interrupts and End-of-Transmission interrupt
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
  - Separate channels for transmit and receive
  - Receive single request asserted when data is in the FIFO; burst request asserted when FIFO contains 4 entries
  - Transmit single request asserted when there is space in the FIFO; burst request asserted when FIFO contains 4 entries

# 14.1 Block Diagram

### Figure 14-1. SSI Module Block Diagram



# 14.2 Signal Description

The following table lists the external signals of the SSI module and describes the function of each. The SSI signals are alternate functions for some GPIO signals and default to be GPIO signals at reset., with the exception of the SSIOC1k, SSIOFss, SSIORx, and SSIOTx pins which default to the SSI function. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for the SSI signals. The AFSEL bit in the **GPIO Alternate Function Select** (**GPIOAFSEL**) register (page 427) should be set to choose the SSI function. The number in

parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control** (**GPIOPCTL**) register (page 445) to assign the SSI signal to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 404.

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
SSIOClk	28	PA2 (1)	I/O	TTL	SSI module 0 clock.
SSIOFss	29	PA3 (1)	I/O	TTL	SSI module 0 frame signal.
SSIORx	30	PA4 (1)	I	TTL	SSI module 0 receive.
SSIOTx	31	PA5 (1)	0	TTL	SSI module 0 transmit.
SSIIClk	60 74 76	PF2 (9) PE0 (2) PH4 (11)	I/O	TTL	SSI module 1 clock.
SSI1Fss	59 63 75	PF3 (9) PH5 (11) PE1 (2)	I/O	TTL	SSI module 1 frame signal.
SSI1Rx	42 62 95	PF4 (9) PH6 (11) PE2 (2)	I	TTL	SSI module 1 receive.
SSI1Tx	15 41 96	PH7 (11) PF5 (9) PE3 (2)	0	TTL	SSI module 1 transmit.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

### Table 14-2. SSI Signals (108BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
SSIOClk	M4	PA2 (1)	I/O	TTL	SSI module 0 clock.
SSIOFss	L4	PA3 (1)	I/O	TTL	SSI module 0 frame signal.
SSIORx	L5	PA4 (1)	I	TTL	SSI module 0 receive.
SSIOTx	M5	PA5 (1)	0	TTL	SSI module 0 transmit.
SSI1Clk	J11 B11 B10	PF2 (9) PE0 (2) PH4 (11)	I/O	TTL	SSI module 1 clock.
SSI1Fss	J12 F10 A12	PF3 (9) PH5 (11) PE1 (2)	I/O	TTL	SSI module 1 frame signal.
SSI1Rx	K4 G3 A4	PF4 (9) PH6 (11) PE2 (2)	I	TTL	SSI module 1 receive.
SSI1Tx	H3 K3 B4	PH7 (11) PF5 (9) PE3 (2)	0	TTL	SSI module 1 transmit.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

# 14.3 Functional Description

The SSI performs serial-to-parallel conversion on data received from a peripheral device. The CPU accesses data, control, and status information. The transmit and receive paths are buffered with internal FIFO memories allowing up to eight 16-bit values to be stored independently in both transmit

and receive modes. The SSI also supports the  $\mu$ DMA interface. The transmit and receive FIFOs can be programmed as destination/source addresses in the  $\mu$ DMA module.  $\mu$ DMA operation is enabled by setting the appropriate bit(s) in the **SSIDMACTL** register (see page 777).

### 14.3.1 Bit Rate Generation

The SSI includes a programmable bit rate clock divider and prescaler to generate the serial output clock. Bit rates are supported to 2 MHz and higher, although maximum bit rate is determined by peripheral devices.

The serial bit rate is derived by dividing down the input clock (SysClk). The clock is first divided by an even prescale value CPSDVSR from 2 to 254, which is programmed in the **SSI Clock Prescale** (SSICPSR) register (see page 770). The clock is further divided by a value from 1 to 256, which is 1 + SCR, where SCR is the value programmed in the **SSI Control 0** (SSICR0) register (see page 763).

The frequency of the output clock SSIClk is defined by:

SSIClk = SysClk / (CPSDVSR \* (1 + SCR))

**Note:** For master mode, the system clock must be at least two times faster than the SSIClk, with the restriction that SSIClk cannot be faster than 25 MHz. For slave mode, the system clock must be at least 12 times faster than the SSIClk.

See "Synchronous Serial Interface (SSI)" on page 1325 to view SSI timing parameters.

### 14.3.2 FIFO Operation

#### 14.3.2.1 Transmit FIFO

The common transmit FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. The CPU writes data to the FIFO by writing the **SSI Data (SSIDR)** register (see page 767), and data is stored in the FIFO until it is read out by the transmission logic.

When configured as a master or a slave, parallel data is written into the transmit FIFO prior to serial conversion and transmission to the attached slave or master, respectively, through the SSITx pin.

In slave mode, the SSI transmits data each time the master initiates a transaction. If the transmit FIFO is empty and the master initiates, the slave transmits the 8th most recent value in the transmit FIFO. If less than 8 values have been written to the transmit FIFO since the SSI module clock was enabled using the SSI bit in the **RGCG1** register, then 0 is transmitted. Care should be taken to ensure that valid data is in the FIFO as needed. The SSI can be configured to generate an interrupt or a  $\mu$ DMA request when the FIFO is empty.

#### 14.3.2.2 Receive FIFO

The common receive FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. Received data from the serial interface is stored in the buffer until read out by the CPU, which accesses the read FIFO by reading the **SSIDR** register.

When configured as a master or slave, serial data received through the SSIRx pin is registered prior to parallel loading into the attached slave or master receive FIFO, respectively.

### 14.3.3 Interrupts

The SSI can generate interrupts when the following conditions are observed:

- Transmit FIFO service (when the transmit FIFO is half full or less)
- Receive FIFO service (when the receive FIFO is half full or more)

- Receive FIFO time-out
- Receive FIFO overrun
- End of transmission

All of the interrupt events are ORed together before being sent to the interrupt controller, so the SSI generates a single interrupt request to the controller regardless of the number of active interrupts. Each of the four individual maskable interrupts can be masked by clearing the appropriate bit in the **SSI Interrupt Mask (SSIIM)** register (see page 771). Setting the appropriate mask bit enables the interrupt.

The individual outputs, along with a combined interrupt output, allow use of either a global interrupt service routine or modular device drivers to handle interrupts. The transmit and receive dynamic dataflow interrupts have been separated from the status interrupts so that data can be read or written in response to the FIFO trigger levels. The status of the individual interrupt sources can be read from the **SSI Raw Interrupt Status (SSIRIS)** and **SSI Masked Interrupt Status (SSIMIS)** registers (see page 772 and page 774, respectively).

The receive FIFO has a time-out period that is 32 periods at the rate of SSIClk (whether or not SSIClk is currently active) and is started when the RX FIFO goes from EMPTY to not-EMPTY. If the RX FIFO is emptied before 32 clocks have passed, the time-out period is reset. As a result, the ISR should clear the Receive FIFO Time-out Interrupt just after reading out the RX FIFO by writing a 1 to the RTIC bit in the **SSI Interrupt Clear (SSIICR)** register. The interrupt should not be cleared so late that the ISR returns before the interrupt is actually cleared, or the ISR may be re-activated unnecessarily.

The End-of-Transmission (EOT) interrupt indicates that the data has been transmitted completely. This interrupt can be used to indicate when it is safe to turn off the SSI module clock or enter sleep mode. In addition, because transmitted data and received data complete at exactly the same time, the interrupt can also indicate that read data is ready immediately, without waiting for the receive FIFO time-out period to complete.

### 14.3.4 Frame Formats

Each data frame is between 4 and 16 bits long, depending on the size of data programmed, and is transmitted starting with the MSB. There are three basic frame types that can be selected:

- Texas Instruments synchronous serial
- Freescale SPI
- MICROWIRE

For all three formats, the serial clock (SSIClk) is held inactive while the SSI is idle, and SSIClk transitions at the programmed frequency only during active transmission or reception of data. The idle state of SSIClk is utilized to provide a receive timeout indication that occurs when the receive FIFO still contains data after a timeout period.

For Freescale SPI and MICROWIRE frame formats, the serial frame (SSIFSS) pin is active Low, and is asserted (pulled down) during the entire transmission of the frame.

For Texas Instruments synchronous serial frame format, the SSIFss pin is pulsed for one serial clock period starting at its rising edge, prior to the transmission of each frame. For this frame format, both the SSI and the off-chip slave device drive their output data on the rising edge of SSIClk and latch data from the other device on the falling edge.

Unlike the full-duplex transmission of the other two frame formats, the MICROWIRE format uses a special master-slave messaging technique which operates at half-duplex. In this mode, when a frame begins, an 8-bit control message is transmitted to the off-chip slave. During this transmit, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

### 14.3.4.1 Texas Instruments Synchronous Serial Frame Format

Figure 14-2 on page 753 shows the Texas Instruments synchronous serial frame format for a single transmitted frame.



#### Figure 14-2. TI Synchronous Serial Frame Format (Single Transfer)

In this mode, SSIClk and SSIFSS are forced Low, and the transmit data line SSITx is tristated whenever the SSI is idle. Once the bottom entry of the transmit FIFO contains data, SSIFSS is pulsed High for one SSIClk period. The value to be transmitted is also transferred from the transmit FIFO to the serial shift register of the transmit logic. On the next rising edge of SSIClk, the MSB of the 4 to 16-bit data frame is shifted out on the SSITx pin. Likewise, the MSB of the received data is shifted onto the SSIRx pin by the off-chip serial slave device.

Both the SSI and the off-chip serial slave device then clock each data bit into their serial shifter on each falling edge of SSIClk. The received data is transferred from the serial shifter to the receive FIFO on the first rising edge of SSIClk after the LSB has been latched.

Figure 14-3 on page 753 shows the Texas Instruments synchronous serial frame format when back-to-back frames are transmitted.

### Figure 14-3. TI Synchronous Serial Frame Format (Continuous Transfer)



### 14.3.4.2 Freescale SPI Frame Format

The Freescale SPI interface is a four-wire interface where the SSIFSS signal behaves as a slave select. The main feature of the Freescale SPI format is that the inactive state and phase of the SSIClk signal are programmable through the SPO and SPH bits in the **SSISCR0** control register.

#### SPO Clock Polarity Bit

When the SPO clock polarity control bit is clear, it produces a steady state Low value on the SSICIk pin. If the SPO bit is set, a steady state High value is placed on the SSICIk pin when data is not being transferred.

#### SPH Phase Control Bit

The SPH phase control bit selects the clock edge that captures data and allows it to change state. The state of this bit has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. When the SPH phase control bit is clear, data is captured on the first clock edge transition. If the SPH bit is set, data is captured on the second clock edge transition.

### 14.3.4.3 Freescale SPI Frame Format with SPO=0 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=0 and SPH=0 are shown in Figure 14-4 on page 754 and Figure 14-5 on page 754.



#### Figure 14-4. Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0

Note: Q is undefined.





In this configuration, during idle periods:

SSICIk is forced Low

- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and valid data is in the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low, causing slave data to be enabled onto the SSIRx input line of the master. The master SSITx output pad is enabled.

One half SSIClk period later, valid master data is transferred to the SSITx pin. Once both the master and slave data have been set, the SSIClk master clock pin goes High after one additional half SSIClk period.

The data is now captured on the rising and propagated on the falling edges of the SSIClk signal.

In the case of a single word transmission, after all bits of the data word have been transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is clear. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIC1k period after the last bit has been captured.

### 14.3.4.4 Freescale SPI Frame Format with SPO=0 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=0 and SPH=1 is shown in Figure 14-6 on page 755, which covers both single and continuous transfers.



Figure 14-6. Freescale SPI Frame Format with SPO=0 and SPH=1

Note: Q is undefined.

In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad

• When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and valid data is in the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output is enabled. After an additional one-half SSIC1k period, both master and slave valid data are enabled onto their respective transmission lines. At the same time, the SSIC1k is enabled with a rising edge transition.

Data is then captured on the falling edges and propagated on the rising edges of the SSIClk signal.

In the case of a single word transfer, after all bits have been transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words, and termination is the same as that of the single word transfer.

### 14.3.4.5 Freescale SPI Frame Format with SPO=1 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=1 and SPH=0 are shown in Figure 14-7 on page 756 and Figure 14-8 on page 756.



Figure 14-7. Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0



### Figure 14-8. Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0



In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad
If the SSI is enabled and valid data is in the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low, causing slave data to be immediately transferred onto the SSIRx line of the master. The master SSITx output pad is enabled.

One-half period later, valid master data is transferred to the SSITx line. Once both the master and slave data have been set, the SSIC1k master clock pin becomes Low after one additional half SSIC1k period, meaning that data is captured on the falling edges and propagated on the rising edges of the SSIC1k signal.

In the case of a single word transmission, after all bits of the data word are transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is clear. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIClk period after the last bit has been captured.

### 14.3.4.6 Freescale SPI Frame Format with SPO=1 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=1 and SPH=1 is shown in Figure 14-9 on page 757, which covers both single and continuous transfers.



### Figure 14-9. Freescale SPI Frame Format with SPO=1 and SPH=1

Note: Q is undefined.

In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSICIk pad

If the SSI is enabled and valid data is in the transmit FIFO, the start of transmission is signified by the SSIFSS master signal being driven Low. The master SSITx output pad is enabled. After an additional one-half SSIC1k period, both master and slave data are enabled onto their respective transmission lines. At the same time, SSIC1k is enabled with a falling edge transition. Data is then captured on the rising edges and propagated on the falling edges of the SSIC1k signal.

After all bits have been transferred, in the case of a single word transmission, the SSIFSS line is returned to its idle high state one SSIClk period after the last bit has been captured.

For continuous back-to-back transmissions, the SSIFSS pin remains in its active Low state until the final bit of the last word has been captured and then returns to its idle state as described above.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

### 14.3.4.7 MICROWIRE Frame Format

Figure 14-10 on page 758 shows the MICROWIRE frame format for a single frame. Figure 14-11 on page 759 shows the same format when back-to-back frames are transmitted.



MICROWIRE format is very similar to SPI format, except that transmission is half-duplex instead of full-duplex and uses a master-slave message passing technique. Each serial transmission begins with an 8-bit control word that is transmitted from the SSI to the off-chip slave device. During this transmission, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the required data. The returned data is 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low

A transmission is triggered by writing a control byte to the transmit FIFO. The falling edge of SSIFSS causes the value contained in the bottom entry of the transmit FIFO to be transferred to the serial shift register of the transmit logic and the MSB of the 8-bit control frame to be shifted out onto the SSITx pin. SSIFSS remains Low for the duration of the frame transmission. The SSIRx pin remains tristated during this transmission.

The off-chip serial slave device latches each control bit into its serial shifter on each rising edge of SSIClk. After the last bit is latched by the slave device, the control byte is decoded during a one clock wait-state, and the slave responds by transmitting data back to the SSI. Each bit is driven onto the SSIRx line on the falling edge of SSIClk. The SSI in turn latches each bit on the rising edge of SSIClk. At the end of the frame, for single transfers, the SSIFss signal is pulled High one clock period after the last bit has been latched in the receive serial shifter, causing the data to be transferred to the receive FIFO.

**Note:** The off-chip slave device can tristate the receive line either on the falling edge of SSIClk after the LSB has been latched by the receive shifter or when the SSIFss pin goes High.

For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the SSIFSS line is continuously asserted (held Low) and transmission of data occurs back-to-back. The control byte of the next frame follows directly after the LSB of the received data from the current frame. Each of the received values is transferred from the receive shifter on the falling edge of SSIClk, after the LSB of the frame has been latched into the SSI.



In the MICROWIRE mode, the SSI slave samples the first bit of receive data on the rising edge of SSIClk after SSIFss has gone Low. Masters that drive a free-running SSIClk must ensure that the SSIFss signal has sufficient setup and hold margins with respect to the rising edge of SSIClk.

Figure 14-12 on page 759 illustrates these setup and hold time requirements. With respect to the SSIClk rising edge on which the first bit of receive data is to be sampled by the SSI slave, SSIFss must have a setup of at least two times the period of SSIClk on which the SSI operates. With respect to the SSIClk rising edge previous to this edge, SSIFss must have a hold of at least one SSIClk period.





### 14.3.5 DMA Operation

The SSI peripheral provides an interface to the  $\mu$ DMA controller with separate channels for transmit and receive. The  $\mu$ DMA operation of the SSI is enabled through the **SSI DMA Control (SSIDMACTL)** register. When  $\mu$ DMA operation is enabled, the SSI asserts a  $\mu$ DMA request on the receive or transmit channel when the associated FIFO can transfer data. For the receive channel, a single transfer request is asserted whenever any data is in the receive FIFO. A burst transfer request is asserted whenever the amount of data in the receive FIFO is 4 or more items. For the transmit channel, a single transfer request is asserted whenever at least one empty location is in the transmit FIFO. The burst request is asserted whenever the transmit FIFO has 4 or more empty slots. The single and burst  $\mu$ DMA transfer requests are handled automatically by the  $\mu$ DMA controller depending how the  $\mu$ DMA channel is configured. To enable  $\mu$ DMA operation for the receive channel, the RXDMAE bit of the **DMA Control (SSIDMACTL)** register should be set. To enable  $\mu$ DMA operation for the transmit channel, the TXDMAE bit of **SSIDMACTL** should be set. If  $\mu$ DMA is enabled, then the  $\mu$ DMA controller triggers an interrupt when a transfer is complete. The interrupt occurs on the SSI interrupt vector. Therefore, if interrupts are used for SSI operation and  $\mu$ DMA is enabled, the SSI interrupt handler must be designed to handle the  $\mu$ DMA completion interrupt.

See "Micro Direct Memory Access ( $\mu$ DMA)" on page 345 for more details about programming the  $\mu$ DMA controller.

## 14.4 Initialization and Configuration

To enable and initialize the SSI, the following steps are necessary:

- 1. Enable the SSI module by setting the SSI bit in the RCGC1 register (see page 280).
- 2. Enable the clock to the appropriate GPIO module via the **RCGC2** register (see page 292). To find out which GPIO port to enable, refer to Table 24-5 on page 1262.
- **3.** Set the GPIO AFSEL bits for the appropriate pins (see page 427). To determine which GPIOs to configure, see Table 24-4 on page 1253.
- 4. Configure the PMCn fields in the **GPIOPCTL** register to assign the SSI signals to the appropriate pins. See page 445 and Table 24-5 on page 1262.

For each of the frame formats, the SSI is configured using the following steps:

- 1. Ensure that the SSE bit in the SSICR1 register is clear before making any configuration changes.
- 2. Select whether the SSI is a master or slave:
  - **a.** For master operations, set the **SSICR1** register to 0x0000.0000.
  - **b.** For slave mode (output enabled), set the **SSICR1** register to 0x0000.0004.
  - c. For slave mode (output disabled), set the **SSICR1** register to 0x0000.000C.
- 3. Configure the clock prescale divisor by writing the SSICPSR register.
- 4. Write the **SSICR0** register with the following configuration:
  - Serial clock rate (SCR)
  - Desired clock phase/polarity, if using Freescale SPI mode (SPH and SPO)
  - The protocol mode: Freescale SPI, TI SSF, MICROWIRE (FRF)
  - The data size (DSS)
- 5. Optionally, configure the µDMA channel (see "Micro Direct Memory Access (µDMA)" on page 345) and enable the DMA option(s) in the **SSIDMACTL** register.
- 6. Enable the SSI by setting the SSE bit in the SSICR1 register.

As an example, assume the SSI must be configured to operate with the following parameters:

- Master operation
- Freescale SPI mode (SPO=1, SPH=1)
- 1 Mbps bit rate
- 8 data bits

Assuming the system clock is 20 MHz, the bit rate calculation would be:

```
SSIClk = SysClk / (CPSDVSR * (1 + SCR))
1x10^{6} = 20x10^{6} / (CPSDVSR * (1 + SCR))
```

In this case, if CPSDVSR=0x2, SCR must be 0x9.

The configuration sequence would be as follows:

- 1. Ensure that the SSE bit in the SSICR1 register is clear.
- 2. Write the **SSICR1** register with a value of 0x0000.0000.
- 3. Write the **SSICPSR** register with a value of 0x0000.0002.
- 4. Write the **SSICR0** register with a value of 0x0000.09C7.
- 5. The SSI is then enabled by setting the SSE bit in the SSICR1 register.

## 14.5 Register Map

Table 14-3 on page 761 lists the SSI registers. The offset listed is a hexadecimal increment to the register's address, relative to that SSI module's base address:

- SSI0: 0x4000.8000
- SSI1: 0x4000.9000

Note that the SSI module clock must be enabled before the registers can be programmed (see page 280). There must be a delay of 3 system clocks after the SSI module clock is enabled before any SSI module registers are accessed.

**Note:** The SSI must be disabled (see the SSE bit in the **SSICR1** register) before any of the control registers are reprogrammed.

Offset	Name	Туре	Reset	Description	See page
0x000	SSICR0	R/W	0x0000.0000	SSI Control 0	763
0x004	SSICR1	R/W	0x0000.0000	SSI Control 1	765
0x008	SSIDR	R/W	0x0000.0000	SSI Data	767
0x00C	SSISR	RO	0x0000.0003	SSI Status	768
0x010	SSICPSR	R/W	0x0000.0000	SSI Clock Prescale	770

#### Table 14-3. SSI Register Map

Offset	Name	Туре	Reset	Description	See page
0x014	SSIIM	R/W	0x0000.0000	SSI Interrupt Mask	771
0x018	SSIRIS	RO	0x0000.0008	SSI Raw Interrupt Status	772
0x01C	SSIMIS	RO	0x0000.0000	SSI Masked Interrupt Status	774
0x020	SSIICR	W1C	0x0000.0000	SSI Interrupt Clear	776
0x024	SSIDMACTL	R/W	0x0000.0000	SSI DMA Control	777
0xFD0	SSIPeriphID4	RO	0x0000.0000	SSI Peripheral Identification 4	778
0xFD4	SSIPeriphID5	RO	0x0000.0000	SSI Peripheral Identification 5	779
0xFD8	SSIPeriphID6	RO	0x0000.0000	SSI Peripheral Identification 6	780
0xFDC	SSIPeriphID7	RO	0x0000.0000	SSI Peripheral Identification 7	781
0xFE0	SSIPeriphID0	RO	0x0000.0022	SSI Peripheral Identification 0	782
0xFE4	SSIPeriphID1	RO	0x0000.0000	SSI Peripheral Identification 1	783
0xFE8	SSIPeriphID2	RO	0x0000.0018	SSI Peripheral Identification 2	784
0xFEC	SSIPeriphID3	RO	0x0000.0001	SSI Peripheral Identification 3	785
0xFF0	SSIPCelIID0	RO	0x0000.000D	SSI PrimeCell Identification 0	786
0xFF4	SSIPCellID1	RO	0x0000.00F0	SSI PrimeCell Identification 1	787
0xFF8	SSIPCellID2	RO	0x0000.0005	SSI PrimeCell Identification 2	788
0xFFC	SSIPCellID3	RO	0x0000.00B1	SSI PrimeCell Identification 3	789

Table 14-3. SSI Register Map (continued)

# 14.6 Register Descriptions

The remainder of this section lists and describes the SSI registers, in numerical order by address offset.

## Register 1: SSI Control 0 (SSICR0), offset 0x000

The **SSICR0** register contains bit fields that control various functions within the SSI module. Functionality such as protocol mode, clock rate, and data size are configured in this register.

	Control															
SSI1 Offset	base: 0x4 base: 0x4 t 0x000 R/W, rese	4000.900	0													
.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	1	ſ	1	1	1	1	1 1	rese	erved		ı	1		1	r	r
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	S	CR	•			SPH	SPO	F	RF		D	SS	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
В	it/Field		Nan	ne	Ту	ре	Reset	Des	scription							
	31:16		reser	ved	R	0	0x0000		tware sho patibility						•	
									served a		•					
	15:8		SC	R	R	w	0x00	SSI	Serial C	lock Rat	е					
								SSI	s bit field . The bit sysClk	rate is:	•			and recei	ve bit ra	te of the
								whe	ere CPSD	vsr i <b>s a</b>	n even v	alue fron	n 2-254		med in t	he
	7		SP	н	R	w	0	SSI	Serial C	lock Pha	ise					
	-						-		s bit is on			he Frees	cale SP	I Format		
								it to by e	SPH con change s either allo ture edge	state. Thi wing or	is bit has	the mos	t impact	on the fir	st bit tra	nsmitted
								Val	ue Desc	ription						
								0	Data	is captu	red on tl	ne first cl	ock edg	e transiti	on.	
								1	Data	is captu	red on t	ne secon	d clock (	edge tra	nsition.	
	6		SP	0	R	W	0	SSI	Serial C	lock Pola	arity					
								Val	ue Desc	ription						
								0		5		alue is pl			•	
								1		ady stat is not be		alue is pl sferred.	laced on	the SSI	Clk pin	when

Bit/Field	Name	Туре	Reset	Description
5:4	FRF	R/W	0x0	SSI Frame Format Select
				<ul> <li>Value Frame Format</li> <li>0x0 Freescale SPI Frame Format</li> <li>0x1 Texas Instruments Synchronous Serial Frame Format</li> <li>0x2 MICROWIRE Frame Format</li> <li>0x3 Reserved</li> </ul>
3:0	DSS	R/W	0x0	SSI Data Size SelectValueData Size0x0-0x2Reserved0x34-bit data0x45-bit data0x56-bit data
				0x36-bit data0x67-bit data0x78-bit data0x89-bit data0x910-bit data0xA11-bit data0xB12-bit data0xC13-bit data0xD14-bit data0xE15-bit data0xF16-bit data

## Register 2: SSI Control 1 (SSICR1), offset 0x004

The **SSICR1** register contains bit fields that control various functions within the SSI module. Master and slave mode functionality is controlled by this register.

SSI0 SSI1 Offse	Control base: 0x4 base: 0x4 t 0x004	000.800 000.900	0 0													
Туре	R/W, rese			00	07	00	05	04	00	00	04	00	10	10	47	10
[	31	30	29 I	28	27	26	25	24 rese	23 I erved	22	21	20	19 I	18 I	17 I	16
<b>Т</b> уре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ī	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					L	reserve			Į			EOT	SOD	MS	SSE	LBM
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	lit/Field		Nam	ne	Ту	be	Reset	Des	cription							
	31:5		reserv		R		0x0000.0	Soft corr	ware sho patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		
	4		EO	т	R/	W	0	End	of Trans	smission						
								Val	ue Desc	ription						
								0	The or le		nterrupt i	ndicates	that the	transmit	FIFO is	half full
								1	The enab		ransmit i	interrupt	mode fo	r the TX	RIS inter	rupt is
	3		SO	D	R/	w	0	SSI	Slave M	ode Out	put Disa	ble				
								syst slav the cou	ems, it is es in the serial out ld be tied	s possibl system put line. togethe	e for the while en In such s er. To ope	e Slave n SSI mas suring th systems, erate in s ave does	ster to br at only o the TXD such a sy	oadcast ne slave lines fror vstem, th	a messa drives d m multipl e SOD bi	ge to all ata onto e slaves t can be
								Val	ue Desc	ription						
								0	SSL	can drive	the ssi	Tx outp	ut in Sla	ve mode	-	
								1	SSL	nust not	drive the	e SSITx	output i	n Slave i	node.	
	2		MS	6	R/	W	0	SSI	Master/	Slave Se	elect					
									s bit sele SSI is di			ive mode	e and ca	n be moo	dified onl	y when
								Val	ue Desc	ription						
								0	The	SSI is co	onfigured	l as a ma	aster.			
								1	The	SSI is co	onfigured	l as a sla	ive.			

Bit/Field	Name	Туре	Reset	Description
1	SSE	R/W	0	SSI Synchronous Serial Port Enable
				Value Description
				0 SSI operation is disabled.
				1 SSI operation is enabled.
				<b>Note:</b> This bit must be cleared before any control registers are reprogrammed.
0	LBM	R/W	0	SSI Loopback Mode
				Value Description
				0 Normal serial port operation enabled.
				1 Output of the transmit serial shift register is connected internally

 Output of the transmit serial shift register is connected internally to the input of the receive serial shift register.

### Register 3: SSI Data (SSIDR), offset 0x008

Important: This register is read-sensitive. See the register description for details.

The **SSIDR** register is 16-bits wide. When the **SSIDR** register is read, the entry in the receive FIFO that is pointed to by the current FIFO read pointer is accessed. When a data value is removed by the SSI receive logic from the incoming data frame, it is placed into the entry in the receive FIFO pointed to by the current FIFO write pointer.

When the **SSIDR** register is written to, the entry in the transmit FIFO that is pointed to by the write pointer is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. Each data value is loaded into the transmit serial shifter, then serially shifted out onto the SSITx pin at the programmed bit rate.

When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits. Received data less than 16 bits is automatically right-justified in the receive buffer.

When the SSI is programmed for MICROWIRE frame format, the default size for transmit data is eight bits (the most significant byte is ignored). The receive data size is controlled by the programmer. The transmit FIFO and the receive FIFO are not cleared even when the SSE bit in the **SSICR1** register is cleared, allowing the software to fill the transmit FIFO before enabling the SSI.

#### SSI Data (SSIDR)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x008

Type R/W, reset 0x0000.0000



transmit logic. The receive logic automatically right-justifies the data.

## Register 4: SSI Status (SSISR), offset 0x00C

The **SSISR** register contains bits that indicate the FIFO fill status and the SSI busy status.

	Status (Status (Status)															
SSI1 Offse	base: 0x40 t 0x00C RO, reset	00.900	0													
.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	r		1 I		r – – – –		1 1	rese	rved		1	I	r	1	r	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•		• •			reserve	d				•	BSY	RFF	RNE	TNF	TFE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:5		reserv	ed	R	C	0x0000.00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		
	4		BSY	,	R	С	0	SSI	Busy Bit							
								Valu	ue Desc	ription						
								0	The	SSI is idl	e.					
								1				ransmitti not empty		or receivi	ng a frar	ne, or
	3		RFF	:	R	С	0	SSI	Receive	FIFO F	ull					
								Valu	ue Desc	ription						
								0	The	eceive F	FIFO is r	not full.				
								1	The I	eceive F	FIFO is f	ull.				
	2		RNE	-	R	С	0	SSI	Receive	FIFO N	ot Empty	ý				
								Valı	ue Desc	rintion						
								0			FIFO is e	emoty				
								1				not empty	<i> </i> .			
	1		TNF	:	R	С	1	SSI	Transmi	t FIFO N	lot Full					
								Valu	ue Desc	ription						
								0			FIFO is	full.				
								1	The t	ransmit	FIFO is	not full.				

Bit/Field	Name	Туре	Reset	Description
0	TFE	RO	1	SSI Transmit FIFO Empty
				Value Description
				0 The transmit FIFO is not empty.
				1 The transmit FIFO is empty.

### Register 5: SSI Clock Prescale (SSICPSR), offset 0x010

The **SSICPSR** register specifies the division factor which is used to derive the SSIClk from the system clock. The clock is further divided by a value from 1 to 256, which is 1 + SCR. SCR is programmed in the **SSICR0** register. The frequency of the SSIClk is defined by:

SSIClk = SysClk / (CPSDVSR \* (1 + SCR))

The value programmed into this register must be an even number between 2 and 254. The least-significant bit of the programmed number is hard-coded to zero. If an odd number is written to this register, data read back from this register has the least-significant bit as zero.

SSI Clock Prescale (SSICPSR) SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x010 Type R/W, reset 0x0000.0000 31 30 29 28 26 25 24 23 22 21 20 19 17 16 27 18 reserved RO RO RO Туре RO 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 2 0 15 14 13 11 10 9 8 7 6 5 4 3 1 reserved CPSDVSR RO RO RO RO RO RO RO RO R/W R/W R/W R/W R/W R/W R/W R/W Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Description Name Туре Reset RO 0x00 31:8 reserved Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 CPSDVSR R/W 0x00 SSI Clock Prescale Divisor This value must be an even number from 2 to 254, depending on the frequency of SSIC1k. The LSB always returns 0 on reads.

## Register 6: SSI Interrupt Mask (SSIIM), offset 0x014

The **SSIIM** register is the interrupt mask set or clear register. It is a read/write register and all bits are cleared on reset.

On a read, this register gives the current value of the mask on the corresponding interrupt. Setting a bit sets the mask, preventing the interrupt from being signaled to the interrupt controller. Clearing a bit clears the corresponding mask, enabling the interrupt to be sent to the interrupt controller.

SSI	Interrup	t Mask	(SSIIM	)												
SSI0 SSI1 Offse	base: 0x4 base: 0x4 t 0x014 R/W, rese	000.800 000.900	0	,												
ijpo	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[	ľ		1	r	1		1 1		rved	ı	r	1	ı	1	1	r i
<b>Г</b> Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•					res	erved			•	•		ТХІМ	RXIM	RTIM	RORIM
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:4		reserv	ved	R	0	0	com	patibility	with fut	ure produ	ucts, the	of a reso value of operatio	a reserv		vide hould be
	3		TXI	М	R/	W	0	SSI	Transmi	t FIFO Ir	nterrupt I	Mask				
								Val	ue Desc	ription						
								0	The	transmit	FIFO int	errupt is	masked			
								1	The	transmit	FIFO int	errupt is	not mas	ked.		
	2		RXII	М	R/	W	0	SSI	Receive	FIFO In	terrupt N	/lask				
								Val	ue Desc	ription						
								0			FIFO inte	errupt is	masked.			
								1	The	receive F	FIFO inte	errupt is	not mask	ked.		
	1		RTI	М	R/	W	0	SSI	Receive	Time-O	ut Interru	upt Mask	ζ.			
								Val	ue Desc	rintion						
								0		•	FIFO time	e-out int	errupt is	masked		
								1					errupt is			
	0		ROR	IM	R/	W	0	SSI	Receive	Overrur	n Interrup	ot Mask				
								Val	ue Desc	rintion						
								0			FIFO ove	errun inte	errupt is i	masked		
								1					errupt is i			
								•								

## Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018

The **SSIRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

SSI	Raw Int	errupt	Status (	SSIRIS	)											
SSI1	base: 0x4 base: 0x4															
	et 0x018 RO, reset	0x0000	.0008													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	r		т т		1			rese	erved		1		1	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						res	erved				•		TXRIS	RXRIS	RTRIS	RORRIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0
E	Bit/Field		Nam	e	Ту	be	Reset	Des	cription							
	31:4		reserv	ved	R	C	0	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv		
	3		TXRI	IS	R	С	1	SSI	Transmi	t FIFO R	aw Inter	rupt Sta	tus			
								Val	ue Desc	ription						
								0	No ir	terrupt.						
								1		EOT bit f empty		SICR1 re	egister is	clear, th	e transn	nit FIFO
													nit FIFO ie serializ		, and the	e last bit
									s bit is cle bit is cle							
	2		RXRI	IS	R	С	0	SSI	Receive	FIFO R	aw Inter	rupt Stat	us			
								Val	ue Desc	ription						
								0	No in	terrupt.						
								1	The I	eceive F	FIFO is h	alf full o	r more.			
								This	s bit is cle	eared wh	nen the r	eceive F	IFO is le	ss than	half full.	
	1		RTRI	IS	R	С	0	SSI	Receive	Time-O	ut Raw I	nterrupt	Status			
								Val	ue Desc	ription						
								0	No in	terrupt.						
								1	The I	eceive t	ime-out	has occi	urred.			
									s bit is cle ar (SSIIC			written t	o the RTI	cc bit in t	he SSI li	nterrupt

Bit/Field	Name	Туре	Reset	Description
0	RORRIS	RO	0	SSI Receive Overrun Raw Interrupt Status
				Value Description
				0 No interrupt.
				1 The receive FIFO has overflowed
				This bit is cleared when a 1 is written to the RORIC bit in the SSI Interrupt Clear (SSIICR) register.

## Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C

The **SSIMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

#### SSI Masked Interrupt Status (SSIMIS)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x01C Type RO, reset 0x0000.0000

Туре	RO, rese	t 0x0000	.0000													
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I	1	1			1		rese	erved	1	1	1	1	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1			res	served			I	1	1	TXMIS	RXMIS	RTMIS	RORMIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:4		reserv	ved	R	0	0	com		with fut	ure prod	ucts, the	value of	erved bit f a reserv on.	•	
	3		TXM	IS	R	0	0	SSI	Transmi	t FIFO N	/lasked I	nterrupt	Status			
								Val	ue Desc	ription						
								0			nas not c					
								1	being	g half en	npty or le	ess (if the	EOT bit	due to the is clear) EOT bit i	or due f	
														more tha n it (if the		
	2		RXM	IIS	R	0	0	SSI	Receive	FIFO M	lasked Ir	nterrupt S	Status			
								Val	ue Desc	ription						
								0	An ir	iterrupt h	nas not c	occurred	or is ma	sked.		
								1			d interru I or more		gnaled o	due to the	e receive	e FIFO
								This	s bit is cle	eared wh	nen the r	eceive F	IFO is le	ess than	half full.	
	1		RTM	IS	R	0	0	SSI	Receive	Time-O	ut Mask	ed Interr	upt Statu	JS		
								Val	ue Desc	ription						
								0	An ir	iterrupt h	nas not c	occurred	or is ma	sked.		
								1	An u out.	nmaske	d interru	pt was si	gnaled o	due to the	e receive	e time
									s bit is cle ar (SSIIC			written t	o the RTI	IC bit in t	he SSI li	nterrupt

Bit/Field	Name	Туре	Reset	Description
0	RORMIS	RO	0	SSI Receive Overrun Masked Interrupt Status
				Value Description
				0 An interrupt has not occurred or is masked.
				<ol> <li>An unmasked interrupt was signaled due to the receive FIFO overflowing.</li> </ol>
				This bit is cleared when a 1 is written to the RORIC bit in the SSI Interrupt Clear (SSIICR) register.

## Register 9: SSI Interrupt Clear (SSIICR), offset 0x020

The **SSIICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

SSI0 SSI1 Offse	Interrup base: 0x4 base: 0x4 t 0x020 W1C, res	4000.800 4000.900	0	R)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I		1 1 1		1 1	rese	rved						1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	U	0	0	0	0	0	0	0	U	0	U	0	U	U	U	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1				reser	ved				•			RTIC	RORIC
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	W1C	W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reset     0																
	31:2		reserv	ved	R	C	0	com	patibility	with futu	ure prod	ucts, the	of a rese value of operatio	a reserv	•	vide nould be
	1		RTI	С	W1	IC	0	SSI	Receive	Time-O	ut Interru	upt Clear				
1 RTIC W1C 0 SSI Receive Time-Out Ir Writing a 1 to this bit clea the RTMIS bit in the SSI													s bit in th	ie SSIR	<b>S</b> registe	er and
	0		ROR	IC	W1	IC	0	SSI	Receive	Overrur	Interru	ot Clear				
								Writ	ing a 1 t	o this bit	clears th		IS bit in t	the SSI	RIS regis	ster and

## Register 10: SSI DMA Control (SSIDMACTL), offset 0x024

The **SSIDMACTL** register is the  $\mu$ DMA control register.

SSI	DMA C	ontrol (	SSIDM	ACTL)												
SSI1 Offse	base: 0x4 t 0x024	4000.800 4000.900 et 0x0000	0													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ			1	1	r r		1 1	rese	erved		1	1	1	1	1	·
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ĺ			1				reserve	ed			1	1		1	TXDMAE	RXDMAE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0
Resei	U	U	U	U	U	U	0	U	U	0	U	U	U	U	0	0
Bit/Field Name Type Reset Description																
31:2 reserved RO 0x0000.000 Software should not rely on the value of a reserved bit. To provid compatibility with future products, the value of a reserved bit sho preserved across a read-modify-write operation.																
	1		TXDM	1AE	R/	N	0	Trai	nsmit DM	A Enabl	е					
								Val		rintion						
								vai 0	ue Desc	•	tranami		s disable	d		
								1	•				s enabled			
								I	μυινι		uansini			1.		
	0		RXDM	/AE	R/	N	0	Rec	eive DM	A Enable	9					
								Val	ue Desc	ription						
								0	μDM	A for the	receive	FIFO is	disabled	Ι.		
								1	μDM	A for the	receive	FIFO is	enabled			

## Register 11: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 4 (SSIPeriphID4)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	erved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved					PI	D4	T	I	· ]		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Neset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field Name					ре	Reset	Des	cription							
	31:8 reserved					0	0x0000.00	com	tware sho npatibility served ac	with futu	ire produ	ucts, the	value of	f a reserv		
	7:0		PID	4	R	0	0x00		Peripher		• •	-	ie prese	nce of th	is periph	ieral.

## Register 12: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4

The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

### SSI Peripheral Identification 5 (SSIPeriphID5)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		 		т г	rese	rved		r	1	ı 1	r	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved		1 1					PI	D5		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	0 0 0 0 Bit/Field Name				Туј	pe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x0000.00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		PID	5	R	0	0x00	SSI	Peripher	al ID Re	gister [1	5:8]				
								Can	be used	by soft	ware to i	dentify th	ne prese	nce of th	is periph	neral.

## Register 13: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 6 (SSIPeriphID6)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	rved	1					1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved			I		PI	D6		1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	0	0	0	0	0	0	U	0	0	0	0	0	0	0	0
E	Bit/Field Name						Reset	Des	cription							
	31:8		reser	ved	R	0	0x0000.00	com	patibility	with futu	ure produ	he value ucts, the dify-write	value of	a reserv	•	
	7:0		PID	6	R	0	0x00		•	ral ID Re I by soft	•	3:16] dentify th	e prese	nce of th	is periph	ieral.

## Register 14: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

### SSI Peripheral Identification 7 (SSIPeriphID7)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		,		1 1	rese	rved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1 1					PI	D7	T	I	· ]
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resel	0	U	0	0	0	U	0	U	0	0	0	0	U	0	0	0
E	Bit/Field Name					pe	Reset	Des	cription							
	31:8 reserved					0	0x0000.00	com	ware sho patibility served ac	with futu	ire produ	ucts, the	value of	f a reserv		
	7:0		PID	7	R	0	0x00		Peripher		• •	-	ie prese	nce of th	is periph	ieral.

## Register 15: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 0 (SSIPeriphID0)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFE0 Type RO, reset 0x0000.0022

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1	<b></b>			1 1	rese	rved	I				ſ	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved		1 1			I		PI	0		1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 1	RO 0
Reset	0	0	0	0	0	0	Ū	0	0	0		0	U	0		0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x0000.00	com	patibility	with futu	ure produ	he value ucts, the dify-write	value of	a reserv	•	
	7:0		PID	0	R	0	0x22		•	ral ID Re I by soft	•	:0] dentify th	e prese	nce of th	is periph	neral.

## Register 16: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

### SSI Peripheral Identification 1 (SSIPeriphID1)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFE4 Type RO, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		ſ	1	r	ı – – –	r	1 1	rese	rved					T	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[			1	rese	erved		<b>1</b> 1					PI	01	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field															
	31:8 reserved					0	0x0000.00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	f a reserv	•	
	7:0		PID	1	R	0	0x00	SSI	Peripher be used	ral ID Re	gister [1	5:8]	·		is periph	ieral.

## Register 17: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 2 (SSIPeriphID2)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				<u>т</u> т	rese	rved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Î	rese	rved		1 1					PI	02	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO	RO 1	RO 0	RO 0	RO 0
Reset	U	U	0	U	0	U	0	0	0	U	0	1	I	U	U	0
E	Bit/Field Name					ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x0000.00	com	ware sho patibility served ac	with futu	ire produ	ucts, the	value of	a reserv	•	
	7:0		PID	2	R	0	0x18		Peripher be used		• •	-	e prese	nce of th	is periph	ieral.

## Register 18: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

### SSI Peripheral Identification 3 (SSIPeriphID3)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				<u>т г</u>	rese	rved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1 1					PI	D3	T	I	· ]
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	I
E	Bit/Field Name					ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x0000.00	com	ware sho patibility served ac	with futu	ire produ	ucts, the	value of	f a reserv		
	7:0		PID	3	R	0	0x01		Peripher		• •	-	ie prese	nce of th	is periph	ieral.

## Register 19: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0

The **SSIPCeIIIDn** registers are hard-coded, and the fields within the register determine the reset value.

### SSI PrimeCell Identification 0 (SSIPCelIID0)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1				rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset				-		-			-							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	•	rese	erved							CII	0			'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
E	Bit/Field		Name Type Res					Des	cription							
	31:8 reserved					0	0x0000.00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv		
	7:0		CID	0	R	0	0x0D		PrimeCe vides sof			-	eriphera	l identific	cation sy	stem.

## Register 20: SSI PrimeCell Identification 1 (SSIPCelIID1), offset 0xFF4

The **SSIPCeIIIDn** registers are hard-coded, and the fields within the register determine the reset value.

### SSI PrimeCell Identification 1 (SSIPCelIID1)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFF4 Type RO, reset 0x0000.00F0

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ	ſ	1	r	1	[	1 1	rese	erved	[	r		1	r	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•		1	rese	erved		1 1					CII	D1	1	I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
B	Bit/Field		Name		Type Reset		Des	cription								
	31:8		reserved		R	0	0x0000.00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.							
7:0			CID1		R	0	0xF0	SSI PrimeCell ID Register [15:8] Provides software a standard cross-peripheral identification system.								

## Register 21: SSI PrimeCell Identification 2 (SSIPCelIID2), offset 0xFF8

The **SSIPCeIIIDn** registers are hard-coded, and the fields within the register determine the reset value.

#### SSI PrimeCell Identification 2 (SSIPCellID2)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFF8 Type RO, reset 0x0000.0005

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1	1	ı		1 1	rese	erved		I			1	I	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
10001	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	15	14	1	12	1	10		0	, 	0					· · ·	<u> </u>
				rese	erved							CID2				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO 1	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
B	it/Field		Nam	ne	Ту	pe	Reset	Des	cription							
31:8			reserved		R	0	0x0000.00	com	oftware should not rely on the value of a reserved bit. To provide ompatibility with future products, the value of a reserved bit should be reserved across a read-modify-write operation.							
7:0			CID2 RO		0	0x05		SSI PrimeCell ID Register [23:16] Provides software a standard cross-peripheral identification sys						stem.		

## Register 22: SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC

The **SSIPCeIIIDn** registers are hard-coded, and the fields within the register determine the reset value.

### SSI PrimeCell Identification 3 (SSIPCelIID3)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	I	1			rese	erved		1	•		1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
100001	15	14	13	12	11	10	9	8	7	6	5		3	2	1	
	15	14	13	12		10	9	0		0	5	4				0
			1	rese	erved						1	CI	D3	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
Bit/Field			Name		Ту	ре	e Reset De		cription							
	31:8		reserved		R	0	con		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.							
	7:0	CID3		R	0	0xB1		PrimeCe vides sof		•••	-	eriphera	l identific	cation sv	/stem.	
															·····	

# **15** Inter-Integrated Circuit (I<sup>2</sup>C) Interface

The Inter-Integrated Circuit ( $I^2C$ ) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL), and interfaces to external  $I^2C$  devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The  $I^2C$  bus may also be used for system testing and diagnostic purposes in product development and manufacture. The LM3S9B92 microcontroller includes two  $I^2C$  modules, providing the ability to interact (both transmit and receive) with other  $I^2C$  devices on the bus.

The Stellaris<sup>®</sup> LM3S9B92 controller includes two I<sup>2</sup>C modules with the following features:

- Devices on the I<sup>2</sup>C bus can be designated as either a master or a slave
  - Supports both transmitting and receiving data as either a master or a slave
  - Supports simultaneous master and slave operation
- Four I<sup>2</sup>C modes
  - Master transmit
  - Master receive
  - Slave transmit
  - Slave receive
- Two transmission speeds: Standard (100 Kbps) and Fast (400 Kbps)
- Master and slave interrupt generation
  - Master generates interrupts when a transmit or receive operation completes (or aborts due to an error)
  - Slave generates interrupts when data has been transferred or requested by a master or when a START or STOP condition is detected
- Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode

## 15.1 Block Diagram

Figure 15-1. I<sup>2</sup>C Block Diagram



## 15.2 Signal Description

The following table lists the external signals of the  $l^2C$  interface and describes the function of each. The  $l^2C$  interface signals are alternate functions for some GPIO signals and default to be GPIO signals at reset., with the exception of the I2C0SCL and I2CSDA pins which default to the  $l^2C$  function. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for the  $l^2C$  signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 427) should be set to choose the  $l^2C$  function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 445) to assign the  $l^2C$  signal to the specified GPIO port pin. Note that the  $l^2C$  pins should be set to open drain using the **GPIO Open Drain Select (GPIOODR)** register. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 404.

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
I2C0SCL	72	PB2 (1)	I/O	OD	I <sup>2</sup> C module 0 clock.
I2C0SDA	65	PB3 (1)	I/O	OD	I <sup>2</sup> C module 0 data.
I2C1SCL	14 19 26 34	PJ0 (11) PG0 (3) PA0 (8) PA6 (1)	I/O	OD	I <sup>2</sup> C module 1 clock.
I2C1SDA	18 27 35 87	PG1 (3) PA1 (8) PA7 (1) PJ1 (11)	I/O	OD	I <sup>2</sup> C module 1 data.

### Table 15-1. I2C Signals (100LQFP)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

### Table 15-2. I2C Signals (108BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
I2C0SCL	A11	PB2 (1)	I/O	OD	I <sup>2</sup> C module 0 clock.

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
I2C0SDA	E11	PB3 (1)	I/O	OD	I <sup>2</sup> C module 0 data.
I2C1SCL	F3 K1 L3 L6	PJ0 (11) PG0 (3) PA0 (8) PA6 (1)	I/O	OD	I <sup>2</sup> C module 1 clock.
I2C1SDA	K2 M3 M6 B6	PG1 (3) PA1 (8) PA7 (1) PJ1 (11)	I/O	OD	I <sup>2</sup> C module 1 data.

Table 15-2. I2C Signals (108BGA) (continued)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

## 15.3 Functional Description

Each I<sup>2</sup>C module is comprised of both master and slave functions. For proper operation, the SDA and SCL pins must be configured as open-drain signals. A typical I<sup>2</sup>C bus configuration is shown in Figure 15-2.

See "Inter-Integrated Circuit (I<sup>2</sup>C) Interface" on page 1327 for I<sup>2</sup>C timing diagrams.

### Figure 15-2. I<sup>2</sup>C Bus Configuration



## 15.3.1 I<sup>2</sup>C Bus Functional Overview

The I<sup>2</sup>C bus uses only two signals: SDA and SCL, named I2CSDA and I2CSCL on Stellaris microcontrollers. SDA is the bi-directional serial data line and SCL is the bi-directional serial clock line. The bus is considered idle when both lines are High.

Every transaction on the I<sup>2</sup>C bus is nine bits long, consisting of eight data bits and a single acknowledge bit. The number of bytes per transfer (defined as the time between a valid START and STOP condition, described in "START and STOP Conditions" on page 792) is unrestricted, but each byte has to be followed by an acknowledge bit, and data must be transferred MSB first. When a receiver cannot receive another complete byte, it can hold the clock line SCL Low and force the transmitter into a wait state. The data transfer continues when the receiver releases the clock SCL.

### 15.3.1.1 START and STOP Conditions

The protocol of the  $I^2C$  bus defines two states to begin and end a transaction: START and STOP. A High-to-Low transition on the SDA line while the SCL is High is defined as a START condition, and a Low-to-High transition on the SDA line while SCL is High is defined as a STOP condition. The bus is considered busy after a START condition and free after a STOP condition. See Figure 15-3.




The STOP bit determines if the cycle stops at the end of the data cycle or continues on to a repeated START condition. To generate a single transmit cycle, the  $I^2C$  Master Slave Address (I2CMSA) register is written with the desired address, the R/S bit is cleared, and the Control register is written with ACK=X (0 or 1), STOP=1, START=1, and RUN=1 to perform the operation and stop. When the operation is completed (or aborted due an error), the interrupt pin becomes active and the data may be read from the  $I^2C$  Master Data (I2CMDR) register. When the  $I^2C$  module operates in Master receiver mode, the ACK bit is normally set causing the  $I^2C$  bus controller to transmit an acknowledge automatically after each byte. This bit must be cleared when the  $I^2C$  bus controller requires no further data to be transmitted from the slave transmitter.

When operating in slave mode, two bits in the I<sup>2</sup>C Slave Raw Interrupt Status (I2CSRIS) register indicate detection of start and stop conditions on the bus; while two bits in the I<sup>2</sup>C Slave Masked Interrupt Status (I2CSMIS) register allow start and stop conditions to be promoted to controller interrupts (when interrupts are enabled).

#### 15.3.1.2 Data Format with 7-Bit Address

Data transfers follow the format shown in Figure 15-4. After the START condition, a slave address is transmitted. This address is 7-bits long followed by an eighth bit, which is a data direction bit (R/S bit in the **I2CMSA** register). If the R/S bit is clear, it indicates a transmit operation (send), and if it is set, it indicates a request for data (receive). A data transfer is always terminated by a STOP condition generated by the master, however, a master can initiate communications with another device on the bus by generating a repeated START condition and addressing another slave without first generating a STOP condition. Various combinations of receive/transmit formats are then possible within a single transfer.

#### Figure 15-4. Complete Data Transfer with a 7-Bit Address



The first seven bits of the first byte make up the slave address (see Figure 15-5). The eighth bit determines the direction of the message. A zero in the R/S position of the first byte means that the master transmits (sends) data to the selected slave, and a one in this position means that the master receives data from the slave.

#### Figure 15-5. R/S Bit in First Byte



#### 15.3.1.3 Data Validity

The data on the SDA line must be stable during the high period of the clock, and the data line can only change when SCL is Low (see Figure 15-6).

#### Figure 15-6. Data Validity During Bit Transfer on the I<sup>2</sup>C Bus



#### 15.3.1.4 Acknowledge

All bus transactions have a required acknowledge clock cycle that is generated by the master. During the acknowledge cycle, the transmitter (which can be the master or slave) releases the SDA line. To acknowledge the transaction, the receiver must pull down SDA during the acknowledge clock cycle. The data transmitted out by the receiver during the acknowledge cycle must comply with the data validity requirements described in "Data Validity" on page 794.

When a slave receiver does not acknowledge the slave address, SDA must be left High by the slave so that the master can generate a STOP condition and abort the current transfer. If the master device is acting as a receiver during a transfer, it is responsible for acknowledging each transfer made by the slave. Because the master controls the number of bytes in the transfer, it signals the end of data to the slave transmitter by not generating an acknowledge on the last data byte. The slave transmitter must then release SDA to allow the master to generate the STOP or a repeated START condition.

#### 15.3.1.5 Arbitration

A master may start a transfer only if the bus is idle. It's possible for two or more masters to generate a START condition within minimum hold time of the START condition. In these situations, an arbitration scheme takes place on the SDA line, while SCL is High. During arbitration, the first of the competing master devices to place a '1' (High) on SDA while another master transmits a '0' (Low) switches off its data output stage and retires until the bus is idle again.

Arbitration can take place over several bits. Its first stage is a comparison of address bits, and if both masters are trying to address the same device, arbitration continues on to the comparison of data bits.

#### 15.3.2 Available Speed Modes

The  $I^2C$  bus can run in either Standard mode (100 kbps) or Fast mode (400 kbps). The selected mode should match the speed of the other  $I^2C$  devices on the bus.

#### 15.3.2.1 Standard and Fast Modes

Standard and Fast modes are selected using a value in the I<sup>2</sup>C Master Timer Period (I2CMTPR) register that results in an SCL frequency of 100 kbps for Standard mode.

The I<sup>2</sup>C clock rate is determined by the parameters *CLK\_PRD*, *TIMER\_PRD*, *SCL\_LP*, and *SCL\_HP* where:

CLK\_PRD is the system clock period

*SCL\_LP* is the low phase of SCL (fixed at 6)

*SCL\_HP* is the high phase of SCL (fixed at 4)

TIMER\_PRD is the programmed value in the I2CMTPR register (see page 814).

The I<sup>2</sup>C clock period is calculated as follows:

SCL\_PERIOD = 2 × (1 + TIMER\_PRD) × (SCL\_LP + SCL\_HP) × CLK\_PRD

For example:

 $CLK\_PRD = 50 \text{ ns}$ 

 $TIMER_PRD = 2$ 

SCL\_LP**=6** 

SCL\_HP=4

yields a SCL frequency of:

1/SCL\_PERIOD = 333 Khz

Table 15-3 gives examples of the timer periods that should be used to generate SCL frequencies based on various system clock frequencies.

System Clock	Timer Period	Standard Mode	Timer Period	Fast Mode
4 MHz	0x01	100 Kbps	-	-
6 MHz	0x02	100 Kbps	-	-
12.5 MHz	0x06	89 Kbps	0x01	312 Kbps
16.7 MHz	0x08	93 Kbps	0x02	278 Kbps
20 MHz	0x09	100 Kbps	0x02	333 Kbps
25 MHz	0x0C	96.2 Kbps	0x03	312 Kbps
33 MHz	0x10	97.1 Kbps	0x04	330 Kbps
40 MHz	0x13	100 Kbps	0x04	400 Kbps
50 MHz	0x18	100 Kbps	0x06	357 Kbps
80 MHz	0x27	100 Kbps	0x09	400 Kbps

#### 15.3.3 Interrupts

The I<sup>2</sup>C can generate interrupts when the following conditions are observed:

- Master transaction completed
- Master arbitration lost

- Master transaction error
- Slave transaction received
- Slave transaction requested
- Stop condition on bus detected
- Start condition on bus detected

The I<sup>2</sup>C master and I<sup>2</sup>C slave modules have separate interrupt signals. While both modules can generate interrupts for multiple conditions, only a single interrupt signal is sent to the interrupt controller.

#### 15.3.3.1 I<sup>2</sup>C Master Interrupts

The I<sup>2</sup>C master module generates an interrupt when a transaction completes (either transmit or receive), when arbitration is lost, or when an error occurs during a transaction. To enable the I<sup>2</sup>C master interrupt, software must set the IM bit in the I<sup>2</sup>C Master Interrupt Mask (I2CMIMR) register. When an interrupt condition is met, software must check the ERROR and ARBLST bits in the I<sup>2</sup>C Master Control/Status (I2CMCS) register to verify that an error didn't occur during the last transaction and to ensure that arbitration has not been lost. An error condition is asserted if the last transaction wasn't acknowledged by the slave. If an error is not detected and the master has not lost arbitration, the application can proceed with the transfer. The interrupt is cleared by writing a 1 to the IC bit in the I<sup>2</sup>C Master Interrupt Clear (I2CMICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the I<sup>2</sup>C Master Raw Interrupt Status (I2CMRIS) register.

#### 15.3.3.2 I<sup>2</sup>C Slave Interrupts

The slave module can generate an interrupt when data has been received or requested. This interrupt is enabled by setting the DATAIM bit in the I<sup>2</sup>C Slave Interrupt Mask (I2CSIMR) register. Software determines whether the module should write (transmit) or read (receive) data from the I<sup>2</sup>C Slave Data (I2CSDR) register, by checking the RREQ and TREQ bits of the I<sup>2</sup>C Slave Control/Status (I2CSCSR) register. If the slave module is in receive mode and the first byte of a transfer is received, the FBR bit is set along with the RREQ bit. The interrupt is cleared by setting the DATAIC bit in the I<sup>2</sup>C Slave Interrupt Clear (I2CSICR) register.

In addition, the slave module can generate an interrupt when a start and stop condition is detected. These interrupts are enabled by setting the STARTIM and STOPIM bits of the I<sup>2</sup>C Slave Interrupt Mask (I2CSIMR) register and cleared by writing a 1 to the STOPIC and STARTIC bits of the I<sup>2</sup>C Slave Interrupt Clear (I2CSICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the I<sup>2</sup>C Slave Raw Interrupt Status (I2CSRIS) register.

#### 15.3.4 Loopback Operation

The I<sup>2</sup>C modules can be placed into an internal loopback mode for diagnostic or debug work by setting the LPBK bit in the I<sup>2</sup>C Master Configuration (I2CMCR) register. In loopback mode, the SDA and SCL signals from the master and slave modules are tied together.

### 15.3.5 Command Sequence Flow Charts

This section details the steps required to perform the various  $I^2C$  transfer types in both master and slave mode.

### 15.3.5.1 I<sup>2</sup>C Master Command Sequences

The figures that follow show the command sequences available for the I<sup>2</sup>C master.

Figure 15-7. Master Single TRANSMIT



Figure 15-8. Master Single RECEIVE





Figure 15-9. Master TRANSMIT with Repeated START



Figure 15-10. Master RECEIVE with Repeated START



Figure 15-11. Master RECEIVE with Repeated START after TRANSMIT with Repeated START



Figure 15-12. Master TRANSMIT with Repeated START after RECEIVE with Repeated START

### 15.3.5.2 I<sup>2</sup>C Slave Command Sequences

Figure 15-13 on page 804 presents the command sequence available for the I<sup>2</sup>C slave.





### 15.4 Initialization and Configuration

The following example shows how to configure the  $I^2C$  module to transmit a single byte as a master. This assumes the system clock is 20 MHz.

- 1. Enable the I<sup>2</sup>C clock by writing a value of 0x0000.1000 to the **RCGC1** register in the System Control module (see page 280).
- 2. Enable the clock to the appropriate GPIO module via the **RCGC2** register in the System Control module (see page 292). To find out which GPIO port to enable, refer to Table 24-5 on page 1262.
- In the GPIO module, enable the appropriate pins for their alternate function using the GPIOAFSEL register (see page 427). To determine which GPIOs to configure, see Table 24-4 on page 1253.
- **4.** Enable the I<sup>2</sup>C pins for open-drain operation. See page 432.
- **5.** Configure the PMCn fields in the **GPIOPCTL** register to assign the I<sup>2</sup>C signals to the appropriate pins. See page 445 and Table 24-5 on page 1262.
- 6. Initialize the I<sup>2</sup>C Master by writing the I2CMCR register with a value of 0x0000.0010.

7. Set the desired SCL clock speed of 100 Kbps by writing the I2CMTPR register with the correct value. The value written to the I2CMTPR register represents the number of system clock periods in one SCL clock period. The TPR value is determined by the following equation:

```
TPR = (System Clock/(2*(SCL_LP + SCL_HP)*SCL_CLK))-1;
TPR = (20MHz/(2*(6+4)*100000))-1;
TPR = 9
```

Write the I2CMTPR register with the value of 0x0000.0009.

- 8. Specify the slave address of the master and that the next operation is a Transmit by writing the **I2CMSA** register with a value of 0x0000.0076. This sets the slave address to 0x3B.
- **9.** Place data (byte) to be transmitted in the data register by writing the **I2CMDR** register with the desired data.
- **10.** Initiate a single byte transmit of the data from Master to Slave by writing the **I2CMCS** register with a value of 0x0000.0007 (STOP, START, RUN).
- **11.** Wait until the transmission completes by polling the **I2CMCS** register's **BUSBSY** bit until it has been cleared.
- 12. Check the ERROR bit in the I2CMCS register to confirm the transmit was acknowledged.

### 15.5 Register Map

Table 15-4 on page 805 lists the I<sup>2</sup>C registers. All addresses given are relative to the I<sup>2</sup>C base address:

- I<sup>2</sup>C 0: 0x4002.0000
- I<sup>2</sup>C 1: 0x4002.1000

Note that the  $l^2C$  module clock must be enabled before the registers can be programmed (see page 280). There must be a delay of 3 system clocks after the  $l^2C$  module clock is enabled before any  $l^2C$  module registers are accessed.

The hw\_i2c.h file in the StellarisWare<sup>®</sup> Driver Library uses a base address of 0x800 for the I<sup>2</sup>C slave registers. Be aware when using registers with offsets between 0x800 and 0x818 that StellarisWare uses an offset between 0x000 and 0x018 with the slave base address.

#### Table 15-4. Inter-Integrated Circuit (I<sup>2</sup>C) Interface Register Map

Offset	Name	Туре	Reset	Description	See page
I <sup>2</sup> C Maste	r				
0x000	I2CMSA	R/W	0x0000.0000	I2C Master Slave Address	807
0x004	I2CMCS	R/W	0x0000.0020	I2C Master Control/Status	808
0x008	I2CMDR	R/W	0x0000.0000	I2C Master Data	813
0x00C	I2CMTPR	R/W	0x0000.0001	I2C Master Timer Period	814
0x010	I2CMIMR	R/W	0x0000.0000	I2C Master Interrupt Mask	815
0x014	I2CMRIS	RO	0x0000.0000	I2C Master Raw Interrupt Status	816

Offset	Name	Туре	Reset	Description	See page
0x018	I2CMMIS	RO	0x0000.0000	I2C Master Masked Interrupt Status	817
0x01C	I2CMICR	WO	0x0000.0000	I2C Master Interrupt Clear	818
0x020	I2CMCR	R/W	0x0000.0000	I2C Master Configuration	819
I <sup>2</sup> C Slave			I		
0x800	I2CSOAR	R/W	0x0000.0000	I2C Slave Own Address	820
0x804	I2CSCSR	RO	0x0000.0000	I2C Slave Control/Status	821
0x808	I2CSDR	R/W	0x0000.0000	I2C Slave Data	823
0x80C	I2CSIMR	R/W	0x0000.0000	I2C Slave Interrupt Mask	824
0x810	I2CSRIS	RO	0x0000.0000	I2C Slave Raw Interrupt Status	825
0x814	I2CSMIS	RO	0x0000.0000	I2C Slave Masked Interrupt Status	826
0x818	I2CSICR	WO	0x0000.0000	I2C Slave Interrupt Clear	827

Table 15-4. Inter-Integrated Circuit (I<sup>2</sup>C) Interface Register Map (continued)

# **15.6** Register Descriptions (I<sup>2</sup>C Master)

The remainder of this section lists and describes the I<sup>2</sup>C master registers, in numerical order by address offset.

# Register 1: I<sup>2</sup>C Master Slave Address (I2CMSA), offset 0x000

This register consists of eight bits: seven address bits (A6-A0), and a Receive/Send bit, which determines if the next operation is a Receive (High), or Transmit (Low).

I2C	Master	Slave	Address	(I2CM	SA)											
I2C 1 Offse	) base: 0x base: 0x et 0x000 R/W, rese	4002.10	00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1	· · · · ·	r 1			rese	rved		r	1	r 1	1	r	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved		1 1				1	SA	1 1	1	1	R/S
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Тур	be	Reset	Des	cription							
	31:8		reserv	ved	R	C	0x0000.00	com	ware sho patibility served ac	with fut	ure prod	ucts, the	value of	a reserv	•	
	7:1		SA		R/	N	0x00	l <sup>2</sup> C	Slave Ad	Idress						
				-				This	s field spe	ecifies b	its A6 th	rough A0	) of the s	lave add	lress.	
	0		R/S	6	R/	N	0	Rec	eive/Ser	ıd						
								The (Lov	R∕Sbits ∧).	pecifies	if the nex	kt operati	on is a R	eceive (H	High) or ⁻	Fransmit
								Val	ue Desc	ription						
								0	Trans	smit						
								1	Rece	ive						

### Register 2: I<sup>2</sup>C Master Control/Status (I2CMCS), offset 0x004

This register accesses status bits when read and control bits when written. When read, the status register indicates the state of the  $I^2C$  bus controller. When written, the control register configures the  $I^2C$  controller operation.

The START bit generates the START or REPEATED START condition. The STOP bit determines if the cycle stops at the end of the data cycle or continues on to a repeated START condition. To generate a single transmit cycle, the **I**<sup>2</sup>**C Master Slave Address (I2CMSA)** register is written with the desired address, the R/S bit is cleared, and this register is written with ACK=X (0 or 1), STOP=1, START=1, and RUN=1 to perform the operation and stop. When the operation is completed (or aborted due an error), an interrupt becomes active and the data may be read from the **I2CMDR** register. When the I<sup>2</sup>C module operates in Master receiver mode, the ACK bit is normally set, causing the I<sup>2</sup>C bus controller to transmit an acknowledge automatically after each byte. This bit must be cleared when the I<sup>2</sup>C bus controller requires no further data to be transmitted from the slave transmitter.

#### Read-Only Status Register

I2C Master Control/Status (I2CMCS)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 Offset 0x004 Type RO, reset 0x0000.0020

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		r	1	1	· ·		1 1	rese	erved	1 1				1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset		0					U	U	0	U	U	0		0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		-	-	-	reserved					BUSBSY	IDLE	ARBLST	DATACK	ADRACK	ERROR	BUSY
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
E	Bit/Field		Nam		Тур		Reset		cription							
	31:7		reserv	ved	RC	)	0x0000.00	com	patibility	ould not i y with futu icross a re	ire prod	ucts, the	value of	a reserv		
	6		BUSE	SY	RC	)	0	Bus	Busy							
								Val	ue Des	cription						
								0	The	I <sup>2</sup> C bus is	s idle.					
								1	The	I <sup>2</sup> C bus is	s busy.					
								The	bit char	nges base	ed on the	e START	and ST	OP cond	itions.	
	5		IDL	E	RC	)	1	I <sup>2</sup> C	Idle							
								Val	ue Des	cription						
								0	The	I <sup>2</sup> C contr	oller is r	ot idle.				
								1		I <sup>2</sup> C contr						
									IIIC							

Bit/Field	Name	Туре	Reset	Description
4	ARBLST	RO	0	Arbitration Lost
				Value Description
				0 The $I^2C$ controller won arbitration.
				1 The I <sup>2</sup> C controller lost arbitration.
3	DATACK	RO	0	Acknowledge Data
				Value Description
				0 The transmitted data was acknowledged
				1 The transmitted data was not acknowledged.
2	ADRACK	RO	0	Acknowledge Address
				Value Description
				0 The transmitted address was acknowledged
				1 The transmitted address was not acknowledged.
1	ERROR	RO	0	Error
				Value Description
				0 No error was detected on the last operation.
				1 An error occurred on the last operation.
				The error can be from the slave address not being acknowledged or the transmit data not being acknowledged.
0	BUSY	RO	0	I <sup>2</sup> C Busy
				Value Description
				0 The controller is idle.
				1 The controller is busy.
				When the BUSY bit is set, the other status bits are not valid.

### Write-Only Control Register

#### I2C Master Control/Status (I2CMCS)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 Offset 0x004 Type WO, reset 0x0000.0020

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	1	1				rese	rved		1					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0										
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	I	rese	rved					reserved	reserved	ACK	STOP	START	RUN
Type Reset	RO 0	RO 1	RO 0	WO 0	WO 0	WO 0	WO 0									

Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	reserved	RO	1	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	ACK	WO	0	Data Acknowledge Enable
				Value Description
				0 The received data byte is not acknowledged automatically by the master.
				1 The received data byte is acknowledged automatically by the master. See field decoding in Table 15-5 on page 811.
2	STOP	WO	0	Generate STOP
				Value Description
				0 The controller does not generate the STOP condition.
				1 The controller generates the STOP condition. See field decoding in Table 15-5 on page 811.
1	START	WO	0	Generate START
				Value Description
				0 The controller does not generate the START condition.
				1 The controller generates the START or repeated START condition. See field decoding in Table 15-5 on page 811.
0	RUN	WO	0	I <sup>2</sup> C Master Enable
				Value Description
				0 The master is disabled.
				1 The master is enabled to transmit or receive data. See field

1 The master is enabled to transmit or receive data. See field decoding in Table 15-5 on page 811.

Current	I2CMSA[0]		I2CMC	I2CMCS[3:0]		Description					
State	R/S	ACK	STOP	START	RUN	- Description					
	0	X <sup>a</sup>	0	1	1	START condition followed by TRANSMIT (master goes to the Master Transmit state).					
	0	Х	1	1	1	START condition followed by a TRANSMIT and STOP condition (master remains in Idle state).					
	1	0	0	1	1	START condition followed by RECEIVE operation wit negative ACK (master goes to the Master Receive state					
ldle	1	0	1	1	1	START condition followed by RECEIVE and STOP condition (master remains in Idle state).					
	1	1	0	1	1	START condition followed by RECEIVE (master goes to the Master Receive state).					
	1	1	1	1	1	Illegal					
	All other co	mbination	s not listed	are non-op	erations.	NOP					
	х	Х	0	0	1	TRANSMIT operation (master remains in Master Transmit state).					
	Х	Х	1	0	0	STOP condition (master goes to Idle state).					
	х	Х	1	0	1	TRANSMIT followed by STOP condition (master goes to Idle state).					
	0	Х	0	1	1	Repeated START condition followed by a TRANSMIT (master remains in Master Transmit state).					
Master	0	Х	1	1	1	Repeated START condition followed by TRANSMIT and STOP condition (master goes to Idle state).					
Transmit	1	0	0	1	1	Repeated START condition followed by a RECEIVE operation with a negative ACK (master goes to Master Receive state).					
	1	0	1	1	1	Repeated START condition followed by a TRANSMIT and STOP condition (master goes to Idle state).					
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master goes to Master Receive state).					
	1	1	1	1	1	Illegal.					
	All other co	mbination	s not listed	are non-op	erations.	NOP.					

Current	t 12CMSA[0] 12CMCS[3:0]					Description
State	R/S	ACK	STOP	START	RUN	
	Х	0	0	0	1	RECEIVE operation with negative ACK (master remains in Master Receive state).
	Х	Х	1	0	0	STOP condition (master goes to Idle state). <sup>b</sup>
	Х	0	1	0	1	RECEIVE followed by STOP condition (master goes to Idle state).
	Х	1	0	0	1	RECEIVE operation (master remains in Master Receive state).
	Х	1	1	0	1	Illegal.
Master Receive	1	0	0	1	1	Repeated START condition followed by RECEIVE operation with a negative ACK (master remains in Master Receive state).
	1	0	1	1	1	Repeated START condition followed by RECEIVE and STOP condition (master goes to Idle state).
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master remains in Master Receive state).
	0	Х	0	1	1	Repeated START condition followed by TRANSMIT (master goes to Master Transmit state).
	0	Х	1	1	1	Repeated START condition followed by TRANSMIT and STOP condition (master goes to Idle state).
	All other co	mbination	s not listed	are non-op	erations.	NOP.

#### Table 15-5. Write Field Decoding for I2CMCS[3:0] Field (continued)

a. An X in a table cell indicates the bit can be 0 or 1.

b. In Master Receive mode, a STOP condition should be generated only after a Data Negative Acknowledge executed by the master or an Address Negative Acknowledge executed by the slave.

### Register 3: I<sup>2</sup>C Master Data (I2CMDR), offset 0x008

Important: This register is read-sensitive. See the register description for details.

This register contains the data to be transmitted when in the Master Transmit state and the data received when in the Master Receive state.

I2C	Master	Data (	I2CMDF	र)												
I2C 1 Offse	base: 0x t 0x008	(4002.00) (4002.10) et 0x000)	00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	,		1 1	rese	rved						r	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1 1					DA	JTA	ſ	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	<sub>0</sub> Bit/Field	0	o Nan	o ne	o Tyj	o pe	° Reset	0 Des	0 cription	0	0	0	0	0	0	0
	31:8		reser	ved	R	0	0x0000.00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		DAT	A	R/	W	0x00		a Transfe a transfe		ng trans	action.				

# Register 4: I<sup>2</sup>C Master Timer Period (I2CMTPR), offset 0x00C

This register specifies the period of the SCL clock.

Master	Timer	Period (	I2CMT	PR)											
base: 0x base: 0x t 0x00C	4002.000 4002.100	00 00													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1	1	1			1 1	rese	erved	[	1	I	1	[	1	
RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	r	T	r	reserved						1	1	TPR		1	
RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 1
Bit/Field		Nan	ne	Ту	ре	Reset	Des	scription							
31:7		reser	ved	R	С	0x0000.00	com	npatibility	with futu	ure prod	ucts, the	value of	a reserv	•	
6:0		TPI	२	R/	W	0x1	SCI	_ Clock P	eriod						
								•		•				CLK_PF	2D
							whe	ere:							
							SCL		the SCL	line peri	iod (I <sup>2</sup> C	clock).			
							TPR	t is the Ti	mer Per	iod regis	ster value	e (range	of 1 to 1	27).	
							SCL		ne SCL L	ow perio	od (fixed	at 6).			
							SCL		ie SCL H	ligh peri	od (fixed	d at 4).			
							CLK	is	the syste	em clock	period i	n ns.			
	base: 0x base: 0x t 0x00C R/W, res 31 R0 0 15 R0 0 8it/Field 31:7	base: 0x4002.000 base: 0x4002.100 t 0x00C R/W, reset 0x0000 31 30 RO RO 0 0 15 14 RO RO 0 0 0 8it/Field 31:7	base: 0x4002.0000 base: 0x4002.1000 t 0x00C R/W, reset 0x0000.0001 31 30 29 RO RO RO 0 0 0 15 14 13 RO RO RO 0 0 0 15 reser Sit/Field Nam	base: 0x4002.0000 base: 0x4002.1000 t 0x00C R/W, reset 0x0000.0001 31 30 29 28 RO RO RO RO 0 0 0 0 15 14 13 12 RO RO RO RO 0 0 0 0 80t/Field Name 31:7 reserved	base: 0x4002.1000 t 0x00C R/W, reset 0x0000.0001 31 30 29 28 27 RO RO RO RO RO 0 0 0 0 0 15 14 13 12 11 reserved RO RO RO RO RO 0 0 0 0 0 Sit/Field Name Typ 31:7 reserved R0	base: 0x4002.0000 base: 0x4002.1000 t 0x00C R/W, reset 0x0000.0001 31 30 29 28 27 26 RO RO RO RO RO RO 0 0 0 0 0 0 15 14 13 12 11 10 reserved RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 reserved RO RO RO RO RO RO RO 0 0 0 0 0 0	base: 0x4002.0000 base: 0x4002.1000 t 0x00C R/W, reset 0x0000.0001 31 30 29 28 27 26 25 R/W, reset 0x0000.0001 31 30 29 28 27 26 25 R/W, reset 0x000.0001 15 14 13 12 11 10 9 15 14 13 12 11 10 9 reserved RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 Sit/Field Name Type Reset 31:7 reserved RO 0x0000.00	base: 0x4002.0000 base: 0x4002.1000 t 0x00C R/W, reset 0x0000.0001 31 30 29 28 27 26 25 24 RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 reserved RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 50 RO RO RO RO RO RO RO 15 reserved RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 80 RO RO RO RO RO 15 reserved RO RO RO RO RO RO RO 15 reserved 17 reserved RO RO RO RO RO RO 16 RO RO RO RO RO 15 reserved 17 reserved 17 reserved 17 reserved 17 reserved 17 reserved 10 reserved 10 reserved 10 reserved 11 reserved 11 reserved 11 reserved 13 reserved 14 reserved 15 reserved 15 reserved 16 RO 0x0000.00 Soft 17 reserved 17 reserved 10 re	base: 0x4002.1000 t 0x00C       31       30       29       28       27       26       25       24       23         Image: Right of the system of	base: 0x4002.000 base: 0x4002.1000 t0x00C RW, reset 0x0000.0001 31 30 29 28 27 26 25 24 23 22 RO RO O 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	base: 0x4002.0000         base: 0x4002.1000         31       30       29       28       27       26       25       24       23       22       21         reserved       reserved         Image: reserved       reserved         RO       RO <t< td=""><td>base: 0x4002.0000 base: 0x4002.1000 TW, reset 0x0000.0001 31 30 29 28 27 26 25 24 23 22 21 20 reserved RO RO R</td><td>base:       0x4002.0000         base:       0x4002.1000         1 0x00C       RW, reset 0x0000.0001         31       30       29       28       27       26       25       24       23       22       21       20       19         RW, reset 0x0000.0001       reserved         RO       RW       RW       RW       RW       RW       RW       RW       RW       Q       0</td><td>base: 0x4002.0000 base: 0x4002.10001       31       30       29       28       27       26       25       24       23       22       21       20       19       18         31       30       29       28       27       26       25       24       23       22       21       20       19       18         reserved         RO       RO<!--</td--><td>base: 0x4002.0000 base: 0x4002.1000       0x00C         31       30       29       28       27       26       25       24       23       22       21       20       19       18       17         R0       &lt;</td></td></t<>	base: 0x4002.0000 base: 0x4002.1000 TW, reset 0x0000.0001 31 30 29 28 27 26 25 24 23 22 21 20 reserved RO RO R	base:       0x4002.0000         base:       0x4002.1000         1 0x00C       RW, reset 0x0000.0001         31       30       29       28       27       26       25       24       23       22       21       20       19         RW, reset 0x0000.0001       reserved         RO       RW       RW       RW       RW       RW       RW       RW       RW       Q       0	base: 0x4002.0000 base: 0x4002.10001       31       30       29       28       27       26       25       24       23       22       21       20       19       18         31       30       29       28       27       26       25       24       23       22       21       20       19       18         reserved         RO       RO </td <td>base: 0x4002.0000 base: 0x4002.1000       0x00C         31       30       29       28       27       26       25       24       23       22       21       20       19       18       17         R0       &lt;</td>	base: 0x4002.0000 base: 0x4002.1000       0x00C         31       30       29       28       27       26       25       24       23       22       21       20       19       18       17         R0       <

# Register 5: I<sup>2</sup>C Master Interrupt Mask (I2CMIMR), offset 0x010

This register controls whether a raw interrupt is promoted to a controller interrupt.

I2C 0 I2C 1 Offset	base: 0x base: 0x 0x010	4002.000 4002.100 et 0x0000	00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	1		1		г г		1 1	rese	rved	1		1			1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	pe RO														IM	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0
В	set 0 0 Bit/Field		Nam	ne	Ту	be	Reset	Des	cription							
	31:1		reserv	ved	R	C	0	com	patibility	with futu	ure prod	ucts, the	of a reso value of operatio	a reserv	•	
	0		IM		R/	W	0	Inter	rupt Ma	sk						
								Valu	ie Desc	cription						
								1		master ir bit in the			the inter er is set.	rupt cor	ntroller w	hen the
								0	The	RTS inter	runt is e		ed and n	ot sent t	o the int	errunt

0 The RIS interrupt is suppressed and not sent to the interrupt controller.

## Register 6: I<sup>2</sup>C Master Raw Interrupt Status (I2CMRIS), offset 0x014

This register specifies whether an interrupt is pending.

I2C Master Raw Interrupt Status (I2CMRIS)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 Offset 0x014 Type RO, reset 0x0000.0000

• •																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	<b> </b>			rese	erved		I	•	1	I	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ı	1	I	r 1		, ,	reserved	1 1 1		r	1		r	r	RIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field	0 0 0 0 0 0						Des	cription							
	31:1		reser	ved	R	C	0	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	
	0		RI	S	R	С	0	Raw	v Interrup	ot Status						
								Valu	ue Desc	ription						

1 A master interrupt is pending.

0 No interrupt.

This bit is cleared by writing a 1 to the  ${\tt IC}$  bit in the <code>l2CMICR</code> register.

## Register 7: I<sup>2</sup>C Master Masked Interrupt Status (I2CMMIS), offset 0x018

This register specifies whether an interrupt was signaled.

I2C Master Masked Interrupt Status (I2CMMIS)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 Offset 0x018 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		ſ	1			1	I	rese	rved	[	1	I		I	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	ſ			1	reserved	ı – – –	[	1	I		I	I	MIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field Name			ie	Ту	ре	Reset	Des	cription							
	31:1		reserv	ved	R	0	0	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	0		MIS	6	R	0	0	Mas	ked Inte	rrupt Sta	itus					
								Val	ue Desc	ription						

- 1 An unmasked master interrupt was signaled and is pending.
- 0 An interrupt has not occurred or is masked.

This bit is cleared by writing a 1 to the IC bit in the **I2CMICR** register.

## Register 8: I<sup>2</sup>C Master Interrupt Clear (I2CMICR), offset 0x01C

This register clears the raw and masked interrupts.

I2C Master Interrupt Clear (I2CMICR) I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 Offset 0x01C Type WO, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO Туре RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 0 15 14 13 12 11 10 9 8 7 6 5 4 3 1 reserved IC RO RO RO RO WO RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description 31:1 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 0 IC WO 0 Interrupt Clear Writing a 1 to this bit clears the RIS bit in the I2CMRIS register and the MIS bit in the I2CMMIS register.

A read of this register returns no meaningful data.

July 03, 2014

## Register 9: I<sup>2</sup>C Master Configuration (I2CMCR), offset 0x020

This register configures the mode (Master or Slave) and sets the interface for test mode loopback.

I2C	Master	Config	uration	(I2CMC	R)											
I2C 1 Offse	base: 0x4 base: 0x4 t 0x020	4002.100	00													
Туре	R/W, rese	et 0x0000 30	0.0000 29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	1		1				1 1		i erved	1	1	1				
<b>Г</b> Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	-	rese	rved					SFE	MFE		reserved		LPBK
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
В	lit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:6		reserv	(ed	R		0x0000.00	Soff	Ware eh	ould not	rely on t	ho valuo	of a res	erved bit	To prov	vide
	51.0		TESEN	veu	N	0	0x0000.00	com	npatibility	with fut	ure prod	ucts, the	value of	a reserv		
								pres	served a	cross a r	read-mo	dify-write	operation	on.		
	5		SFI	Ξ	R/	W	0	I <sup>2</sup> C	Slave Fu	unction E	Enable					
								Val	ue Deso	cription						
								1	Slav	e mode i	is enable	ed.				
								0	Slav	e mode i	is disabl	ed.				
	4		MF	E	R/	W	0	l <sup>2</sup> C	Master F	unction	Enable					
								Val	ue Deso	cription						
								1		ter mode	e is enab	led.				
								0	Mas	ter mode	e is disat	oled.				
	3:1		reserv	ved	R	0	0x0	com	npatibility	with fut	ure prod		value of	erved bit a reserv on.		
	0	0 LPBK R/W 0 l <sup>2</sup> C Loopback														
								Val	ue Deso	cription						
		1 The controller in a test mode loopback configuration.														
								0	Norn	nal opera	ation.					

# **15.7** Register Descriptions (I<sup>2</sup>C Slave)

The remainder of this section lists and describes the  $I^2C$  slave registers, in numerical order by address offset.

## Register 10: I<sup>2</sup>C Slave Own Address (I2CSOAR), offset 0x800

This register consists of seven address bits that identify the Stellaris  $I^2C$  device on the  $I^2C$  bus.

I2C	Slave (	Own A	ddress	(I2CSOA	AR)											
I2C 1 Offse	base: 0x base: 0x t 0x800 R/W, res	4002.10	000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[	I	1	1	1	· ·		1 1	rese	rved		r	1	· · · · ·		1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[		1	1	1	reserved		1 1		1		1	1	OAR		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Na	me	Тур	e	Reset	Des	scription							
	31:7		rese	erved	RC	C	0x0000.00	com	tware sho npatibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	
	6:0		0/	٩R	R/V	N	0x00		Slave Ov s field sp			rough AC	) of the s	lave add	lress.	

## Register 11: I<sup>2</sup>C Slave Control/Status (I2CSCSR), offset 0x804

This register functions as a control register when written, and a status register when read.

### **Read-Only Status Register**

#### I2C Slave Control/Status (I2CSCSR)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 Offset 0x804 Type RO, reset 0x0000.0000

<i>J</i> 1 <sup>2</sup>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Γ	T		ſ		r r		1 1	reserv	1		ï	r	r	r	r	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset						10	9	8	7	6			3	2		0
Г	15	14	13	12	11	10	reserved	•	7	0	5	4		FBR	1 TREQ	RREQ
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ne	Тур	be	Reset	Desc	ription							
	31:3		reserv	ved	R	С	0x0000.000				rely on t					
											ure produ ead-mod				ed bit si	iould be
	2		FBI	२	R	C	0	First	Byte Re	ceived						
								Value	e Desc	ription						
								1	The f recei		following	g the sla	ve's owr	addres	s has be	en
								0			has not	been ree	ceived.			
										•	/hen the read fro				matically	cleared
								Note	: Th	is bit is	not used	for slave	e transm	it operat	ions.	
	1		TRE	Q	R	С	0	Trans	smit Re	quest						
								Value	e Desc	ription						
								1			roller has					
										-	clock stre to the <b>I2</b> 0	-	•	he mast	er until d	ata has
								0	No o	utstandii	ng transr	nit reque	est.			
	0		RRE	0	R	C	0	Rece	ive Rec	uest						
	Ū						Ū									
									e Desc	•				aliva alati		- 120
								1	mast	er and is	roller has s using c been rea	lock stre	tching to	delay th	ne maste	
								0	No o	utstandii	ng receiv	ve data.		1		

#### Write-Only Control Register

I2C Slave Control/Status (I2CSCSR)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 Offset 0x804 Type WO, reset 0x0000.0000

	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	1	T	, , , , , , , , , , , , , , , , , , ,		1 1	rese	rved	1	r	1	1	1	T	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	1 1 1		т т г	reserved		1	1	I	1	1	1	DA
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field 31:1		Nar	rved	Tyj Ri	0	Reset 0x0000.000	) Soft com pres	patibility erved a	with futi cross a r	ure prod	he value ucts, the dify-write	value of	a reser	•	vide hould be
	0		D	A	W	0	0	Devi	ice Activ	'e						
								Valu	ue Desc	cription						
								0	Disa	bles the	I <sup>2</sup> C slav	e operati	on.			
								1	Enat	oles the I	<sup>2</sup> C slave	e operatio	on.			
								Onc	e this hit	has hee	n set it	should n	ot he set	again u	nless it k	nas heen

Once this bit has been set, it should not be set again unless it has been cleared by writing a 0 or by a reset, otherwise transfer failures may occur.

### Register 12: I<sup>2</sup>C Slave Data (I2CSDR), offset 0x808

Important: This register is read-sensitive. See the register description for details.

This register contains the data to be transmitted when in the Slave Transmit state, and the data received when in the Slave Receive state.

I2C	Slave D	ata (la	2CSDR)													
I2C 1 Offse	base: 0x4 base: 0x4 t 0x808 R/W, rese	4002.10	00													
турс	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
I	1		1 1	20		20	1 1		1		1	- 20	1		17	
					L			rese	erved				1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	r		<b>1</b> 1	rese	rved		1 1			1	1	D/	ATA		I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	e	Тур	e	Reset	Des	cription							
	31:8		reserv	ved	R	C	0x0000.00	com	patibility	with fut	ure produ	ucts, the	of a reso value of operatio	a reserv		
	7:0		DAT	A	R۸	N	0x00	This	a for Trai field cor ration.		e data for	transfer	during a	slave re	ceive or	transmit

## Register 13: I<sup>2</sup>C Slave Interrupt Mask (I2CSIMR), offset 0x80C

This register controls whether a raw interrupt is promoted to a controller interrupt.

12C \$	Slave Ir	nterrup	t Mask (	I2CSIN	1R)											
I2C 1 Offset	base: 0x4 base: 0x4 t 0x80C R/W, rese	1002.100	0													
Type	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Г	г		1 1	ſ	r	r	1 1	rese	rved		1	ſ	r	T	ı	r l
L Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							reserved				•			STOPIM	STARTIM	DATAIM
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
В	it/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:3		reserv	/ed	R	0	0	com	patibility	with fut		ucts, the	value o	served bit f a reserv on.		
	2		STOF	PIM	R/	W	0	Stop	o Conditi	on Interr	upt Mas	k				
								Valu	ue Desc	ription						
								1						to the inte register		ntroller
								0		STOPRI upt cont		ot is sup	pressed	and not	sent to ti	he
	1		STAR	ТІМ	R/	W	0	Star	t Conditi	on Interi	rupt Mas	k				
								Valı	ue Desc	ription						
								1	The	START		•		to the int	•	ontroller
								0	The		IS interr			d and no		the
	0		DATA	IM	R/	W	0	Data	a Interrup	ot Mask						
								Valu	ue Desc	ription						
								1	The	data reco upt conti		•		interrupt bit in the <b>I</b>		
								0	The			ot is sup	pressed	and not	sent to t	he

# Register 14: I<sup>2</sup>C Slave Raw Interrupt Status (I2CSRIS), offset 0x810

This register specifies whether an interrupt is pending.

I2C 0 I2C 1 Offse	Slave F base: 0x base: 0x t 0x810 RO, rese	4002.000 4002.100	00	status (I	2CSRIS	;)										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			1 1	rese	erved		1	1	1	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•	-			reserved				•			STOPRIS	STARTRIS	DATARIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:3		reser	ved	R	0		with fut	ure prod	ucts, the	value o	erved bit f a reserv on.	•			
	2		STOP	RIS	R	0	0	Stop	o Conditi	on Raw	Interrup	t Status				
2 STOPRIS RO 0 Stop Condition R Value Description 1 A STOP c 0 No interru This bit is cleared register.															ne <b>I2CSI</b>	CR
	1		START	<b>TRIS</b>	R	0	0	Star	t Conditi	on Raw	Interrup	t Status				
									ue Desc							
								1			ndition in	terrupt is	spendin	a		
								0		iterrupt.				5		
									s bit is cle ster.	eared by	writing	a 1 to the	e start	'IC bit in	the <b>I2CS</b>	SICR
	0		DATA	RIS	R	0	0	Data	a Raw In	terrupt S	Status					
								Val	ue Desc	ription						
								1	A da	ta receiv	ed or da	ta reque	sted inte	errupt is p	pending.	
								0	No ir	terrupt.						
									s bit is cle ster.	eared by	writing	a 1 to the	e datai	c bit in th	ne <b>I2CSI</b>	CR

## Register 15: I<sup>2</sup>C Slave Masked Interrupt Status (I2CSMIS), offset 0x814

This register specifies whether an interrupt was signaled.

I2C 0 I2C 1	base: 0x4 base: 0x4	4002.00		ot Statu	s (I2CS	MIS)												
	t 0x814 RO, reset	t 0x0000	.0000															
,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
[	r		1 1		r	ſ	1 1	rese	rved		1	1	r	1	ı	1		
<b>І</b> Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
ī	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
					ļ		reserved		ļ					STOPMIS		DATAMIS		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
E	Bit/Field		Name		Туре		Reset	Des	Description									
	31:3		reserv	R	0	0	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
	2		STOPI	RO		0	Stop Condition Masked Interrupt Status											
								Value Description										
								1	-									
								0	0 An interrupt has not occurred or is masked.									
									This bit is cleared by writing a 1 to the STOPIC bit in the I2CSICR register.									
	1		START	RO		0	Start Condition Masked Interrupt Status											
								Value Description										
								1	<ol> <li>An unmasked START condition interrupt was signaled is pending.</li> </ol>									
								0	0 An interrupt has not occurred or is masked.									
									This bit is cleared by writing a 1 to the STARTIC bit in the I2CSICR register.									
	0		DATAMIS			RO			Data Masked Interrupt Status									
								Val	Value Description									
								1	<ol> <li>An unmasked data received or data requested interrupt was signaled is pending.</li> </ol>									
							0	0 An interrupt has not occurred or is masked.										
									s bit is cle ster.	eared by	writing a	a 1 to the	DATA:	tc bit in th	ne <b>I2CSI</b>	CR		

# Register 16: I<sup>2</sup>C Slave Interrupt Clear (I2CSICR), offset 0x818

This register clears the raw interrupt. A read of this register returns no meaningful data.

I2C 0 I2C 1 Offse	I2C Slave Interrupt Clear (I2CSICR) I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 Offset 0x818 Type WO, reset 0x0000.0000																
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
									reserved								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		i	1	I	1		reserved		1		1		T	STOPIC	STARTIC	DATAIC	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	WO 0	WO 0	WO 0	
Bit/Field			Name		Type Reset		Reset	Description									
31:3			reserved		RO		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
2			STOPIC		WO		0	Wri and	Stop Condition Interrupt Clear Writing a 1 to this bit clears the STOPRIS bit in the I2CSRIS register and the STOPMIS bit in the I2CSMIS register. A read of this register returns no meaningful data.							gister	
1			STARTIC		WO		0	Star Writ and	Start Condition Interrupt Clear Writing a 1 to this bit clears the STOPRIS bit in the I2CSRIS register and the STOPMIS bit in the I2CSMIS register.						gister		
0			DATAIC		WO		0	Dat Writ and	A read of this register returns no meaningful data. Data Interrupt Clear Writing a 1 to this bit clears the STOPRIS bit in the I2CSRIS reg and the STOPMIS bit in the I2CSMIS register. A read of this register returns no meaningful data.						gister		

# 16 Inter-Integrated Circuit Sound (I<sup>2</sup>S) Interface

The I<sup>2</sup>S module is a configurable serial audio core that contains a transmit module and a receive module. The module is configurable for the I<sup>2</sup>S as well as Left-Justified and Right-Justified serial audio formats. Data can be in one of four modes: Stereo, Mono, Compact 16-bit Stereo and Compact 8-Bit Stereo.

The transmit and receive modules each have an 8-entry audio-sample FIFO. An audio sample can consist of a Left and Right Stereo sample, a Mono sample, or a Left and Right Compact Stereo sample. In Compact 16-Bit Stereo, each FIFO entry contains both the 16-bit left and 16-bit right samples, allowing efficient data transfers and requiring less memory space. In Compact 8-bit Stereo, each FIFO entry contains an 8-bit left and an 8-bit right sample, reducing memory requirements further.

Both the transmitter and receiver are capable of being a master or a slave.

The Stellaris<sup>®</sup> I<sup>2</sup>S module has the following features:

- Configurable audio format supporting I<sup>2</sup>S, Left-justification, and Right-justification
- Configurable sample size from 8 to 32 bits
- Mono and Stereo support
- 8-, 16-, and 32-bit FIFO interface for packing memory
- Independent transmit and receive 8-entry FIFOs
- Configurable FIFO-level interrupt and µDMA requests
- Independent transmit and receive MCLK direction control
- Transmit and receive internal MCLK sources
- Independent transmit and receive control for serial clock and word select
- MCLK and SCLK can be independently set to master or slave
- Configurable transmit zero or last sample when FIFO empty
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
  - Separate channels for transmit and receive
  - Burst requests
  - Channel requests asserted when FIFO contains required amount of data
# 16.1 Block Diagram

## Figure 16-1. I<sup>2</sup>S Block Diagram



# 16.2 Signal Description

The following table lists the external signals of the  $l^2S$  module and describes the function of each. The  $l^2S$  module signals are alternate functions for some GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for the  $l^2S$  signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 427) should be set to choose the  $l^2S$  function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 445) to assign the  $l^2S$  signal to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOS)" on page 404.

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
I2S0RXMCLK	29 98	PA3 (9) PD5 (8)	I/O	TTL	I <sup>2</sup> S module 0 receive master clock.
I2S0RXSCK	10	PD0 (8)	I/O	TTL	I <sup>2</sup> S module 0 receive clock.
I2S0RXSD	28 97	PA2 (9) PD4 (8)	I/O	TTL	I <sup>2</sup> S module 0 receive data.
I2SORXWS	11	PD1 (8)	I/O	TTL	I <sup>2</sup> S module 0 receive word select.
I2S0TXMCLK	61	PF1 (8)	I/O	TTL	I <sup>2</sup> S module 0 transmit master clock.
I2S0TXSCK	30 90 99	PA4 (9) PB6 (9) PD6 (8)	I/O	TTL	I <sup>2</sup> S module 0 transmit clock.
I2S0TXSD	5 47	PE5 (9) PF0 (8)	I/O	TTL	I <sup>2</sup> S module 0 transmit data.
I2S0TXWS	6 31 100	PE4 (9) PA5 (9) PD7 (8)	I/O	TTL	I <sup>2</sup> S module 0 transmit word select.

#### Table 16-1. I2S Signals (100LQFP)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

#### Table 16-2. I2S Signals (108BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
I2S0RXMCLK	L4 C6	PA3 (9) PD5 (8)	I/O	TTL	I <sup>2</sup> S module 0 receive master clock.
I2S0RXSCK	G1	PD0 (8)	I/O	TTL	I <sup>2</sup> S module 0 receive clock.
I2S0RXSD	M4 B5	PA2 (9) PD4 (8)	I/O	TTL	I <sup>2</sup> S module 0 receive data.
I2SORXWS	G2	PD1 (8)	I/O	TTL	I <sup>2</sup> S module 0 receive word select.
I2SOTXMCLK	H12	PF1 (8)	I/O	TTL	I <sup>2</sup> S module 0 transmit master clock.
I2SOTXSCK	L5 A7 A3	PA4 (9) PB6 (9) PD6 (8)	I/O	TTL	I <sup>2</sup> S module 0 transmit clock.
I2S0TXSD	B3 M9	PE5 (9) PF0 (8)	I/O	TTL	I <sup>2</sup> S module 0 transmit data.
I2SOTXWS	B2 M5 A2	PE4 (9) PA5 (9) PD7 (8)	I/O	TTL	I <sup>2</sup> S module 0 transmit word select.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

# 16.3 Functional Description

The Inter-Integrated Circuit Sound (I<sup>2</sup>S) module contains separate transmit and receive engines. Each engine consists of the following:

- Serial encoder for the transmitter; serial decoder for the receiver
- 8-entry FIFO to store sample data
- Independent configuration of all programmable settings

The basic programming model of the I<sup>2</sup>S block is as follows:

- Configuration
  - Overall I<sup>2</sup>S module configuration in the I<sup>2</sup>S Module Configuration (I2SCFG) register. This
    register is used to select the MCLK source and enable the receiver and transmitter.
  - Transmit and receive configuration in the I<sup>2</sup>S Transmit Module Configuration (I2STXCFG) and I<sup>2</sup>S Receive Module Configuration (I2SRXCFG) registers. These registers set the basic parameters for the receiver and transmitter such as data configuration (justification, delay, read mode, sample size, and system data size); SCLK (polarity and source); and word select polarity.
  - Transmit and receive FIFO configuration in the I<sup>2</sup>S Transmit FIFO Configuration (I2STXFIFOCFG) and I<sup>2</sup>S Receive FIFO Configuration (I2SRXFIFOCFG) registers. These registers select the Compact Stereo mode size (16-bit or 8-bit), provide indication of whether the next sample is Left or Right, and select mono mode for the receiver.
- FIFO
  - Transmit and receive FIFO data in the I<sup>2</sup>S Transmit FIFO Data (I2STXFIFO) and I<sup>2</sup>S Receive FIFO Data (I2SRXFIFO) registers
  - Information on FIFO data levels in the I<sup>2</sup>S Transmit FIFO Level (I2STXLEV) and I<sup>2</sup>S Receive FIFO Level (I2SRXLEV) registers
  - Configuration for FIFO service requests based on FIFO levels in the I<sup>2</sup>S Transmit FIFO Limit (I2STXLIMIT) and I<sup>2</sup>S Receive FIFO Limit (I2SRXLIM) registers
- Interrupt Control
  - Interrupt masking configuration in the I<sup>2</sup>S Interrupt Mask (I2SIM) register
  - Raw and masked interrupt status in the I<sup>2</sup>S Raw Interrupt Status (I2SRIS) and I<sup>2</sup>S Masked Interrupt Status (I2SMIS) registers
  - Interrupt clearing through the I<sup>2</sup>S Interrupt Clear (I2SIC) register
  - Configuration for FIFO service requests interrupts and transmit/receive error interrupts in the I<sup>2</sup>S Transmit Interrupt Status and Mask (I2STXISM) and I<sup>2</sup>S Receive Interrupt Status and Mask (I2SRXISM) registers

Figure 16-2 on page 832 provides an example of an I<sup>2</sup>S data transfer. Figure 16-3 on page 832 provides an example of an Left-Justified data transfer. Figure 16-4 on page 832 provides an example of an Right-Justified data transfer.

## Figure 16-2. I<sup>2</sup>S Data Transfer





#### Figure 16-4. Right-Justified Data Transfer



## 16.3.1 Transmit

The transmitter consists of a serial encoder, an 8-entry FIFO, and control logic. The transmitter has independent MCLK (I2SOTXMCLK), SCLK (I2SOTXSCK), and Word-Select (I2SOTXWS) signals.

## 16.3.1.1 Serial Encoder

The serial encoder reads audio samples from the receive FIFO and converts them into an audio stream. By configuring the serial encoder, common audio formats I<sup>2</sup>S, Left-Justified, and Right-Justified are supported. The MSB is transmitted first. The sample size and system data size are configurable with the SSZ and SDSZ bits in the I<sup>2</sup>S Transmit Module Configuration (I2STXCFG) register. The sample size is the number of bits of data being transmitted, and the system data size is the number of I2S0TXSCK transitions between the word select transitions. The system data size must be large enough to accommodate the maximum sample size. In Mono mode, the sample data

is repeated in both the left and right channels. When the FIFO is empty, the user may select either transmission of zeros or of the last sample. The serial encoder is enabled using the TXEN bit in the I<sup>2</sup>S Module Configuration (I2SCFG) register.

#### 16.3.1.2 FIFO Operation

The transmit FIFO stores eight Mono samples or eight Stereo sample-pairs of data and is accessed through the **I**<sup>2</sup>**S Transmit FIFO Data (I2STXFIFO)** register. The FIFO interface for the audio data is different based on the Write mode, defined by the **I**<sup>2</sup>**S Transmit FIFO Configuration** (**I2STXFIFOCFG**) Compact Stereo Sample Size bit (CSS) and the **I2STXCFG** Write Mode field (WM). All data samples are MSB-aligned. Table 16-3 on page 833 defines the interface for each Write mode. Stereo samples are written first left then right. The next sample (right or left) to be written is indicated by the LRS bit in the **I2STXFIFOCFG** register.

₩M field in I2STXCFG	css bit in I2STXFIFOCFG	Write Mode	Sample Width	Samples per FIFO Write	Data Alignment
0x0	don't care	Stereo	8-32 bits	1	MSB
0x1	0	Compact Stereo - 16 bit	8-16 bits	2	MSB Right [31:16], Left [15:0]
0x1	1	Compact Stereo - 8 bit	8 bits	2	Right [15:8], Left[7:0]
0x2	don't care	Mono	8-32 bits	1	MSB

Table 16-3. I<sup>2</sup>S Transmit FIFO Interface

The number of samples in the transmit FIFO can be read using the  $I^2S$  Transmit FIFO Level (I2STXLEV) register. The value ranges from 0 to 16. Stereo and compact stereo sample pairs are counted as two. The mono samples also increment the count by two, therefore, four mono samples will have a count of eight.

#### 16.3.1.3 Clock Control

The transmitter MCLK and SCLK can be independently programmed to be the master or slave. The transmitter is programmed to be the master or slave of the SCLK using the MSL bit in the **I2STXCFG** register. When the transmitter is the master, the I2SOTXSCK frequency is the specified I2SOTXMCLK divided by four. The I2SOTXSCK may be inverted using the SCP bit in the **I2STXCFG** register.

The transmitter can also be the master or slave of the MCLK. When the transmitter is the master, the PLL must be active and a fractional clock divider must be programmed. See page 244 for the setup for the master I2S0TXMCLK source. An external transmit I2S0TXMCLK does not require the use of the PLL and is selected using the TXSLV bit in the **I2SCFG** register.

The following tables show combinations of the TXINT and TXFRAC bits in the **I**<sup>2</sup>**S MCLK Configuration (I2SMCLKCFG)** register that provide MCLK frequencies within acceptable error limits. In the table, Fs is the sampling frequency in kHz and possible crystal frequencies are shown in MHz across the top row of the table. The words "not supported" in the table mean that it is not possible to obtain the specified sampling frequencies with the specified crystal frequency within the error tolerance of 0.3%. The values in the table are based on the following values:

 $MCLK = Fs \times 256$ 

PLL = 400 MHz

The Integer value is taken from the result of the following calculation:

ROUND (PLL/MCLK)

The remaining fractional component is converted to binary, and the first four bits are the Fractional value.

Sampling					C	rystal Freq	uency (I	/Hz)				
Frequency	3.	.5795	3.	6864		4	4	.096	4.	9152		5
Fs (kHz)	Integer	Fractional	Integer	Fractional	Integer	Fractional	Integer	Fractional	Integer	Fractional	Integer	Fractional
8	195	12	194	6	195	5	196	0	194	6	195	5
11.025	142	1	141	1	141	12	142	4	141	1	141	12
12	130	8	129	10	130	3	130	11	129	10	130	3
16	97	14	97	3	97	10	98	0	97	3	97	10
22.05	71	0	70	8	70	14	71	2	70	8	70	14
24	65	4	64	13	65	2	65	5	64	13	65	2
32	48	15	48	10	48	13	49	0	48	10	48	13
44.1	35	8	35	4	35	7	35	9	35	4	35	7
48	32	10	32	6	32	9	32	11	32	6	32	9
64	24	8	24	5	24	7	24	8	24	5	24	7
88.2	17	12	17	10	17	11	17	12	17	10	17	11
96	16	5	16	3	16	4	16	5	16	3	16	4
128	12	4	12	2	12	3	12	4	12	2	12	3
176.4	8	14	8	13	8	14	8	14	8	13	8	14
192	Not s	upported	Not s	upported	8	2	8	3	Not s	upported	8	2

Table 16-4. Crystal Frequency (Values from 3.5795 MHz to 5 MHz)

## Table 16-5. Crystal Frequency (Values from 5.12 MHz to 8.192 MHz)

Sampling					c	rystal Freq	uency (N	/IHz)				
Frequency		5.12		6	6	.144	7.	3728		8	8	.192
Fs (kHz)	Integer	Fractional	Integer	Fractional	Integer	Fractional	Integer	Fractional	Integer	Fractional	Integer	Fractional
8	195	0	195	5	195	0	194	6	195	5	194	11
11.025	141	8	141	12	141	8	141	1	141	12	141	4
12	130	0	130	3	130	0	129	10	130	3	129	12
16	97	8	97	10	97	8	97	3	97	10	97	5
22.05	70	12	70	14	70	12	70	8	70	14	70	10
24	65	0	65	2	65	0	64	13	65	2	64	14
32	48	12	48	13	48	12	48	10	48	13	48	11
44.1	35	6	35	7	35	6	35	4	35	7	35	5
48	32	8	32	9	32	8	32	6	32	9	32	7
64	24	6	24	7	24	6	24	5	24	7	24	5
88.2	17	11	17	11	17	11	17	10	17	11	17	11
96	16	4	16	4	16	4	16	3	16	4	16	4
128	12	3	12	3	12	3	12	2	12	3	12	3
176.4	Not s	upported	8	14	Not supported		8 13		8	14	8	13
192	8	2	8	2	8 2		Not s	upported	8	2	8	2

Sampling					Crystal Fre	quency (MH	z)				
Frequency	1	10	1	2	12.	288	13	.56	14.3	3181	
Fs (kHz)	Integer	Fractional	Integer	Fractional	Integer	Fractional	Integer	Fractional	Integer	Fractional	
8	195	5	195	5	196	0	194	3	195	12	
11.025	141	12	141	12	142	4	140	15	142	1	
12	130	3	130	3	130	11	129	8	130	8	
16	97	10	97	10	98	0	97	2	97	14	
22.05	70	14	70	14	71	2	70f	7	71	0	
24	65	2	65	2	65	5	64	12	65	4	
32	48	13	48	13	49	0	48	9	48	15	
44.1	35	7	35	7	35	9	35	4	35	8	
48	32	9	32	9	32	11	32	6	32	10	
64	24	7	24	7	24	8	24	4	24	8	
88.2	17	11	17	11	17	12	17	10	17	12	
96	16	4	16	4	16	5	16	3	16	5	
128	12	3	12	3	12	4	12	2	12	4	
176.4	8	14	8	14	8	14	8	13	8	14	
192	8	2	8	2	8	3	Not sup	oported	Not supported		

Table 16-6. Crystal Frequency (Values from 10 MHz to 14.3181 MHz)

### Table 16-7. Crystal Frequency (Values from 16 MHz to 16.384 MHz)

		Crystal Freq	juency (MHz)	
Sampling Frequency Fs (kHz)	1	6	16.3	384
((()))	Integer	Fractional	Integer	Fractional
8	195	5	192	0
11.025	141	12	139	5
12	130	3	128	0
16	97	10	96	0
22.05	70	14	69	11
24	65	2	64	0
32	48	13	48	0
44.1	35	7	34	13
48	32	9	32	0
64	24	7	24	0
88.2	17	11	17	7
96	16	4	16	0
128	12	3	12	0
176.4	8	14	8	11
192	8	2	8	0

## 16.3.1.4 Interrupt Control

A single interrupt is asserted to the CPU whenever any of the transmit or receive sources is asserted. The transmit module has two interrupt sources: the FIFO service request and write error. The interrupts may be masked using the TXSRIM and TXWEIM bits in the  $I^2S$  Interrupt Mask (I2SIM)

register. The status of the interrupt source is indicated by the I<sup>2</sup>S Raw Interrupt Status (I2SRIS) register. The status of enabled interrupts is indicated by the I<sup>2</sup>S Masked Interrupt Status (I2SMIS) register. The FIFO level interrupt has a second level of masking using the FFM bit in the I<sup>2</sup>S Transmit Interrupt Status and Mask (I2STXISM) register.

The FIFO service request interrupt is asserted when the FIFO level (indicated by the LEVEL field in the I<sup>2</sup>S Transmit FIFO Level (I2STXLEV) register) is below the FIFO limit (programmed using the I<sup>2</sup>S Transmit FIFO Limit (I2STXLIMIT) register) and both the TXSRIM and FFM bits are set. If software attempts to write to a full FIFO, a Transmit FIFO Write error occurs (indicated by the TXWERIS bit in the I<sup>2</sup>S Raw Interrupt Status (I2SRIS) register). The TXWERIS bit in the I2SRIS register and the TXWEMIS bit in the I2SMIS register are cleared by setting the TXWEIC bit in the I<sup>2</sup>S Interrupt Clear (I2SIC) register.

### 16.3.1.5 DMA Support

The  $\mu$ DMA can be used to more efficiently stream data to and from the I<sup>2</sup>S bus. The I<sup>2</sup>S tranmit and receive modules have separate  $\mu$ DMA channels. The FIFO Interrupt Mask bit (FFM) in the **I2STXISM** register must be set for the request signaling to propagate to the  $\mu$ DMA module. See "Micro Direct Memory Access ( $\mu$ DMA)" on page 345 for channel configuration.

The I<sup>2</sup>S module uses the  $\mu$ DMA burst request signal, not the single request. Thus each time a  $\mu$ DMA request is made, the  $\mu$ DMA controller transfers the number of items specified as the burst size for the  $\mu$ DMA channel. Therefore, the  $\mu$ DMA channel burst size and the I<sup>2</sup>S FIFO service request limit must be set to the same value (using the LIMIT field in the **I2STXLIMIT** register).

## 16.3.2 Receive

The receiver consists of a serial decoder, an 8-entry FIFO, and control logic. The receiver has independent MCLK (I2SORXMCLK), SCLK (I2SORXSCK), and Word-Select (I2SORXWS) signals.

#### 16.3.2.1 Serial Decoder

The serial decoder accepts incoming audio stream data and places the sample data in the receive FIFO. By configuring the serial decoder, common audio formats I<sup>2</sup>S, Left-Justified, and Right-Justified are supported. The MSB is transmitted first. The sample size and system data size are configurable with the SSZ and SDSZ bits in the I<sup>2</sup>S Receive Module Configuration (I2SRXCFG) register. The sample size is the number of bits of data being received, and the system data size is the number of I2SORXSCK transitions between the word select transitions. The system data size must be large enough to accommodate the maximum sample size. Any bits received after the LSB are 0s. If the FIFO is full, the incoming sample (in Mono) or sample-pairs (Stereo) are dropped until the FIFO has space. The serial decoder is enabled using the RXEN bit in the I2SCFG register.

#### 16.3.2.2 FIFO Operation

The receive FIFO stores eight Mono samples or eight Stereo sample-pairs of data and is accessed through the **I<sup>2</sup>S Receive FIFO Data (I2SRXFIFO)** register. Table 16-8 on page 837 defines the interface for each Read mode. All data is stored MSB-aligned. The Stereo data is read left sample then right.

In Mono mode, the FIFO interface can be configured to read the right or left channel by setting the FIFO Mono Mode bit (FMM) in the  $I^2S$  Receive FIFO Configuration (I2SRXFIFOCFG) register. This enables reads from a single channel, where the channel selected can be either the right or left as determined by the LRP bit in the I2SRXCFG register.

RM bit in I2RXCFG	CSS bit in I2SRXFIFOCFG	Read Mode	Sample Width	Samples per FIFO Read	Data Alignment
0	don't care	Stereo	8-32 bits	1	MSB
1	0	Compact Stereo - 16 bit	8-16 bits	2	MSB Right [31:15], Left [15:0]
1	1	Compact Stereo - 8 bit	8 bits	2	Right [15:8] Left[7:0]
0	don't care	Mono (FMM bit in the I2SRXFIFOCFG register must be set.)	8-32 bits	1	MSB

Table 16-8. I<sup>2</sup>S Receive FIFO Interface

The number of samples in the receive FIFO can be read using the **I**<sup>2</sup>**S Receive FIFO Level** (**I2SRXLEV**) register. The value ranges from 0 to 16. Stereo and compact stereo sample pairs are counted as two. The mono samples also increment the count by two, therefore four Mono samples will have a count of eight.

### 16.3.2.3 Clock Control

The receiver MCLK and SCLK can be independently programmed to be the master or slave. The receiver is programmed to be the master or slave of the SCLK using the MSL bit in the **I2SRXCFG** register. When the receiver is the master, the I2SORXSCK frequency is the specified I2SORXMCLK divided by four. The I2SORXSCK may be inverted using the SCP bit in the **I2SRXCFG** register.

The receiver can also be the master or slave of the MCLK. When the receiver is the master, the PLL must be active and a fractional clock divider must be programmed. See page 244 for the setup for the master I2S0RXMCLK source. An external transmit I2S0RXMCLK does not require the use of the PLL and is selected using the RXSLV bit in the **I2SCFG** register.

Refer to "Clock Control" on page 833 for combinations of the RXINT and RXFRAC bits in the  $l^2S$ **MCLK Configuration (I2SMCLKCFG)** register that provide MCLK frequencies within acceptable error limits. In the table, Fs is the sampling frequency in kHz and possible crystal frequencies are shown in MHz across the top row of the table. The words "not supported" in the table mean that it is not possible to obtain the specified sampling frequencies with the specified crystal frequency within the error tolerance of 0.3%.

## 16.3.2.4 Interrupt Control

A single interrupt is asserted to the CPU whenever any of the transmit or receive sources is asserted. The receive module has two interrupt sources: the FIFO service request and read error. The interrupts may be masked using the RXSRIM and RXREIM bits in the **I2SIM** register. The status of the interrupt source is indicated by the **I2SRIS** register. The status of enabled interrupts is indicated by the **I2SRIS** register. The status of enabled interrupts is indicated by the **I2SRIS** register. The status of enabled interrupts is indicated by the **I2SRIS** register. The status of enabled interrupts is indicated by the **I2SRIS** register. The status of enabled interrupts is indicated by the **I2SMIS** register. The FIFO service request interrupt has a second level of masking using the FFM bit in the **I<sup>2</sup>S Receive Interrupt Status and Mask (I2SRXISM)** register. The sources may be masked using the **I2SIM** register.

The FIFO service request interrupt is asserted when the FIFO level (indicated by the LEVEL field in the I<sup>2</sup>S Receive FIFO Level (I2SRXLEV) register) is above the FIFO limit (programmed using the I<sup>2</sup>S Receive FIFO Limit (I2SRXLIMIT) register) and both the RXSRIM and FFM bits are set. An error occurs when reading an empty FIFO or if a stereo sample pair is not read left then right. To clear an interrupt, write a 1 to the appropriate bit in the I2SIC register. If software attempts to read an empty FIFO or if a stereo sample pair is not read left then right, a Receive FIFO Read error occurs (indicated by the RXRERIS bit in the I2SRIS register). The RXRERIS bit in the I2SRIS register and the RXREMIS bit in the I2SMIS register are cleared by setting the RXREIC bit in the I2SIC register.

### 16.3.2.5 DMA Support

The  $\mu$ DMA can be used to more efficiently stream data to and from the I<sup>2</sup>S bus. The I<sup>2</sup>S transmit and receive modules have separate  $\mu$ DMA channels. The FIFO Interrupt Mask bit (FFM) in the **I2SRXISM** register must be set for the request signaling to propagate to the  $\mu$ DMA module. See "Micro Direct Memory Access ( $\mu$ DMA)" on page 345 for channel configuration.

The I<sup>2</sup>S module uses the  $\mu$ DMA burst request signal, not the single request. Thus each time a  $\mu$ DMA request is made, the  $\mu$ DMA controller transfers the number of items specified as the burst size for the  $\mu$ DMA channel. Therefore, the  $\mu$ DMA channel burst size and the I<sup>2</sup>S FIFO service request limit must be set to the same value (using the LIMIT field in the **I2SRXLIMIT** register).

## **16.4** Initialization and Configuration

The default setup for the I<sup>2</sup>S transmit and receive is to use external MCLK, external SCLK, Stereo, I<sup>2</sup>S audio format, and 32-bit data samples. The following example shows how to configure a system using the internal MCLK, internal SCLK, Compact Stereo, and Left-Justified audio format with 16-bit data samples.

- 1. Enable the I<sup>2</sup>S peripheral clock by writing a value of 0x1000.0000 to the **RCGC1** register in the System Control module (see page 280).
- 2. Enable the clock to the appropriate GPIO module via the **RCGC2** register in the System Control module (see page 292). To find out which GPIO port to enable, refer to Table 24-5 on page 1262.
- In the GPIO module, enable the appropriate pins for their alternate function using the GPIOAFSEL register (see page 427). To determine which GPIOs to configure, see Table 24-4 on page 1253.
- **4.** Configure the PMCn fields in the **GPIOPCTL** register to assign the I<sup>2</sup>S signals to the appropriate pins (see page 445 and Table 24-5 on page 1262).
- **5.** Set up the MCLK sources for a 48-kHz sample rate. The input crystal is assumed to be 6 MHz for this example (internal source).
  - Enable the PLL by clearing the PWRDWN bit in the RCC register in the System Control module (see page 229).
  - Set the MCLK dividers and enable them by writing 0x0208.0208 to the I2SMCLKCFG register in the System Control module (see page 244).
  - Enable the MCLK internal sources by writing 0x8208.8208 to the I2SMCLKCFG register in the System Control module.

To allow an external MCLK to be used, set bits 4 and 5 of the **I2SCFG** register. Starting up the PLL and enabling the MCLK sources is not required.

- 6. Set up the Serial Bit Clock SCLK source. By default, the SCLK is externally sourced.
  - Receiver: Masters the I2SORXSCK by ORing 0x0040.0000 into the I2SRXCFG register.
  - Transmitter: Masters the I2SOTXSCK by ORing 0x0040.0000 into the I2STXCFG register.
- **7.** Configure the Serial Encoder/Decoder (Left-Justified, Compact Stereo, 16-bit samples, 32-bit system data size).

Set the audio format using the Justification (JST), Data Delay (DLY), SCLK polarity (SCP), and Left-Right Polarity (LRP) bits written to the I2STXCFG and I2SRXCFG registers. The settings are shown in the table below.

#### Table 16-9. Audio Formats Configuration

Audio Format	I2STXCFG/I2SRXCFG Register Bit									
Addio Format	JST	DLY	SCP	LRP						
l <sup>2</sup> S	0	1	0	1						
Left-Justified	0	0	0	0						
Right-Justified	1	0	0	0						

- Write 0x0140.3DF0 to both the I2STXCFG and I2SRXCFG registers to program the following configurations:
  - Set the sample size to 16 bits using the SSZ field of the I2STXCFG and I2SRXCFG registers.
  - Set the system data size to 32 bits using the SDSZ field of the I2STXCFG and I2SRXCFG registers.
  - Set the Write and Read modes using the WM and RM fields in the **I2STXCFG** and **I2SRXCFG** registers, respectively.
- 8. Set up the FIFO limits for triggering interrupts (also used for µDMA)
  - Set up the transmit FIFO to trigger when it has less than four sample pairs by writing a 0x0000.0008 to the I2STXLIMIT register.
  - Set up the receive FIFO to trigger when there are more than four sample pairs by writing a 0x0000.00008 to the I2SRXLIMIT register.
- 9. Enable interrupts.
  - Enable the transmit FIFO interrupt by setting the FFM bit in the **I2STXISM** register (write 0x0000.0001).
  - Set up the receive FIFO interrupts by setting the FFM bit in the **I2SRXISM** register (write 0x0000.0001).
  - Enable the TX FIFO service request, the TX Error, the RX FIFO service request, and the RX Error interrupts to be sent to the CPU by writing a 0x0000.0033 to the I2SSIM register.
- 10. Enable the Serial Encoder and Serial Decoders by writing a 0x0000.0003 to the I2SCFG register.

## 16.5 Register Map

Table 16-10 on page 840 lists the I<sup>2</sup>S registers. The offset listed is a hexadecimal increment to the register's address, relative to the I<sup>2</sup>S interface base address of 0x4005.4000. Note that the I<sup>2</sup>S module clock must be enabled before the registers can be programmed (see page 280). There must be a delay of 3 system clocks after the I<sup>2</sup>S module clock is enabled before any I<sup>2</sup>S module registers are accessed.

Offset	Name	Туре	Reset	Description	See page
0x000	I2STXFIFO	WO	0x0000.0000	I2S Transmit FIFO Data	841
0x004	I2STXFIFOCFG	R/W	0x0000.0000	I2S Transmit FIFO Configuration	842
0x008	I2STXCFG	R/W	0x1400.7DF0	I2S Transmit Module Configuration	843
0x00C	I2STXLIMIT	R/W	0x0000.0000	I2S Transmit FIFO Limit	845
0x010	I2STXISM	R/W	0x0000.0000	I2S Transmit Interrupt Status and Mask	846
0x018	I2STXLEV	RO	0x0000.0000	I2S Transmit FIFO Level	847
0x800	I2SRXFIFO	RO	0x0000.0000	I2S Receive FIFO Data	848
0x804	I2SRXFIFOCFG	R/W	0x0000.0000	I2S Receive FIFO Configuration	849
0x808	I2SRXCFG	R/W	0x1400.7DF0	I2S Receive Module Configuration	850
0x80C	I2SRXLIMIT	R/W	0x0000.7FFF	I2S Receive FIFO Limit	853
0x810	I2SRXISM	R/W	0x0000.0000	I2S Receive Interrupt Status and Mask	854
0x818	I2SRXLEV	RO	0x0000.0000	I2S Receive FIFO Level	855
0xC00	I2SCFG	R/W	0x0000.0000	I2S Module Configuration	856
0xC10	I2SIM	R/W	0x0000.0000	I2S Interrupt Mask	858
0xC14	I2SRIS	RO	0x0000.0000	I2S Raw Interrupt Status	860
0xC18	I2SMIS	RO	0x0000.0000	I2S Masked Interrupt Status	862
0xC1C	I2SIC	WO	0x0000.0000	I2S Interrupt Clear	864

## Table 16-10. Inter-Integrated Circuit Sound (I<sup>2</sup>S) Interface Register Map

# 16.6 Register Descriptions

The remainder of this section lists and describes the  $I^2S$  registers, in numerical order by address offset.

# Register 1: I<sup>2</sup>S Transmit FIFO Data (I2STXFIFO), offset 0x000

This register is the 32-bit serial audio transmit data register. In Stereo mode, the data is written left, right, left, right, and so on. The LRS bit in the **I**<sup>2</sup>**S Transmit FIFO Configuration (I2STXFIFOCFG)** register can be read to verify the next position expected. In Compact 16-bit mode, bits [31:16] contain the right sample, and bits [15:0] contain the left sample. In Compact 8-bit mode, bits [15:8] contain the right sample, and bits [7:0] contain the left sample. In Mono mode, each 32-bit entry is a single sample.

Note that if the FIFO is full and a write is attempted, a transmit FIFO write error is generated.

Base Offse	0x4005.4 t 0x000	nit FIFO 4000 et 0x0000	· ·	2STXF	IFO)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ		1	1	r	ı I		ı ı	TXF	IFO		r	1			1	
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				•	I			TXF	IFO		•	•	1			'
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	sit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:0		TXFI	FO	W	O 0	<0000.000	00 ТХ	Data							
								Seri	al audio	sample	data to b	e transn	nitted.			

# Register 2: I<sup>2</sup>S Transmit FIFO Configuration (I2STXFIFOCFG), offset 0x004

This register configures the sample for dual-channel operation. In Stereo mode, the LRS bit toggles between left and right samples as the Transmit FIFO is written. The left sample is written first, followed by the right.

#### I2S Transmit FIFO Configuration (I2STXFIFOCFG)

Base Offse	0x4005.4 t 0x004		_		(120174		,									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		· ·		1 1	rese	rved			1			1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			I		· ·		reserve	ed				I	ı		CSS	LRS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0
E	Bit/Field		Nam	ie	Тур	e	Reset	Des	cription							
	31:2		reserv	/ed	RC	) (	0x0000.000	0.000 Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved b preserved across a read-modify-write operation.								
	1		CSS	S	R/V	V	0	Compact Stereo Sample Size								
								Valu	ue Desc	ription						
								0		ransmitt ole size.	er is in C	Compact	16-bit St	tereo Mo	de with	a 16-bit
								1		ransmitt ble size.	er is in C	Compact	8-bit Ste	ereo Mod	le with a	n 8-bit
	0		LRS	6	R/V	V	0	Left	-Right Sa	ample In	dicator					
								Valu	ue Desc	ription						
								0	The I	eft samp	le is the	next po	sition.			
								1	The I	ight sam	nple is th	e next p	osition.			
								In M	lono moo	de and C	ompact	stereo n	node, this	s bit togg	gles as if	it were

In Mono mode and Compact stereo mode, this bit toggles as if it were in Stereo mode, but it has no meaning and should be ignored.

# Register 3: I<sup>2</sup>S Transmit Module Configuration (I2STXCFG), offset 0x008

This register controls the configuration of the Transmit module.

I2S Transmit Module Configuration (I2STXCFG)

Offse	0x4005.4 t 0x008 R/W, rese	1000 et 0x1400	.7DF0	.90.000	(		,									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ĺ	rese	rved	JST	DLY	SCP	LRP	W	I /M	FMT	MSL		1	rese	rved	1	
Type Reset	RO 0	RO 0	R/W 0	R/W 1	R/W 0	R/W 1	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				SZ	I			-	SD	sz	-	-		rese	rved	
Type Reset	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	RO 0	RO 0	RO 0	RO 0
В	it/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:30		reserv	/ed	R	0	0x0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		
	29		JS	Г	R/	W	0	Just	tification	of Outpu	ut Data					
								Val	ue Desc	ription						
								0		data is L	eft-Justi	fied.				
								1	The	data is R	Right-Jus	tified.				
	28		DL	(	R/	W	1	Data	a Delay							
								Val	ue Desc	ription						
								0	defin		e scp bi	e next lat t. This bi de.				
								1				lay from t I. This bit				
	27		SCI	5	R/	W	0	SCL	K Polari	ty						
								Val	ue Desc	ription						
								0				tws signa g edge o			bit is se	t) are
								1				tws signa g edge o			bit is se	t) are
	26		LRI	D	R/	W	1	Left	/Right Cl	ock Pola	arity					
								Val	ue Desc	ription						
								0	12S0 data		high du	ring the t	ransmis	sion of th	ne left ch	annel
								1	12S0 data		high du	ring the t	ransmis	sion of th	ne right c	hannel

Bit/Field	Name	Туре	Reset	Description
25:24	WM	R/W	0x0	Write Mode
				This bit field selects the mode in which the transmit data is stored in the FIFO and transmitted.
				Value Description
				0x0 Stereo mode
				0x1 Compact Stereo mode
				Left/Right sample packed. Refer to <b>I2STXFIFOCFG</b> for 8/16-bit sample size selection.
				0x2 Mono mode
				0x3 reserved
23	FMT	R/W	0	FIFO Empty
				Value Description
				0 All zeroes are transmitted if the FIFO is empty.
				1 The last sample is transmitted if the FIFO is empty.
22	MSL	R/W	0	SCLK Master/Slave
				Source of serial bit clock (I2SOTXSCK) and Word Select (I2SOTXWS).
				Value Description
				0 The transmitter is a slave using the externally driven I2SOTXSCK and I2SOTXWS signals.
				1 The transmitter is a master using the internally generated I2SOTXSCK and I2SOTXWS signals.
21:16	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide
21.10	reserved	NO	0,00	compatibility with future products, the value of a reserved bit to provide preserved across a read-modify-write operation.
15:10	SSZ	R/W	0x1F	Sample Size
				This field contains the number of bits minus one in the sample.
				<b>Note:</b> This field is only used in Right-Justified mode. Unused bits are not masked.
9:4	SDSZ	R/W	0x1F	System Data Size
				This field contains the number of bits minus one during the high or low phase of the I2SOTXWS signal.
3:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

# Register 4: I<sup>2</sup>S Transmit FIFO Limit (I2STXLIMIT), offset 0x00C

This register sets the lower FIFO limit at which a FIFO service request is issued.

Base Offse	0x4005.4 t 0x00C R/W, rese	1000	).0000	2017/21	,											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	erved		1	1	1	1	r	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		I.			reserve	d I		ı – – – – –		1		1	LIMIT	Î	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
В	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:5		reserv	ved	R	0	0x0000.00	com	tware sho patibility served ac	with fut	ure prod	ucts, the	value of	a reserv		
	4:0		LIM	т	R/	w	0x00	FIF	O Limit							
									s field set erating a						equest is	sissued,
								iterr exa	transmit ns in the F mple, if th erated w O.	FIFO is long to the LIMI	ess than T field is	the leve s set to 8	l specifie , then a	ed by the service r	LIMIT f equest is	ield. For s

I2S Transmit Interrupt Status and Mask (I2STXISM)

# Register 5: I<sup>2</sup>S Transmit Interrupt Status and Mask (I2STXISM), offset 0x010

This register indicates the transmit interrupt status and interrupt masking control.

Offse	0x4005.4 t 0x010 R/W, rese		0.0000		·		ŗ									
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•		1	•		1		reserved	l							FFI
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•		•	•			•	reserved								FFM
Type Reset	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO 0	RO 0	R/W 0
Resei	U	U	0	0	0	U	0	0	U	U	U	0	0	0	U	0
В	8it/Field		Nan	ne	Ту	ре	Reset	Desc	cription							
	15       14       13       12       11       10       9       8       7       6       5       4       3         ype       RO       RO </td <td>•</td> <td></td>														•	
	16		FF	1	R	0	0	Tran	smit FIF	O Servio	ce Requ	est Interr	upt			
								Valu	ie Desc	ription						
								0	The I	- FIFO lev	el is equ	al to or a	bove the	e FIFO li	mit.	
								1								
								•	11101					•		
	15:1		reser	ved	R	0	0x000	com	patibility	with futu	ure prod		value of	erved bit a reserv on.		
	0		FFI	M	R/	W	0	FIFC	) Interru	ot Mask						
								Valu	ie Desc	ription						
								0	The I	FIFO inte	errupt is	masked	and not	sent to tl	he CPU.	
								1	The I contr		errupt is	enabled	to be se	nt to the	interrup	t

# Register 6: I<sup>2</sup>S Transmit FIFO Level (I2STXLEV), offset 0x018

The number of samples in the transmit FIFO can be read using the **I2STXLEV** register. The value ranges from 0 to 16. Stereo and Compact Stereo sample-pairs are counted as two. Mono samples also increment the count by two. For example, the LEVEL field is set to eight if there are four Mono samples.

#### I2S Transmit FIFO Level (I2STXLEV)

#### Base 0x4005.4000 Offset 0x018

Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	r		1	1	r r I		1 1	rese	erved		1	1	1		1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	ı	г т 1	reserve	d I		1		1		1	LEVEL	I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	set 0 0 Bit/Field		Nam	ne	Тур	be	Reset	Des	scription							
	Bit/Field Name 31:5 reserved			ved	R	С	0x0000.00	com	tware sho npatibility served ac	with fut	ure prod	ucts, the	value of	a reserv	•	
	4:0		LEV	EL	R	С	0x00		nber of A s field co		•	er of sam	ples in t	he FIFO		

# Register 7: I<sup>2</sup>S Receive FIFO Data (I2SRXFIFO), offset 0x800

Important: This register is read-sensitive. See the register description for details.

This register is the 32-bit serial audio receive data register. In Stereo mode, the data is read left, right, left, right, and so on. The LRS bit in the  $l^2S$  Receive FIFO Configuration (I2SRXFIFOCFG) register can be read to verify the next position expected. In Compact 16-bit mode, bits [31:16] contain the right sample, and bits [15:0] contain the left sample. In Compact 8-bit mode, bits [15:8] contain the right sample, and bits [7:0] contain the left sample. In Mono mode, each 32-bit entry is a single sample. If the FIFO is empty, a read of this register returns a value of 0x0000.0000 and generates a receive FIFO read error.

I2S Receive FIFO Data (I2SRXFIFO) Base 0x4005.4000 Offset 0x800 Type RO, reset 0x0000.0000 30 31 29 28 27 26 25 24 23 22 21 20 19 18 17 16 RXFIFO RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RXFIFO RO Type 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Reset Bit/Field Name Туре Reset Description 31:0 **RXFIFO** RO 0x0000.0000 RX Data Serial audio sample data received.

The read of an empty FIFO returns a value of 0x0.

# Register 8: I<sup>2</sup>S Receive FIFO Configuration (I2SRXFIFOCFG), offset 0x804

This register configures the sample for dual-channel operation. In Stereo mode, the LRS bit toggles between Left and Right as the samples are read from the receive FIFO. In Mono mode, both the left and right samples are stored in the FIFO. The FMM bit can be used to read only the left or right sample as determined by the LRP bit. In Compact Stereo 8- or 16-bit mode, both the left and right samples are read in one access from the FIFO.

ype F	0x804 R/W, rese	et 0x0000	0.0000													
Г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					l			rese	rved							
/pe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ		1			1	reserved			1	1	1		FMM	CSS	LRS
/pe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
Bi	t/Field		Nam	ne	Ту	ре	Reset	Des	cription							
;	31:3		reserv	ved	R	0	0x0000.000	com	patibility	with fut		ucts, the	value of	erved bit a reserv on.		
	2		FMI	М	R/	W	0	FIFC	) Mono	Mode						
								Valu	ue Desc	ription						
								0	The	receiver	is in Ste	reo Mode	e.			
								1	The	receiver	is in Mo	no mode				
									while	the 128 set, data	SORXWS	signal is	low (Rig	er is clear ht Chanr XXWS sigr	nel); if th	<b>e</b> lrp
	1		CS	S	R/	W	0	Com	npact Ste	ereo Sar	nple Size	e				
								Valu	ue Desc	ription						
								0	The	•	is in Cor	npact 16	-bit Ster	eo Mode	e with a 1	6-bit
								1	The r size.	eceiver i	is in Com	ipact 8-bi	t Stereo	Mode wit	th a 8-bit	sampl
	0		LRS	S	R/	W	0	Left-	Right Sa	ample In	dicator					
								Valu	ue Desc	ription						
								0	The	eft samp	ole is the	next pos	sition to	be read.		
								1	The	right san	nple is th	e next p	osition to	be read	ł.	
								This	bit is or	lly mean	ingful in	Compac	t Stereo	Mode.		

I2S Receive FIFO Configuration (I2SRXFIFOCFG)

Base 0x4005.4000 Offset 0x804 I2S Receive Module Configuration (I2SRXCFG)

# Register 9: I<sup>2</sup>S Receive Module Configuration (I2SRXCFG), offset 0x808

This register controls the configuration of the receive module.

Offse	0x4005.4 t 0x808 R/W, res	4000 et 0x1400	0.7DF0	0	,	,										
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	rese	erved	JST	DLY	SCP	LRP	reserved	RM	reserved	MSL		1	rese	rved		
Type Reset	RO 0	RO 0	R/W 0	R/W 1	R/W 0	R/W 1	RO 0	R/W 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	S	SZ			'		SD	SZ	•	•		rese	rved	
Type Reset	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	RO 0	RO 0	RO 0	RO 0
В	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:30		reserv	ved	R	0	0x0	com	tware sho npatibility served ac	with futu	ure prod	ucts, the	value of	a reserv		
	29		JS	Г	R/	W	0	Jus	tification	of Input	Data					
								Val	ue Desc	ription						
								0	The o	data is L	eft-Justi	fied.				
								1	The o	lata is R	ight-Jus	tified.				
	28		DL	Y	R/	W	1	Dat	a Delay							
								Val	ue Desc	ription						
								0	defin		e scp bi	e next lat t. This bi de.				
								1				lay from t I. This bit				
	27		SCI	Р	R/	W	0	SCI	K Polari	ty						
								Val	ue Desc	ription						
								0	(whe			e rising e set) is lau				
								1	(whe			e falling e set) is lau				

Bit/Field	Name	Туре	Reset	Description
26	LRP	R/W	1	Left/Right Clock Polarity
				Value Description
				0 In Stereo mode, I2SORXWS is high during the transmission of the left channel data.
				In Mono mode, data is read while the I2SORXWS signal is low (Right Channel).
				1 In Stereo mode, I2SORXWS is high during the transmission of the right channel data.
				In Mono mode, data is read while the I2SORXWS signal is high (Left Channel).
25	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
24	RM	R/W	0	Read Mode
				This bit selects the mode in which the receive data is received and stored in the FIFO.
				Value Description
				0 Stereo/Mono mode
				<b>I2SRXFIFOCFG</b> FMM bit specifies Stereo or Mono FIFO read behavior.
				1 Compact Stereo mode
				Left/Right sample packed. Refer to <b>I2SRXFIFOCFG</b> for 8/16-bit sample size selection.
23	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
22	MSL	R/W	0	SCLK Master/Slave
				Value Description
				0 The receiver is a slave and uses the externally driven I2SORXSCK and I2SORXWS signals.
				1 The receiver is a master and uses the internally generated I2SORXSCK and I2SORXWS signals.
21:16	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:10	SSZ	R/W	0x1F	Sample Size
				This field contains the number of bits minus one in the sample.
9:4	SDSZ	R/W	0x1F	System Data Size
				This field contains the number of bits minus one during the high or low phase of the I2SORXWS signal.

Bit/Field	Name	Туре	Reset	Description
3:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

# Register 10: I<sup>2</sup>S Receive FIFO Limit (I2SRXLIMIT), offset 0x80C

This register sets the upper FIFO limit at which a FIFO service request is issued.

I2S Receive FIFO Limit (I2SRXLIMIT)

Offse	0x4005.4 t 0x80C R/W, res		).7FFF		,											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	erved		1	1	1	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset															U	
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					1	reserved			1				1	LIMIT		
Type Reset	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
Report									•		·					
E	Bit/Field Name 31:16 reserved				Ту	ре	Reset	Des	cription							
				ved	R	0	0x0000	con	tware sho npatibility served ac	with fut	ure prod	ucts, the	value of	a reserv	•	
			ved	R	0	0x7FF	com	tware sho npatibility served ac	with fut	ure prod	ucts, the	value of	a reserv			
	4:0		LIM	Т	R/	W	0x1F	FIF	O Limit							
								gen The in th	s field set erating a receive f ne FIFO i mple, if tl	n interru FIFO ger s greate	ipt or a μ nerates a r than th	IDMA tra service e level s	ansfer ree request v pecified	quest. when the by the ⊥	number	of items ld. For
									erated wi				-		•	

I2S Receive Interrupt Status and Mask (I2SRXISM)

# Register 11: I<sup>2</sup>S Receive Interrupt Status and Mask (I2SRXISM), offset 0x810

This register indicates the receive interrupt status and interrupt masking control.

Offse	0x4005. t 0x810 R/W, res		00.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	Î	1	1	Í	1	reserved		1	l .	1	1	1	I	FFI
Туре	RO	RO	RO 0	RO	RO	RO 0	RO	RO	RO	RO	RO	RO 0	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•		I		•	reserved				•				FFM
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0
Resel	0	U	0	0	0	0	0	0	U	0	U	0	0	0	U	0
E	Bit/Field       Name       Type       Reset       Description         31:17       reserved       RO       0x000       Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should literate and the value and the value of a reserved bit should literate and t															
31:17 reserved RO 0x000 Software should not rely on the value of a reserved bit. To pro																
	16		F	FI	R	0	0	Rece	eive FIF	O Servic	e Reque	est Interro	upt			
								Valu	ie Desc	ription						
								0			el is eau	ial to or b	elow the	e FIFO lir	mit.	
								1			•	ve the F				
									me			we the f		•		
	15:1		rese	erved	R	0	0x000	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv		
	0		FF	=M	R/	W	0	FIFC	) Interru	pt Mask						
								Valu	ie Desc	ription						
								0	The	FIFO inte	errupt is	masked	and not	sent to th	he CPU.	
								1	The contr		errupt is	enabled	to be se	nt to the	interrup	t

# Register 12: I<sup>2</sup>S Receive FIFO Level (I2SRXLEV), offset 0x818

The number of samples in the receive FIFO can be read using the **I2SRXLEV** register. The value ranges from 0 to 16. Stereo and Compact Stereo sample pairs are counted as two. Mono samples also increment the count by two. For example, the LEVEL field is set to eight if there are four Mono samples.

#### I2S Receive FIFO Level (I2SRXLEV)

#### Base 0x4005.4000

Offset 0x818 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	, , , , , , , , , , , , , , , , , , ,			rese	erved		1	1	1	1		1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	T T T			12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1	, , , , , , , , , , , , , , , , , , ,	reserved	1 1		ı ı		1		r 1	LEVEL	r	1
Туре				RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	<b>3</b> 1			ne	Ту	ре	Reset	Des	scription							
	Bit/Field Name 31:5 reserved			R	C	0x0000.00	con	tware sho npatibility served ac	with fut	ure prod	ucts, the	value of	a reserv	•	vide hould be	
	4:0		LEV	EL	R	С	0x00		nber of A s field co		•	er of sam	ples in t	he FIFO		

# Register 13: I<sup>2</sup>S Module Configuration (I2SCFG), offset 0xC00

This register enables the transmit and receive serial engines and sets the source of the I2SOTXMCLK and I2SORXMCLK signals.

#### I2S Module Configuration (I2SCFG)

Base 0x4005.4000 Offset 0xC00 Type R/W, reset 0x0000.0000

Туре	R/W, res	et 0x0000	0.0000														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
ĺ			1	1		1	1 1	rese	erved	[	1	1 1		1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ĺ			1	1	rese	erved	1 1		1	1	RXSLV	TXSLV	rese	erved	RXEN	TXEN	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0	
В	it/Field		Nam	ne	Ту	/pe	Reset	Des	cription								
	31:6		reserved RO					com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.								
	5		RXS	LV	R	/W	0	Use External I2SORXMCLK									
								Val	ue Desc	ription							
								0	I2SC	RXMCLI	k signal.	e internall See "Clo program	ck Cont	rol" on p	age 833		
								1	The	receiver	uses the	external	lly drive	n 12SOR	XMCLK S	ignal.	
	4		TXS	0	Use	Externa	I12S0T	XMCLK									
								Val	ue Desc	ription							
								0	<b>The 1</b> 1250	ransmit	k signal.	the interr See "Clo program	ck Cont	rol" on p	age 833		
								1	The t	ransmit	ter uses f	the extern	hally driv	<b>/en</b> 1250	)TXMCLK	signal.	
	3:2		reserved R			80	0x0	com	patibility	with fut	ure prod		value of	f a reserv	d bit. To provide served bit should be		
	1		RXE	ĪN	R	/W	0	Seri	al Recei	ve Engii	ne Enabl	e					
								Val	ue Desc	ription							
								0 Disables the serial receive engine.									
								1	Enab	les the	serial rec	ceive eng	ine.				

Bit/Field	Name	Туре	Reset	Description
0	TXEN	R/W	0	Serial Transmit Engine Enable
				Value Description
				0 Disables the serial transmit engine.
				1 Enables the serial transmit engine.

# Register 14: I<sup>2</sup>S Interrupt Mask (I2SIM), offset 0xC10

This register masks the interrupts to the CPU.

Base Offset	Interrup 0x4005.4 t 0xC10 R/W, rese	1000	<b>x (I2SIM</b> 0.0000	)												
ſ	31	30	29	28	27	26	25	24 reserv	23	22	21	20	19	18	17	16
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	•	rese	rved		i			RXREIM	RXSRIM	rese	rved	TXWEIM	TXSRIM
Type eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0
В	lit/Field		Nan	ne	Ту	ре	Reset	Desc	ription							
31:6 reserved RO 0x0000.00 Software should not rely compatibility with future p preserved across a read-										ure prod	ucts, the	value of	a reser			
	5		RXRI	EIM	R/	W	0	Rece	ive FIF	O Read	Error					
								Valu	e Desc	ription						
								0		receive l e CPU.	FIFO rea	d error in	iterrupt i	s maske	ed and no	ot sent
								1	The r		FIFO read	d error is e	enabled	to be se	nt to the i	nterrupt
	4		RXSF	RIM	R/	W	0	Rece	ive FIF	O Servio	ce Reque	est				
								Valu	e Desc	ription						
								0		receive I to the C		vice requ	est inte	rrupt is r	masked a	and not
								1		receive l rupt cont		vice requ	iest is ei	nabled t	o be sen	t to the
	3:2		reserved RO			0	0x0	comp	atibility	with fut	ure prod	he value ucts, the dify-write	value of	a reser		
	1		TXWI	EIM	R/	W	0	Trans	smit FIF	O Write	Error					
								Valu	e Desc	ription						
								0		ransmit e CPU.	FIFO wr	ite error i	nterrupt	is masł	ked and r	not sent
								1		ransmit upt con		ite error i	s enable	ed to be	sent to t	he

Bit/Field	Name	Туре	Reset	Description
0	TXSRIM	R/W	0	Transmit FIFO Service Request
				Value Description
				0 The transmit FIFO service request interrupt is masked and not sent to the CPU.
				1 The transmit FIFO service request is enabled to be sent to the interrupt controller.

I2S Raw Interrupt Status (I2SRIS)

# Register 15: I<sup>2</sup>S Raw Interrupt Status (I2SRIS), offset 0xC14

This register reads the unmasked interrupt status.

	t 0xC14 RO, reset 31	0x0000 30	.0000 29	28	27	26	25	24	23	22	21	20	19	18	17	16			
ſ	r		1		2,	20		rese			1	- <u>-</u>	10	10	1				
ype L	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
eset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
			-			rved					RXRERIS	RXSRRIS		erved	TXWERIS				
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription										
	31:6		reserv	ved	R	0	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.											
	5		RXRE	RIS	R	0	0	Receive FIFO Read Error											
								<ul> <li>Value Description</li> <li>1 A receive FIFO read error interrupt has occurred</li> <li>0 No interrupt</li> <li>This bit is cleared by setting the RXREIC bit in the <b>I2S</b></li> </ul>						red.					
											, U		IC bit in	the <b>125</b>	SIC regist	er.			
	4		RXSR	RIS	R	0	0	Receive FIFO Service Request											
								Valu	ue Desc	ription									
								1	A rec	eive Fl	FO servio	e reques	t interru	pt has o	occurred.				
								0 No interrupt											
								This bit is cleared when the level in the receive FIFO has risen to a valu greater than the value programmed in the LIMIT field in the <b>I2SRXLIMI</b> register.											
	3:2		reserved				0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
	1		TXWE	RIS	0	Transmit FIFO Write Error													
									ue Desc										
								1 0		nsmit F iterrupt		error inte	errupt ha	as occu	rred.				
								This	bit is cle	eared b	y setting	the TXWE	IC bit in	the <b>I2</b>	SIC regist	er.			

Bit/Field	Name	Туре	Reset	Description
0	TXSRRIS	RO	0	Transmit FIFO Service Request
				Value Description
				1 A transmit FIFO service request interrupt has occurred.
				0 No interrupt
				This bit is cleared when the level in the transmit FIFO has fallen to a value less than the value programmed in the LIMIT field in the <b>I2STXLIMIT</b> register.

I2S Masked Interrupt Status (I2SMIS)

# Register 16: I<sup>2</sup>S Masked Interrupt Status (I2SMIS), offset 0xC18

This register reads the masked interrupt status. The mask is defined in the **I2SIM** register.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
			1				1 1	rese	rved	1	1				1			
/pe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	1		1		rese	rved	î î			T	RXREMIS	RXSRMIS	resei	rved	TXWEMIS	TXSRM		
pe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO s	RO 0	RO 0	RO 0		
Bi	t/Field		Nan	ne	Ty	ре	Reset	Des	cription									
31:6 reserved RC					0	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
	5		RXRE	MIS	R	0	0	Receive FIFO Read Error										
								Valu	ue Deso	cription								
								1		nmaske	d interrup	ot was sigr	aled du	e to a re	eceive FIF	O rea		
								0			has not c	occurred o	r is mas	sked.				
								This	bit is cl	eared by	y setting	the RXREI	cc bit in	the <b>125</b>	SIC registe	er.		
	4		RXSR	MIS	R	0	0	Rec	eive FIF	O Servi	ce Reque	est						
								Valu	ue Deso	cription								
								1		inmaske ice requ		pt was sig	naled d	ue to a	receive F	IFO		
								0	An ir	nterrupt	has not c	occurred o	r is mas	sked.				
								This bit is cleared when the level in the receive FIFO has risen to a valu greater than the value programmed in the LIMIT field in the <b>I2SRXLIMI</b> register.										
	3:2		reserved			0	0s0	com	patibility	/ with fut	ture prod	he value o ucts, the v dify-write o	alue of	a reser				
	1		TXWE	MIS	R	0	0	Transmit FIFO Write Error										
						Value Description												
								1		nmaske error.	ed interru	pt was sig	naled d	ue to a	transmit I	FIFO		

Bit/Field	Name	Туре	Reset	Description
0	TXSRMIS	RO	0	Transmit FIFO Service Request
				Value Description
				<ol> <li>An unmasked interrupt was signaled due to a transmit FIFO service request.</li> </ol>
				0 An interrupt has not occurred or is masked.
				This bit is cleared when the level in the transmit FIFO has fallen to a value less than the value programmed in the LIMIT field in the <b>I2STXLIMIT</b> register.

# Register 17: I<sup>2</sup>S Interrupt Clear (I2SIC), offset 0xC1C

Writing a 1 to a bit in this register clears the corresponding interrupt.

Base Offse	Interrup 0x4005.4 tt 0xC1C WO, rese	1000	(I2SIC	)													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			•	•		•		rese	erved		•				•		
Туре	WO	WO	WO	WO	wo	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			•	•	rese	rved				1	RXREIC		reserved		TXWEIC	reserved	
Туре	WO	WO	WO	WO	wo	WO	WO	WO	wo	WO	WO	WO	WO	WO	wo	WO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/Field Name 31:6 reserve					Type WO 0:		Reset 0x0000.00	Soff corr	npatibility	with fut	ure produ	ucts, the	e of a rese value of e operatio	a reserv	•		
	5		RXRI	EIC	W	0	0	Receive FIFO Read Error Writing a 1 to this bit clears the RXRERIS bit in the I2CRIS register and the RXREMIS bit in the I2CMIS register.									
	4:2 reserved WO 0x0 S					Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
	Wri					Transmit FIFO Write Error Writing a 1 to this bit clears the TXWERIS bit in the I2CRIS register and the TXWEMIS bit in the I2CMIS register.											
0 reserved WO 0 Software should not re compatibility with futur preserved across a rea						ure produ	ucts, the	value of	a reserv	•							
# 17 Controller Area Network (CAN) Module

Controller Area Network (CAN) is a multicast, shared serial bus standard for connecting electronic control units (ECUs). CAN was specifically designed to be robust in electromagnetically-noisy environments and can utilize a differential balanced line like RS-485 or a more robust twisted-pair wire. Originally created for automotive purposes, it is also used in many embedded control applications (such as industrial and medical). Bit rates up to 1 Mbps are possible at network lengths less than 40 meters. Decreased bit rates allow longer network distances (for example, 125 Kbps at 500 meters).

The Stellaris<sup>®</sup> LM3S9B92 microcontroller includes two CAN units with the following features:

- CAN protocol version 2.0 part A/B
- Bit rates up to 1 Mbps
- 32 message objects with individual identifier masks
- Maskable interrupt
- Disable Automatic Retransmission mode for Time-Triggered CAN (TTCAN) applications
- Programmable Loopback mode for self-test operation
- Programmable FIFO mode enables storage of multiple message objects
- Gluelessly attaches to an external CAN transceiver through the CANnTX and CANnRX signals

# 17.1 Block Diagram





# 17.2 Signal Description

The following table lists the external signals of the CAN controller and describes the function of each. The CAN controller signals are alternate functions for some GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for the CAN signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 427) should be set to choose the CAN controller function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 445) to assign the CAN signal to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 404.

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
CANORx	10 30 34	PD0 (2) PA4 (5) PA6 (6)	Ι	TTL	CAN module 0 receive.
	92	PA0 (0) PB4 (5)			
CANOTX	11 31 35 91	PD1 (2) PA5 (5) PA7 (6) PB5 (5)	0	TTL	CAN module 0 transmit.
CAN1Rx	47	PF0 (1)	I	TTL	CAN module 1 receive.
CAN1Tx	61	PF1 (1)	0	TTL	CAN module 1 transmit.

Table 17-1. Controller Area Network Signals (100LQFP)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 17-2. Controller Area Network Signals (108BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
CANORX	G1 L5 L6 A6	PD0 (2) PA4 (5) PA6 (6) PB4 (5)	I	TTL	CAN module 0 receive.
CANOTx	G2 M5 M6 B7	PD1 (2) PA5 (5) PA7 (6) PB5 (5)	0	TTL	CAN module 0 transmit.
CAN1Rx	M9	PF0 (1)	I	TTL	CAN module 1 receive.
CAN1Tx	H12	PF1 (1)	0	TTL	CAN module 1 transmit.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

# 17.3 Functional Description

The Stellaris CAN controller conforms to the CAN protocol version 2.0 (parts A and B). Message transfers that include data, remote, error, and overload frames with an 11-bit identifier (standard) or a 29-bit identifier (extended) are supported. Transfer rates can be programmed up to 1 Mbps.

The CAN module consists of three major parts:

- CAN protocol controller and message handler
- Message memory
- CAN register interface

A data frame contains data for transmission, whereas a remote frame contains no data and is used to request the transmission of a specific message object. The CAN data/remote frame is constructed as shown in Figure 17-2.



#### Figure 17-2. CAN Data/Remote Frame

The protocol controller transfers and receives the serial data from the CAN bus and passes the data on to the message handler. The message handler then loads this information into the appropriate message object based on the current filtering and identifiers in the message object memory. The message handler is also responsible for generating interrupts based on events on the CAN bus.

The message object memory is a set of 32 identical memory blocks that hold the current configuration, status, and actual data for each message object. These memory blocks are accessed via either of the CAN message object register interfaces.

The message memory is not directly accessible in the Stellaris memory map, so the Stellaris CAN controller provides an interface to communicate with the message memory via two CAN interface register sets for communicating with the message objects. The message object memory cannot be directly accessed, so these two interfaces must be used to read or write to each message object. The two message object interfaces allow parallel access to the CAN controller message objects when multiple objects may have new information that must be processed. In general, one interface is used for transmit data and one for receive data.

#### 17.3.1 Initialization

To use the CAN controller, the peripheral clock must be enabled using the **RCGC0** register (see page 272). In addition, the clock to the appropriate GPIO module must be enabled via the **RCGC2** register (see page 292). To find out which GPIO port to enable, refer to Table 24-4 on page 1253. Set the GPIO AFSEL bits for the appropriate pins (see page 427). Configure the PMCn fields in the **GPIOPCTL** register to assign the CAN signals to the appropriate pins. See page 445 and Table 24-5 on page 1262.

Software initialization is started by setting the INIT bit in the **CAN Control (CANCTL)** register (with software or by a hardware reset) or by going bus-off, which occurs when the transmitter's error counter exceeds a count of 255. While INIT is set, all message transfers to and from the CAN bus are stopped and the CANnTX signal is held High. Entering the initialization state does not change the configuration of the CAN controller, the message objects, or the error counters. However, some configuration registers are only accessible while in the initialization state.

To initialize the CAN controller, set the CAN Bit Timing (CANBIT) register and configure each message object. If a message object is not needed, label it as not valid by clearing the MSGVAL bit in the CAN IFn Arbitration 2 (CANIFnARB2) register. Otherwise, the whole message object must be initialized, as the fields of the message object may not have valid information, causing unexpected results. Both the INIT and CCE bits in the CANCTL register must be set in order to access the CANBIT register and the CAN Baud Rate Prescaler Extension (CANBRPE) register to configure the bit timing. To leave the initialization state, the INIT bit must be cleared. Afterwards, the internal Bit Stream Processor (BSP) synchronizes itself to the data transfer on the CAN bus by waiting for the occurrence of a sequence of 11 consecutive recessive bits (indicating a bus idle condition) before it takes part in bus activities and starts message transfers. Message object initialization does not require the CAN to be in the initialization state and can be done on the fly. However, message objects should all be configured to particular identifiers or set to not valid before message transfer starts. To change the configuration of a message object during normal operation, clear the MSGVAL bit in the **CANIFnARB2** register to indicate that the message object is not valid during the change. When the configuration is completed, set the MSGVAL bit again to indicate that the message object is once again valid.

#### 17.3.2 Operation

Two sets of CAN Interface Registers (CANIF1x and CANIF2x) are used to access the message objects in the Message RAM. The CAN controller coordinates transfers to and from the Message RAM to and from the registers. The two sets are independent and identical and can be used to queue transactions. Generally, one interface is used to transmit data and one is used to receive data.

Once the CAN module is initialized and the INIT bit in the **CANCTL** register is cleared, the CAN module synchronizes itself to the CAN bus and starts the message transfer. As each message is received, it goes through the message handler's filtering process, and if it passes through the filter, is stored in the message object specified by the MNUM bit in the **CAN IFn Command Request** (CANIFnCRQ) register. The whole message (including all arbitration bits, data-length code, and eight data bytes) is stored in the message object. If the Identifier Mask (the MSK bits in the CAN IFn Mask 1 and CAN IFn Mask 2 (CANIFnMSKn) registers) is used, the arbitration bits that are masked to "don't care" may be overwritten in the message object.

The CPU may read or write each message at any time via the CAN Interface Registers. The message handler guarantees data consistency in case of concurrent accesses.

The transmission of message objects is under the control of the software that is managing the CAN hardware. Message objects can be used for one-time data transfers or can be permanent message objects used to respond in a more periodic manner. Permanent message objects have all arbitration and control set up, and only the data bytes are updated. At the start of transmission, the appropriate TXRQST bit in the CAN Transmission Request n (CANTXRQn) register and the NEWDAT bit in the CAN New Data n (CANNWDAn) register are set. If several transmit messages are assigned to the same message object (when the number of message objects is not sufficient), the whole message object has to be configured before the transmission of this message is requested.

The transmission of any number of message objects may be requested at the same time; they are transmitted according to their internal priority, which is based on the message identifier (MNUM) for the message object, with 1 being the highest priority and 32 being the lowest priority. Messages may be updated or set to not valid any time, even when their requested transmission is still pending. The old data is discarded when a message is updated before its pending transmission has started. Depending on the configuration of the message object, the transmission of a message may be requested autonomously by the reception of a remote frame with a matching identifier.

Transmission can be automatically started by the reception of a matching remote frame. To enable this mode, set the RMTEN bit in the **CAN IFn Message Control (CANIFnMCTL)** register. A matching received remote frame causes the TXRQST bit to be set, and the message object automatically transfers its data or generates an interrupt indicating a remote frame was requested. A remote frame can be strictly a single message identifier, or it can be a range of values specified in the message object. The CAN mask registers, **CANIFnMSKn**, configure which groups of frames are identified as remote frame requests. The UMASK bit in the **CANIFnMCTL** register enables the MSK bits in the **CANIFnMSKn** register to filter which frames are identified as a remote frame request. The MXTD bit in the **CANIFnMSK2** register should be set if a remote frame request is expected to be triggered by 29-bit extended identifiers.

## 17.3.3 Transmitting Message Objects

If the internal transmit shift register of the CAN module is ready for loading, and if a data transfer is not occurring between the CAN Interface Registers and message RAM, the valid message object with the highest priority that has a pending transmission request is loaded into the transmit shift register by the message handler and the transmission is started. The message object's NEWDAT bit in the **CANNWDAn** register is cleared. After a successful transmission, and if no new data was written to the message object since the start of the transmission, the TXRQST bit in the **CANTXRQn** register is cleared. If the CAN controller is configured to interrupt on a successful transmission of a message object, (the TXIE bit in the **CANIFnMCTL** register is set after a successful transmission. If the CAN module has lost the arbitration or if an error occurred during the transmission, the message is re-transmitted as soon as the CAN bus is free again. If, meanwhile, the transmission of a message with higher priority has been requested, the messages are transmitted in the order of their priority.

### 17.3.4 Configuring a Transmit Message Object

The following steps illustrate how to configure a transmit message object.

- 1. In the CAN IFn Command Mask (CANIFnCMASK) register:
  - Set the WRNRD bit to specify a write to the CANIFnCMASK register; specify whether to transfer the IDMASK, DIR, and MXTD of the message object into the CAN IFn registers using the MASK bit
  - Specify whether to transfer the ID, DIR, XTD, and MSGVAL of the message object into the interface registers using the ARB bit
  - Specify whether to transfer the control bits into the interface registers using the CONTROL bit
  - Specify whether to clear the INTPND bit in the CANIFnMCTL register using the CLRINTPND bit
  - Specify whether to clear the NEWDAT bit in the CANNWDAn register using the NEWDAT bit
  - Specify which bits to transfer using the DATAA and DATAB bits
- 2. In the CANIFnMSK1 register, use the MSK[15:0] bits to specify which of the bits in the 29-bit or 11-bit message identifier are used for acceptance filtering. Note that MSK[15:0] in this register are used for bits [15:0] of the 29-bit message identifier and are not used for an 11-bit identifier. A value of 0x00 enables all messages to pass through the acceptance filtering. Also

note that in order for these bits to be used for acceptance filtering, they must be enabled by setting the UMASK bit in the **CANIFnMCTL** register.

- 3. In the CANIFnMSK2 register, use the MSK[12:0] bits to specify which of the bits in the 29-bit or 11-bit message identifier are used for acceptance filtering. Note that MSK[12:0] are used for bits [28:16] of the 29-bit message identifier; whereas MSK[12:2] are used for bits [10:0] of the 11-bit message identifier. Use the MXTD and MDIR bits to specify whether to use XTD and DIR for acceptance filtering. A value of 0x00 enables all messages to pass through the acceptance filtering. Also note that in order for these bits to be used for acceptance filtering, they must be enabled by setting the UMASK bit in the CANIFnMCTL register.
- 4. For a 29-bit identifier, configure ID[15:0] in the CANIFnARB1 register for bits [15:0] of the message identifier and ID[12:0] in the CANIFnARB2 register for bits [28:16] of the message identifier. Set the XTD bit to indicate an extended identifier; set the DIR bit to indicate transmit; and set the MSGVAL bit to indicate that the message object is valid.
- 5. For an 11-bit identifier, disregard the CANIFnARB1 register and configure ID[12:2] in the CANIFnARB2 register for bits [10:0] of the message identifier. Clear the XTD bit to indicate a standard identifier; set the DIR bit to indicate transmit; and set the MSGVAL bit to indicate that the message object is valid.
- 6. In the CANIFnMCTL register:
  - Optionally set the UMASK bit to enable the mask (MSK, MXTD, and MDIR specified in the CANIFnMSK1 and CANIFnMSK2 registers) for acceptance filtering
  - Optionally set the TXIE bit to enable the INTPND bit to be set after a successful transmission
  - Optionally set the RMTEN bit to enable the TXRQST bit to be set on the reception of a matching remote frame allowing automatic transmission
  - Set the EOB bit for a single message object
  - Configure the DLC[3:0] field to specify the size of the data frame. Take care during this configuration not to set the NEWDAT, MSGLST, INTPND or TXRQST bits.
- Load the data to be transmitted into the CAN IFn Data (CANIFnDA1, CANIFnDA2, CANIFnDB1, CANIFnDB2) registers. Byte 0 of the CAN data frame is stored in DATA[7:0] in the CANIFnDA1 register.
- 8. Program the number of the message object to be transmitted in the MNUM field in the CAN IFn Command Request (CANIFnCRQ) register.
- 9. When everything is properly configured, set the TXRQST bit in the CANIFnMCTL register. Once this bit is set, the message object is available to be transmitted, depending on priority and bus availability. Note that setting the RMTEN bit in the CANIFnMCTL register can also start message transmission if a matching remote frame has been received.

### 17.3.5 Updating a Transmit Message Object

The CPU may update the data bytes of a Transmit Message Object any time via the CAN Interface Registers and neither the MSGVAL bit in the CANIFnARB2 register nor the TXRQST bits in the CANIFnMCTL register have to be cleared before the update.

Even if only some of the data bytes are to be updated, all four bytes of the corresponding **CANIFnDAn/CANIFnDBn** register have to be valid before the content of that register is transferred to the message object. Either the CPU must write all four bytes into the **CANIFnDAn/CANIFnDBn** register or the message object is transferred to the **CANIFnDAn/CANIFnDBn** register before the CPU writes the new data bytes.

In order to only update the data in a message object, the WRNRD, DATAA and DATAB bits in the CANIFnMSKn register are set, followed by writing the updated data into CANIFnDA1, CANIFnDA2, CANIFnDB1, and CANIFnDB2 registers, and then the number of the message object is written to the MNUM field in the CAN IFn Command Request (CANIFnCRQ) register. To begin transmission of the new data as soon as possible, set the TXRQST bit in the CANIFnMSKn register.

To prevent the clearing of the TXRQST bit in the **CANIFnMCTL** register at the end of a transmission that may already be in progress while the data is updated, the NEWDAT and TXRQST bits have to be set at the same time in the **CANIFnMCTL** register. When these bits are set at the same time, NEWDAT is cleared as soon as the new transmission has started.

### 17.3.6 Accepting Received Message Objects

When the arbitration and control field (the ID and XTD bits in the **CANIFnARB2** and the RMTEN and DLC[3:0] bits of the **CANIFnMCTL** register) of an incoming message is completely shifted into the CAN controller, the message handling capability of the controller starts scanning the message RAM for a matching valid message object. To scan the message RAM for a matching message object, the controller uses the acceptance filtering programmed through the mask bits in the **CANIFnMSKn** register and enabled using the UMASK bit in the **CANIFnMCTL** register. Each valid message object, starting with object 1, is compared with the incoming message to locate a matching message object in the message RAM. If a match occurs, the scanning is stopped and the message handler proceeds depending on whether it is a data frame or remote frame that was received.

### 17.3.7 Receiving a Data Frame

The message handler stores the message from the CAN controller receive shift register into the matching message object in the message RAM. The data bytes, all arbitration bits, and the DLC bits are all stored into the corresponding message object. In this manner, the data bytes are connected with the identifier even if arbitration masks are used. The NEWDAT bit of the **CANIFnMCTL** register is set to indicate that new data has been received. The CPU should clear this bit when it reads the message object to indicate to the controller that the message has been received, and the buffer is free to receive more messages. If the CAN controller receives a message and the NEWDAT bit is already set, the MSGLST bit in the **CANIFnMCTL** register is set to indicate that the previous data was lost. If the system requires an interrupt on successful reception of a frame, the RXIE bit of the **CANIFnMCTL** register is set, causing the **CANINT** register to point to the message object that just received a message. The TXRQST bit of this message object should be cleared to prevent the transmission of a remote frame.

### 17.3.8 Receiving a Remote Frame

A remote frame contains no data, but instead specifies which object should be transmitted. When a remote frame is received, three different configurations of the matching message object have to be considered:

Configuration in CANIFnMCTL	Description
<ul> <li>DIR = 1 (direction = transmit); programmed in the CANIFnARB2 register</li> <li>RMTEN = 1 (set the TXRQST bit of the CANIFnMCTL register at reception of the frame to enable transmission)</li> <li>UMASK = 1 or 0</li> </ul>	At the reception of a matching remote frame, the TXRQST bit of this message object is set. The rest of the message object remains unchanged, and the controller automatically transfers the data in the message object as soon as possible.
<ul> <li>DIR = 1 (direction = transmit); programmed in the CANIFnARB2 register</li> <li>RMTEN = 0 (do not change the TXRQST bit of the CANIFnMCTL register at reception of the frame)</li> <li>UMASK = 0 (ignore mask in the CANIFnMSKn register)</li> </ul>	At the reception of a matching remote frame, the TXRQST bit of this message object remains unchanged, and the remote frame is ignored. This remote frame is disabled, the data is not transferred and nothing indicates that the remote frame ever happened.
<ul> <li>DIR = 1 (direction = transmit); programmed in the CANIFnARB2 register</li> <li>RMTEN = 0 (do not change the TXRQST bit of the CANIFnMCTL register at reception of the frame)</li> <li>UMASK = 1 (use mask (MSK, MXTD, and MDIR in the CANIFnMSKn register) for acceptance filtering)</li> </ul>	At the reception of a matching remote frame, the TXRQST bit of this message object is cleared. The arbitration and control field (ID + XTD + RMTEN + DLC) from the shift register is stored into the message object in the message RAM, and the NEWDAT bit of this message object is set. The data field of the message object remains unchanged; the remote frame is treated similar to a received data frame. This mode is useful for a remote data request from another CAN device for which the Stellaris controller does not have readily available data. The software must fill the data and answer the frame manually.

#### Table 17-3. Message Object Configurations

## 17.3.9 Receive/Transmit Priority

The receive/transmit priority for the message objects is controlled by the message number. Message object 1 has the highest priority, while message object 32 has the lowest priority. If more than one transmission request is pending, the message objects are transmitted in order based on the message object with the lowest message number. This prioritization is separate from that of the message identifier which is enforced by the CAN bus. As a result, if message object 1 and message object 2 both have valid messages to be transmitted, message object 1 is always transmitted first regardless of the message identifier in the message object itself.

### 17.3.10 Configuring a Receive Message Object

The following steps illustrate how to configure a receive message object.

- 1. Program the CAN IFn Command Mask (CANIFnCMASK) register as described in the "Configuring a Transmit Message Object" on page 870 section, except that the WRNRD bit is set to specify a write to the message RAM.
- 2. Program the CANIFnMSK1 and CANIFnMSK2 registers as described in the "Configuring a Transmit Message Object" on page 870 section to configure which bits are used for acceptance filtering. Note that in order for these bits to be used for acceptance filtering, they must be enabled by setting the UMASK bit in the CANIFnMCTL register.
- 3. In the CANIFnMSK2 register, use the MSK[12:0] bits to specify which of the bits in the 29-bit or 11-bit message identifier are used for acceptance filtering. Note that MSK[12:0] are used for bits [28:16] of the 29-bit message identifier; whereas MSK[12:2] are used for bits [10:0] of the 11-bit message identifier. Use the MXTD and MDIR bits to specify whether to use XTD and

DIR for acceptance filtering. A value of 0x00 enables all messages to pass through the acceptance filtering. Also note that in order for these bits to be used for acceptance filtering, they must be enabled by setting the UMASK bit in the **CANIFnMCTL** register.

- 4. Program the **CANIFnARB1** and **CANIFnARB2** registers as described in the "Configuring a Transmit Message Object" on page 870 section to program XTD and ID bits for the message identifier to be received; set the MSGVAL bit to indicate a valid message; and clear the DIR bit to specify receive.
- 5. In the CANIFnMCTL register:
  - Optionally set the UMASK bit to enable the mask (MSK, MXTD, and MDIR specified in the CANIFnMSK1 and CANIFnMSK2 registers) for acceptance filtering
  - Optionally set the RXIE bit to enable the INTPND bit to be set after a successful reception
  - Clear the RMTEN bit to leave the TXRQST bit unchanged
  - Set the EOB bit for a single message object
  - Configure the DLC[3:0] field to specify the size of the data frame

Take care during this configuration not to set the NEWDAT, MSGLST, INTPND or TXRQST bits.

6. Program the number of the message object to be received in the MNUM field in the CAN IFn Command Request (CANIFnCRQ) register. Reception of the message object begins as soon as a matching frame is available on the CAN bus.

When the message handler stores a data frame in the message object, it stores the received Data Length Code and eight data bytes in the **CANIFnDA1**, **CANIFnDA2**, **CANIFnDB1**, and **CANIFnDB2** register. Byte 0 of the CAN data frame is stored in DATA[7:0] in the **CANIFnDA1** register. If the Data Length Code is less than 8, the remaining bytes of the message object are overwritten by unspecified values.

The CAN mask registers can be used to allow groups of data frames to be received by a message object. The CAN mask registers, **CANIFnMSKn**, configure which groups of frames are received by a message object. The UMASK bit in the **CANIFnMCTL** register enables the MSK bits in the **CANIFnMSKn** register to filter which frames are received. The MXTD bit in the **CANIFnMSK2** register should be set if only 29-bit extended identifiers are expected by this message object.

#### 17.3.11 Handling of Received Message Objects

The CPU may read a received message any time via the CAN Interface registers because the data consistency is guaranteed by the message handler state machine.

Typically, the CPU first writes 0x007F to the **CANIFnCMSK** register and then writes the number of the message object to the **CANIFnCRQ** register. That combination transfers the whole received message from the message RAM into the Message Buffer registers (**CANIFnMSKn**, **CANIFnARBn**, and **CANIFnMCTL**). Additionally, the NEWDAT and INTPND bits are cleared in the message RAM, acknowledging that the message has been read and clearing the pending interrupt generated by this message object.

If the message object uses masks for acceptance filtering, the **CANIFnARBn** registers show the full, unmasked ID for the received message.

The NEWDAT bit in the **CANIFnMCTL** register shows whether a new message has been received since the last time this message object was read. The MSGLST bit in the **CANIFnMCTL** register shows whether more than one message has been received since the last time this message object was read. MSGLST is not automatically cleared, and should be cleared by software after reading its status.

Using a remote frame, the CPU may request new data from another CAN node on the CAN bus. Setting the TXRQST bit of a receive object causes the transmission of a remote frame with the receive object's identifier. This remote frame triggers the other CAN node to start the transmission of the matching data frame. If the matching data frame is received before the remote frame could be transmitted, the TXRQST bit is automatically reset. This prevents the possible loss of data when the other device on the CAN bus has already transmitted the data slightly earlier than expected.

#### 17.3.11.1 Configuration of a FIFO Buffer

With the exception of the EOB bit in the **CANIFnMCTL** register, the configuration of receive message objects belonging to a FIFO buffer is the same as the configuration of a single receive message object (see "Configuring a Receive Message Object" on page 873). To concatenate two or more message objects into a FIFO buffer, the identifiers and masks (if used) of these message objects have to be programmed to matching values. Due to the implicit priority of the message objects, the message object with the lowest message object number is the first message object in a FIFO buffer. The EOB bit of all message objects of a FIFO buffer except the last one must be cleared. The EOB bit of the last message object of a FIFO buffer is set, indicating it is the last entry in the buffer.

#### 17.3.11.2 Reception of Messages with FIFO Buffers

Received messages with identifiers matching to a FIFO buffer are stored starting with the message object with the lowest message number. When a message is stored into a message object of a FIFO buffer, the NEWDAT of the **CANIFNMCTL** register bit of this message object is set. By setting NEWDAT while EOB is clear, the message object is locked and cannot be written to by the message handler until the CPU has cleared the NEWDAT bit. Messages are stored into a FIFO buffer until the last message object of this FIFO buffer is reached. Until all of the preceding message objects have been released by clearing the NEWDAT bit, all further messages for this FIFO buffer are written into the last message object of the FIFO buffer and therefore overwrite previous messages.

#### 17.3.11.3 Reading from a FIFO Buffer

When the CPU transfers the contents of a message object from a FIFO buffer by writing its number to the **CANIFnCRQ** register, the TXRQST and CLRINTPND bits in the **CANIFnCMSK** register should be set such that the NEWDAT and INTPEND bits in the **CANIFnMCTL** register are cleared after the read. The values of these bits in the **CANIFnMCTL** register always reflect the status of the message object before the bits are cleared. To assure the correct function of a FIFO buffer, the CPU should read out the message objects starting with the message object with the lowest message number. When reading from the FIFO buffer, the user should be aware that a new received message is placed in the message object with the lowest message number for which the NEWDAT bit of the **CANIFnMCTL** register is clear. As a result, the order of the received messages in the FIFO is not guaranteed. Figure 17-3 on page 876 shows how a set of message objects which are concatenated to a FIFO Buffer can be handled by the CPU.





# 17.3.12 Handling of Interrupts

If several interrupts are pending, the **CAN Interrupt (CANINT)** register points to the pending interrupt with the highest priority, disregarding their chronological order. The status interrupt has the highest

priority. Among the message interrupts, the message object's interrupt with the lowest message number has the highest priority. A message interrupt is cleared by clearing the message object's INTPND bit in the **CANIFnMCTL** register or by reading the **CAN Status (CANSTS)** register. The status Interrupt is cleared by reading the **CANSTS** register.

The interrupt identifier INTID in the **CANINT** register indicates the cause of the interrupt. When no interrupt is pending, the register reads as 0x0000. If the value of the INTID field is different from 0, then an interrupt is pending. If the IE bit is set in the **CANCTL** register, the interrupt line to the interrupt controller is active. The interrupt line remains active until the INTID field is 0, meaning that all interrupt sources have been cleared (the cause of the interrupt is reset), or until IE is cleared, which disables interrupts from the CAN controller.

The INTID field of the **CANINT** register points to the pending message interrupt with the highest interrupt priority. The SIE bit in the **CANCTL** register controls whether a change of the RXOK, TXOK, and LEC bits in the **CANSTS** register can cause an interrupt. The EIE bit in the **CANCTL** register controls whether a change of the BOFF and EWARN bits in the **CANSTS** register can cause an interrupt. The IE bit in the **CANCTL** register controls whether any interrupt from the CAN controller actually generates an interrupt to the interrupt controller. The **CANINT** register is updated even when the IE bit in the **CANCTL** register is clear, but the interrupt is not indicated to the CPU.

A value of 0x8000 in the **CANINT** register indicates that an interrupt is pending because the CAN module has updated, but not necessarily changed, the **CANSTS** register, indicating that either an error or status interrupt has been generated. A write access to the **CANSTS** register can clear the RXOK, TXOK, and LEC bits in that same register; however, the only way to clear the source of a status interrupt is to read the **CANSTS** register.

The source of an interrupt can be determined in two ways during interrupt handling. The first is to read the INTID bit in the **CANINT** register to determine the highest priority interrupt that is pending, and the second is to read the **CAN Message Interrupt Pending (CANMSGnINT)** register to see all of the message objects that have pending interrupts.

An interrupt service routine reading the message that is the source of the interrupt may read the message and clear the message object's INTPND bit at the same time by setting the CLRINTPND bit in the **CANIFnCMSK** register. Once the INTPND bit has been cleared, the **CANINT** register contains the message number for the next message object with a pending interrupt.

### 17.3.13 Test Mode

A Test Mode is provided which allows various diagnostics to be performed. Test Mode is entered by setting the TEST bit in the CANCTL register. Once in Test Mode, the TX[1:0], LBACK, SILENT and BASIC bits in the CAN Test (CANTST) register can be used to put the CAN controller into the various diagnostic modes. The RX bit in the CANTST register allows monitoring of the CANnRX signal. All CANTST register functions are disabled when the TEST bit is cleared.

#### 17.3.13.1 Silent Mode

Silent Mode can be used to analyze the traffic on a CAN bus without affecting it by the transmission of dominant bits (Acknowledge Bits, Error Frames). The CAN Controller is put in Silent Mode setting the SILENT bit in the **CANTST** register. In Silent Mode, the CAN controller is able to receive valid data frames and valid remote frames, but it sends only recessive bits on the CAN bus and cannot start a transmission. If the CAN Controller is required to send a dominant bit (ACK bit, overload flag, or active error flag), the bit is rerouted internally so that the CAN Controller monitors this dominant bit, although the CAN bus remains in recessive state.

#### 17.3.13.2 Loopback Mode

Loopback mode is useful for self-test functions. In Loopback Mode, the CAN Controller internally routes the CANnTX signal on to the CANnRX signal and treats its own transmitted messages as received messages and stores them (if they pass acceptance filtering) into the message buffer. The CAN Controller is put in Loopback Mode by setting the LBACK bit in the **CANTST** register. To be independent from external stimulation, the CAN Controller ignores acknowledge errors (a recessive bit sampled in the acknowledge slot of a data/remote frame) in Loopback Mode. The actual value of the CANnRX signal is disregarded by the CAN Controller. The transmitted messages can be monitored on the CANnTX signal.

#### 17.3.13.3 Loopback Combined with Silent Mode

Loopback Mode and Silent Mode can be combined to allow the CAN Controller to be tested without affecting a running CAN system connected to the CANnTX and CANnRX signals. In this mode, the CANnRX signal is disconnected from the CAN Controller and the CANnTX signal is held recessive. This mode is enabled by setting both the LBACK and SILENT bits in the **CANTST** register.

#### 17.3.13.4 Basic Mode

Basic Mode allows the CAN Controller to be operated without the Message RAM. In Basic Mode, The CANIF1 registers are used as the transmit buffer. The transmission of the contents of the IF1 registers is requested by setting the BUSY bit of the **CANIF1CRQ** register. The CANIF1 registers are locked while the BUSY bit is set. The BUSY bit indicates that a transmission is pending. As soon the CAN bus is idle, the CANIF1 registers are loaded into the shift register of the CAN Controller and transmission is started. When the transmission has completed, the BUSY bit is cleared and the locked CANIF1 registers are released. A pending transmission can be aborted at any time by clearing the BUSY bit in the **CANIF1CRQ** register while the CANIF1 registers are locked. If the CPU has cleared the BUSY bit, a possible retransmission in case of lost arbitration or an error is disabled.

The CANIF2 Registers are used as a receive buffer. After the reception of a message, the contents of the shift register are stored in the CANIF2 registers, without any acceptance filtering. Additionally, the actual contents of the shift register can be monitored during the message transfer. Each time a read message object is initiated by setting the BUSY bit of the **CANIF2CRQ** register, the contents of the shift register are stored into the CANIF2 registers.

In Basic Mode, all message-object-related control and status bits and of the control bits of the **CANIFnCMSK** registers are not evaluated. The message number of the **CANIFnCRQ** registers is also not evaluated. In the **CANIF2MCTL** register, the NEWDAT and MSGLST bits retain their function, the DLC[3:0] field shows the received DLC, the other control bits are cleared.

Basic Mode is enabled by setting the BASIC bit in the CANTST register.

#### 17.3.13.5 Transmit Control

Software can directly override control of the CANnTX signal in four different ways.

- CANnTX is controlled by the CAN Controller
- The sample point is driven on the CANnTX signal to monitor the bit timing
- CANnTX drives a low value
- CANnTX drives a high value

The last two functions, combined with the readable CAN receive pin CANnRX, can be used to check the physical layer of the CAN bus.

The Transmit Control function is enabled by programming the TX[1:0] field in the **CANTST** register. The three test functions for the CANTX signal interfere with all CAN protocol functions. TX[1:0] must be cleared when CAN message transfer or Loopback Mode, Silent Mode, or Basic Mode are selected.

#### 17.3.14 Bit Timing Configuration Error Considerations

Even if minor errors in the configuration of the CAN bit timing do not result in immediate failure, the performance of a CAN network can be reduced significantly. In many cases, the CAN bit synchronization amends a faulty configuration of the CAN bit timing to such a degree that only occasionally an error frame is generated. In the case of arbitration, however, when two or more CAN nodes simultaneously try to transmit a frame, a misplaced sample point may cause one of the transmitters to become error passive. The analysis of such sporadic errors requires a detailed knowledge of the CAN bit synchronization inside a CAN node and of the CAN nodes' interaction on the CAN bus.

#### 17.3.15 Bit Time and Bit Rate

The CAN system supports bit rates in the range of lower than 1 Kbps up to 1000 Kbps. Each member of the CAN network has its own clock generator. The timing parameter of the bit time can be configured individually for each CAN node, creating a common bit rate even though the CAN nodes' oscillator periods may be different.

Because of small variations in frequency caused by changes in temperature or voltage and by deteriorating components, these oscillators are not absolutely stable. As long as the variations remain inside a specific oscillator's tolerance range, the CAN nodes are able to compensate for the different bit rates by periodically resynchronizing to the bit stream.

According to the CAN specification, the bit time is divided into four segments (see Figure 17-4 on page 880): the Synchronization Segment, the Propagation Time Segment, the Phase Buffer Segment 1, and the Phase Buffer Segment 2. Each segment consists of a specific, programmable number of time quanta (see Table 17-4 on page 880). The length of the time quantum ( $t_q$ ), which is the basic time unit of the bit time, is defined by the CAN controller's input clock (fsys) and the Baud Rate Prescaler (BRP):

 $t_q = BRP / fsys$ 

The fsys input clock is the system clock frequency as configured by the **RCC** or **RCC2** registers (see page 229 or page 237).

The Synchronization Segment Sync is that part of the bit time where edges of the CAN bus level are expected to occur; the distance between an edge that occurs outside of Sync and the Sync is called the phase error of that edge.

The Propagation Time Segment Prop is intended to compensate for the physical delay times within the CAN network.

The Phase Buffer Segments Phase1 and Phase2 surround the Sample Point.

The (Re-)Synchronization Jump Width (SJW) defines how far a resynchronization may move the Sample Point inside the limits defined by the Phase Buffer Segments to compensate for edge phase errors.

A given bit rate may be met by different bit-time configurations, but for the proper function of the CAN network, the physical delay times and the oscillator's tolerance range have to be considered.

#### Figure 17-4. CAN Bit Time



#### Table 17-4. CAN Protocol Ranges<sup>a</sup>

Parameter	Range	Remark
BRP	[1 64]	Defines the length of the time quantum ${\rm t}_{\rm q}.$ The ${\rm CANBRPE}$ register can be used to extend the range to 1024.
Sync	1 t <sub>q</sub>	Fixed length, synchronization of bus input to system clock
Prop	[1 8] t <sub>q</sub>	Compensates for the physical delay times
Phase1	[1 8] t <sub>q</sub>	May be lengthened temporarily by synchronization
Phase2	[1 8] t <sub>q</sub>	May be shortened temporarily by synchronization
SJW	[1 4] t <sub>q</sub>	May not be longer than either Phase Buffer Segment

a. This table describes the minimum programmable ranges required by the CAN protocol.

The bit timing configuration is programmed in two register bytes in the **CANBIT** register. In the **CANBIT** register, the four components TSEG2, TSEG1, SJW, and BRP have to be programmed to a numerical value that is one less than its functional value; so instead of values in the range of [1..n], values in the range of [0..n-1] are programmed. That way, for example, SJW (functional range of [1..4]) is represented by only two bits in the SJW bit field. Table 17-5 shows the relationship between the **CANBIT** register values and the parameters.

#### Table 17-5. CANBIT Register Values

CANBIT Register Field	Setting
TSEG2	Phase2 - 1
TSEG1	Prop + Phase1 - 1
SJW	SJW - 1
BRP	BRP

Therefore, the length of the bit time is (programmed values):

 $[TSEG1 + TSEG2 + 3] \times t_q$ 

or (functional values):

[Sync + Prop + Phase1 + Phase2] × t<sub>q</sub>

The data in the **CANBIT** register is the configuration input of the CAN protocol controller. The baud rate prescaler (configured by the BRP field) defines the length of the time quantum, the basic time

unit of the bit time; the bit timing logic (configured by TSEG1, TSEG2, and SJW) defines the number of time quanta in the bit time.

The processing of the bit time, the calculation of the position of the sample point, and occasional synchronizations are controlled by the CAN controller and are evaluated once per time quantum.

The CAN controller translates messages to and from frames. In addition, the controller generates and discards the enclosing fixed format bits, inserts and extracts stuff bits, calculates and checks the CRC code, performs the error management, and decides which type of synchronization is to be used. The bit value is received or transmitted at the sample point. The information processing time (IPT) is the time after the sample point needed to calculate the next bit to be transmitted on the CAN bus. The IPT includes any of the following: retrieving the next data bit, handling a CRC bit, determining if bit stuffing is required, generating an error flag or simply going idle.

The IPT is application-specific but may not be longer than 2  $t_q$ ; the CAN's IPT is 0  $t_q$ . Its length is the lower limit of the programmed length of Phase2. In case of synchronization, Phase2 may be shortened to a value less than IPT, which does not affect bus timing.

### 17.3.16 Calculating the Bit Timing Parameters

Usually, the calculation of the bit timing configuration starts with a required bit rate or bit time. The resulting bit time (1/bit rate) must be an integer multiple of the system clock period.

The bit time may consist of 4 to 25 time quanta. Several combinations may lead to the required bit time, allowing iterations of the following steps.

The first part of the bit time to be defined is Prop. Its length depends on the delay times measured in the system. A maximum bus length as well as a maximum node delay has to be defined for expandable CAN bus systems. The resulting time for Prop is converted into time quanta (rounded up to the nearest integer multiple of  $t_{q}$ ).

Sync is 1  $t_q$  long (fixed), which leaves (bit time - Prop - 1)  $t_q$  for the two Phase Buffer Segments. If the number of remaining  $t_q$  is even, the Phase Buffer Segments have the same length, that is, Phase2 = Phase1, else Phase2 = Phase1 + 1.

The minimum nominal length of Phase2 has to be regarded as well. Phase2 may not be shorter than the CAN controller's Information Processing Time, which is, depending on the actual implementation, in the range of [0..2]  $t_q$ .

The length of the synchronization jump width is set to the least of 4, Phase1 or Phase2.

The oscillator tolerance range necessary for the resulting configuration is calculated by the formula given below:

$$(1 - df) \times fnom \leq fosc \leq (1 + df) \times fnom$$

where:

- df = Maximum tolerance of oscillator frequency
- fosc = Actual oscillator frequency
- fnom = Nominal oscillator frequency

Maximum frequency tolerance must take into account the following formulas:

$$df \leq \frac{(Phase \_seg1, Phase \_seg2) \min}{2 \times (13 \times tbit - Phase \_Seg2)}$$

 $df \max = 2 \times df \times fnom$ 

where:

- Phase1 and Phase2 are from Table 17-4 on page 880
- tbit = Bit Time
- dfmax = Maximum difference between two oscillators

If more than one configuration is possible, that configuration allowing the highest oscillator tolerance range should be chosen.

CAN nodes with different system clocks require different configurations to come to the same bit rate. The calculation of the propagation time in the CAN network, based on the nodes with the longest delay times, is done once for the whole network.

The CAN system's oscillator tolerance range is limited by the node with the lowest tolerance range.

The calculation may show that bus length or bit rate have to be decreased or that the oscillator frequencies' stability has to be increased in order to find a protocol-compliant configuration of the CAN bit timing.

#### 17.3.16.1 Example for Bit Timing at High Baud Rate

In this example, the frequency of CAN clock is 25 MHz, and the bit rate is 1 Mbps.

```
bit time = 1 \mus = n * t<sub>q</sub> = 5 * t<sub>q</sub>
t_{a} = 200 \text{ ns}
t_q = (Baud rate Prescaler)/CAN Clock
Baud rate Prescaler = t_q * CAN Clock
Baud rate Prescaler = 200E-9 \times 25E6 = 5
tSync = 1 * t_{q} = 200 ns
                                           \\fixed at 1 time quanta
delay of bus driver 50 ns
delay of receiver circuit 30 ns
delay of bus line (40m) 220 ns
tProp 400 ns = 2 * t_{\alpha}
                                           \setminus400 is next integer multiple of t<sub>a</sub>
bit time = tSync + tTSeg1 + tTSeg2 = 5 * t_a
bit time = tSync + tProp + tPhase 1 + tPhase2
tPhase 1 + tPhase2 = bit time - tSync - tProp
tPhase 1 + tPhase 2 = (5 * t_g) - (1 * t_g) - (2 * t_g)
tPhase 1 + tPhase2 = 2 * t_{g}
tPhase1 = 1 * t_{a}
tPhase2 = 1 * t_{a}
                                           \t Phase2 = tPhase1
```

 $tSJW = 1 * t_q$ 

 $\Least of 4, Phasel and Phase2$ 

In the above example, the bit field values for the CANBIT register are:

TSEG2	= TSeg2 -1
	= 1-1
	= 0
TSEG1	= TSeg1 -1
	= 3-1
	= 2
SJW	= SJW -1
	= 1-1
	= 0
BRP	= Baud rate prescaler - 1
	= 5-1
	=4

The final value programmed into the **CANBIT** register = 0x0204.

#### 17.3.16.2 Example for Bit Timing at Low Baud Rate

In this example, the frequency of the CAN clock is 50 MHz, and the bit rate is 100 Kbps.

```
bit time = 10 \mus = n * t<sub>q</sub> = 10 * t<sub>q</sub>
t_q = 1 \ \mu s
t_q = (Baud rate Prescaler)/CAN Clock
Baud rate Prescaler = t_q * CAN Clock
Baud rate Prescaler = 1E-6 \times 50E6 = 50
tSync = 1 * t_q = 1 \ \mu s
                                         \\fixed at 1 time quanta
delay of bus driver 200 ns
delay of receiver circuit 80 ns
delay of bus line (40m) 220 ns
tProp 1 \mus = 1 * t<sub>q</sub>
                                         \1 µs is next integer multiple of t_q
bit time = tSync + tTSeg1 + tTSeg2 = 10 * t_{g}
bit time = tSync + tProp + tPhase 1 + tPhase2
tPhase 1 + tPhase2 = bit time - tSync - tProp
tPhase 1 + tPhase2 = (10 * t_q) - (1 * t_q) - (1 * t_q)
tPhase 1 + tPhase2 = 8 * t_q
tPhase1 = 4 * t_{q}
tPhase2 = 4 * t_{a}
                                        \t tPhase1 = tPhase2
```

 $tSJW = 4 * t_q$ 

 $\Least of 4, Phase1, and Phase2$ 

TSEG2	= TSeg2 -1
	= 4-1
	= 3
TSEG1	= TSeg1 -1
	= 5-1
	= 4
SJW	= SJW -1
	= 4-1
	= 3
BRP	= Baud rate prescaler - 1
	= 50-1
	=49

The final value programmed into the **CANBIT** register = 0x34F1.

# 17.4 Register Map

Table 17-6 on page 884 lists the registers. All addresses given are relative to the CAN base address of:

- CAN0: 0x4004.0000
- CAN1: 0x4004.1000

Note that the CAN controller clock must be enabled before the registers can be programmed (see page 272). There must be a delay of 3 system clocks after the CAN module clock is enabled before any CAN module registers are accessed.

#### Table 17-6. CAN Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	CANCTL	R/W	0x0000.0001	CAN Control	887
0x004	CANSTS	R/W	0x0000.0000	CAN Status	889
0x008	CANERR	RO	0x0000.0000	CAN Error Counter	892
0x00C	CANBIT	R/W	0x0000.2301	CAN Bit Timing	893
0x010	CANINT	RO	0x0000.0000	CAN Interrupt	894
0x014	CANTST	R/W	0x0000.0000	CAN Test	895
0x018	CANBRPE	R/W	0x0000.0000	CAN Baud Rate Prescaler Extension	897
0x020	CANIF1CRQ	R/W	0x0000.0001	CAN IF1 Command Request	898

Offset	Name	Туре	Reset	Description	See page
0x024	CANIF1CMSK	R/W	0x0000.0000	CAN IF1 Command Mask	899
0x028	CANIF1MSK1	R/W	0x0000.FFFF	CAN IF1 Mask 1	902
0x02C	CANIF1MSK2	R/W	0x0000.FFFF	CAN IF1 Mask 2	903
0x030	CANIF1ARB1	R/W	0x0000.0000	CAN IF1 Arbitration 1	905
0x034	CANIF1ARB2	R/W	0x0000.0000	CAN IF1 Arbitration 2	906
0x038	CANIF1MCTL	R/W	0x0000.0000	CAN IF1 Message Control	908
0x03C	CANIF1DA1	R/W	0x0000.0000	CAN IF1 Data A1	911
0x040	CANIF1DA2	R/W	0x0000.0000	CAN IF1 Data A2	911
0x044	CANIF1DB1	R/W	0x0000.0000	CAN IF1 Data B1	911
0x048	CANIF1DB2	R/W	0x0000.0000	CAN IF1 Data B2	911
0x080	CANIF2CRQ	R/W	0x0000.0001	CAN IF2 Command Request	898
0x084	CANIF2CMSK	R/W	0x0000.0000	CAN IF2 Command Mask	899
0x088	CANIF2MSK1	R/W	0x0000.FFFF	CAN IF2 Mask 1	902
0x08C	CANIF2MSK2	R/W	0x0000.FFFF	CAN IF2 Mask 2	903
0x090	CANIF2ARB1	R/W	0x0000.0000	CAN IF2 Arbitration 1	905
0x094	CANIF2ARB2	R/W	0x0000.0000	CAN IF2 Arbitration 2	906
0x098	CANIF2MCTL	R/W	0x0000.0000	CAN IF2 Message Control	908
0x09C	CANIF2DA1	R/W	0x0000.0000	CAN IF2 Data A1	911
0x0A0	CANIF2DA2	R/W	0x0000.0000	CAN IF2 Data A2	911
0x0A4	CANIF2DB1	R/W	0x0000.0000	CAN IF2 Data B1	911
0x0A8	CANIF2DB2	R/W	0x0000.0000	CAN IF2 Data B2	911
0x100	CANTXRQ1	RO	0x0000.0000	CAN Transmission Request 1	912
0x104	CANTXRQ2	RO	0x0000.0000	CAN Transmission Request 2	912
0x120	CANNWDA1	RO	0x0000.0000	CAN New Data 1	913
0x124	CANNWDA2	RO	0x0000.0000	CAN New Data 2	913
0x140	CANMSG1INT	RO	0x0000.0000	CAN Message 1 Interrupt Pending	914
0x144	CANMSG2INT	RO	0x0000.0000	CAN Message 2 Interrupt Pending	914
0x160	CANMSG1VAL	RO	0x0000.0000	CAN Message 1 Valid	915
0x164	CANMSG2VAL	RO	0x0000.0000	CAN Message 2 Valid	915

Table 17-6. CAN Register Map (continued)

# 17.5 CAN Register Descriptions

The remainder of this section lists and describes the CAN registers, in numerical order by address offset. There are two sets of Interface Registers that are used to access the Message Objects in

the Message RAM: **CANIF1x** and **CANIF2x**. The function of the two sets are identical and are used to queue transactions.

## Register 1: CAN Control (CANCTL), offset 0x000

This control register initializes the module and enables test mode and interrupts.

The bus-off recovery sequence (see CAN Specification Rev. 2.0) cannot be shortened by setting or clearing INIT. If the device goes bus-off, it sets INIT, stopping all bus activities. Once INIT has been cleared by the CPU, the device then waits for 129 occurrences of Bus Idle (129 \* 11 consecutive High bits) before resuming normal operations. At the end of the bus-off recovery sequence, the Error Management Counters are reset.

During the waiting time after INIT is cleared, each time a sequence of 11 High bits has been monitored, a BITERROR0 code is written to the **CANSTS** register (the LEC field = 0x5), enabling the CPU to readily check whether the CAN bus is stuck Low or continuously disturbed, and to monitor the proceeding of the bus-off recovery sequence.

CAN CAN Offse	N Contro 0 base: 0x 1 base: 0x t 0x000 R/W, rese	4004.00 4004.10	00													
ī	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			-	l	_			rese	rved						-	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•		•	reser	rved				TEST	CCE	DAR	reserved	EIE	SIE	IE	INIT
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 1
E	Bit/Field		Nam	ie	Тур	e	Reset	Des	cription							
	31:8		reserv	ved	R	D	0x0000.00	0000.00 Software should not rely on the value of a reserve compatibility with future products, the value of a re preserved across a read-modify-write operation.				a reserv				
	7		TES	т	R/\	V	0	Test	t Mode E	nable						
								Val	ue	Des	cription					
								0		The	CAN co	ontroller i	s operat	ing norm	nally.	
								1		The	CAN co	ontroller i	s in test	mode.		
	6		CCE	Ξ	RΛ	V	0	Con	ifiguratio	n Chang	e Enabl	е				
								Val	ue	Descri	ption					
								0		Write a	accesse	s to the C		register	are not a	llowed.
								1 Write accesses to the <b>CANBIT</b> register are INIT bit is 1.							ire allowe	ed if the
	5		DAF	२	R/\	v	0	Disa	able Auto	matic-R	etransm	ission				
								Val	ue	Dese	cription					
								0			•	mission o	fdisturb	ed mess	ages is e	nabled.
								1				mission i			<b>U</b>	

Bit/Field	Name	Туре	Reset	Description						
4	reserved	RO	0	compatit	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.					
3	EIE	R/W	0	Error Inte	errupt Enable					
				Value	Description					
				0	No error status interrupt is generated.					
				1	A change in the BOFF or EWARN bits in the CANSTS register generates an interrupt.					
2	SIE	R/W	0	Status In	terrupt Enable					
				Value	Description					
				0	No status interrupt is generated.					
				1	An interrupt is generated when a message has successfully been transmitted or received, or a CAN bus error has been detected. A change in the TXOK, RXOK or LEC bits in the <b>CANSTS</b> register generates an interrupt.					
1	IE	R/W	0	CAN Inte	errupt Enable					
				Value	Description					
				0	Interrupts disabled.					
				1	Interrupts enabled.					
0	INIT	R/W	1	Initializat	tion					
				Value	Description					
				0	Normal operation.					
				1	Initialization started.					

# Register 2: CAN Status (CANSTS), offset 0x004

Important: This register is read-sensitive. See the register description for details.

The status register contains information for interrupt servicing such as Bus-Off, error count threshold, and error types.

The LEC field holds the code that indicates the type of the last error to occur on the CAN bus. This field is cleared when a message has been transferred (reception or transmission) without error. The unused error code 0x7 may be written by the CPU to manually set this field to an invalid error so that it can be checked for a change later.

An error interrupt is generated by the BOFF and EWARN bits, and a status interrupt is generated by the RXOK, TXOK, and LEC bits, if the corresponding enable bits in the **CAN Control (CANCTL)** register are set. A change of the EPASS bit or a write to the RXOK, TXOK, or LEC bits does not generate an interrupt.

Reading the CAN Status (CANSTS) register clears the CAN Interrupt (CANINT) register, if it is pending.

#### CAN Status (CANSTS)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x004 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	1		1	· · ·	r i		т т	rese	erved	I			1 1		1	
L Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•		1	rese	rved		1 1		BOFF	EWARN	EPASS	RXOK	тхок		LEC	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	Ū	0	Ū	0	0	0	Ū	0	0	Ū	U	U	0	0	0	Ū
В	it/Field		Nam	ie	Тур	е	Reset	Des	cription							
	31:8		reserv	ved	RC	)	0x0000.00	com	patibility	with futu	ure produ	ucts, the		a reserv	t. To prov ved bit sh	
	7		BOF	F	RC	)	0	Bus	-Off Stat	us						
								Val	ue	Des	cription					
								0		The	CAN co	ntroller i	s not in t	ous-off s	tate.	
								1		The	CAN co	ntroller i	s in bus-	off state	-	
	6		EWAI	RN	RC	)	0	War	ning Sta	tus						
								Val	ue	Descri	ption					
								0		Both e 96.	rror cour	nters are	below th	ne error	warning	limit of
								1			t one of g limit of		r counter	s has re	ached th	ie error

Bit/Field	Name	Туре	Reset	Descripti	on
5	EPASS	RO	0	Error Pas	ssive
				Value	Description
				0	The CAN module is in the Error Active state, that is, the receive or transmit error count is less than or equal to 127.
				1	The CAN module is in the Error Passive state, that is, the receive or transmit error count is greater than 127.
4	RXOK	R/W	0	Received	a Message Successfully
				Value	Description
				0	Since this bit was last cleared, no message has been successfully received.
				1	Since this bit was last cleared, a message has been successfully received, independent of the result of the acceptance filtering.
				This bit n	nust be cleared by writing a 0 to it.
3	ТХОК	R/W	0	Transmit	ted a Message Successfully
				Value	Description
				0	Since this bit was last cleared, no message has been successfully transmitted.
				1	Since this bit was last cleared, a message has been successfully transmitted error-free and acknowledged by at least one other node.
				This bit n	nust be cleared by writing a 0 to it.

Bit/Field	Name	Туре	Reset	Descript	ion
2:0	LEC	R/W	0x0	Last Erro	or Code
				This is th	ne type of the last error to occur on the CAN bus.
				Value	Description
				0x0	No Error
				0x1	Stuff Error
					More than 5 equal bits in a sequence have occurred in a part of a received message where this is not allowed.
				0x2	Format Error
					A fixed format part of the received frame has the wrong format.
				0x3	ACK Error
					The message transmitted was not acknowledged by another node.
				0x4	Bit 1 Error
					When a message is transmitted, the CAN controller monitors the data lines to detect any conflicts. When the arbitration field is transmitted, data conflicts are a part of the arbitration protocol. When other frame fields are transmitted, data conflicts are considered errors.
					A Bit 1 Error indicates that the device wanted to send a High level (logical 1) but the monitored bus value was Low (logical 0).
				0x5	Bit 0 Error
					A Bit 0 Error indicates that the device wanted to send a Low level (logical 0), but the monitored bus value was High (logical 1).
					During bus-off recovery, this status is set each time a sequence of 11 High bits has been monitored. By checking for this status, software can monitor the proceeding of the bus-off recovery sequence without any disturbances to the bus.
				0x6	CRC Error
					The CRC checksum was incorrect in the received message, indicating that the calculated value received did not match the calculated CRC of the data.
				0x7	No Event
					When the LEC bit shows this value, no CAN bus event was detected since this value was written to the LEC field.

## Register 3: CAN Error Counter (CANERR), offset 0x008

This register contains the error counter values, which can be used to analyze the cause of an error.

CAN CAN Offse	<b>I Error</b> 0 base: 0: 1 base: 0: t 0x008 RO, rese	x4004.00 x4004.10	00	ERR)														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1	1				rese	erved	1	1	1		1	1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	RP		1	1	REC					TEC								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
E	Bit/Field		Nan	ne	Ту	ре	Reset Description											
	31:16		reser	ved	R	0	0x0000	com	patibility	with fut	ure prod	ucts, the	e of a res value of e operatio	a reserv				
	15		RF	þ	R	0	0	Rec	eived Ei	ror Pass	sive							
								Val	ue	Descrip	otion							
								0			eceive Er 27 or les		nter is be	low the I	Error Pa	ssive		
								1 The Receive Error counter has reached the Error level (128 or greater).						he Error	Passive			
	14:8		RE	с	R	0	0x00	0x00 Receive Error Counter										
						This field contains the state of the receiver error c						ror count	ter (0 to	127).				
	7:0		TE	С	R	0	0x00	Trar	nsmit Eri	or Coun	ter							
This field contains the state of the tra						te of the transmit error counter (0 to 255).												

# Register 4: CAN Bit Timing (CANBIT), offset 0x00C

This register is used to program the bit width and bit quantum. Values are programmed to the system clock frequency. This register is write-enabled by setting the CCE and INIT bits in the **CANCTL** register. See "Bit Time and Bit Rate" on page 879 for more information.

CANC CAN1	) base: 0x I base: 0x	4004.00																	
	t 0x00C R/W, rese	et 0x0000	0.2301																
г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
				-		-			rved	-		-	- I		-				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	reserved		TSEG2			TS	EG1		S	JW		1	В	I RP	1	1			
Type Reset	RO 0	R/W 0	R/W 1	R/W 0	R/W 0	R/W 0	R/W 1	R/W 1	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 1			
Р	Pit/Fiold		Nom		τ.	<b>n</b> 0	Popot	Dee	orintion										
Б	it/Field		Nam	le	Ту	pe	Reset	Des	cription										
	31:15		reserv	/ed	R	0	0x0000	com	patibility	with fut	rely on t ure prod ead-mod	ucts, the	value of	a reserv					
	14:12		TSEC	32	R/	W	0x2       Time Segment after Sample Point         0x00-0x07: The actual interpretation by the hardware of this vasuch that one more than the value programmed here is used.         So, for example, the reset value of 0x2 means that 3 (2+1) bit f         quanta are defined for Phase2 (see Figure 17-4 on page 880).         time quanta is defined by the BRP field.								time				
	11:8		TSEC	G1	R/	W	0x3	Tim 0x0	e Segme 0-0x0F:	ent Befor The actu	re Sampl ial interp	e Point retation	by the h		rdware of this value is d here is used.				
								qua	nta are c	lefined f	reset va or Phase ed by the	el (see F	Figure 17						
	7:6		SJV	V	R/	W	0x0	(Re	)Synchro	nization	Jump W	/idth							
								sucl	n that on	e more f	al interp than the	value pro	ogramm	ed here i	is used.				
								erro	r (misali e in sjw	gnment)	ame (SO , it can a reset va	djust the	length o	f TSEG2	or TSEG	1 by the			
	5:0		BRF	D	R/	W	0x1	Bau	d Rate F	rescale	r								
											he oscilla bit time i								
								0x0	0-0x03F	The ac	tual inter	pretatior	by the l	hardware	e of this				
								BRP	defines	the num	iber of C value is	AN clock	<pre>c periods</pre>	s that ma		bit time			
								•					•	` '	the bit ti	me.			

## Register 5: CAN Interrupt (CANINT), offset 0x010

This register indicates the source of the interrupt.

If several interrupts are pending, the **CAN Interrupt (CANINT)** register points to the pending interrupt with the highest priority, disregarding the order in which the interrupts occurred. An interrupt remains pending until the CPU has cleared it. If the INTID field is not 0x0000 (the default) and the IE bit in the **CANCTL** register is set, the interrupt is active. The interrupt line remains active until the INTID field is cleared by reading the **CANSTS** register, or until the IE bit in the **CANCTL** register is cleared.

# **Note:** Reading the **CAN Status (CANSTS)** register clears the **CAN Interrupt (CANINT)** register, if it is pending.

				ie pen	anig.											
CAN	Interru	upt (CA	NINT)													
CAN CAN Offse	0 base: 0; 1 base: 0; t 0x010 RO, rese	<4004.00 <4004.10	00 00													
,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[	l		1		i	ï	1 1	rese	rved	Î	1	1	1	i	Î	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1			1		IN.	TID	1	1	1	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/Field Name Type Reset Description																
	31:16		reser	ved	R	0	0x0000	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	15:0		INTI	D	R	0	0x0000	Inte	rrupt Ide	ntifier						
									•		eld indic	ates the	source o	of the inte	errupt.	
								Val	ue			Descri	ption			
								0x0	000			No inte	errupt pe	nding		
								0x0	001-0x0	020			er of the d the inte		e object i	that
								0x0	021-0x7	FFF		Reserv	/ed			
								0x8	000			Status	Interrup	t		
								0x8	001-0xF	FFF		Reserv	/ed			

# Register 6: CAN Test (CANTST), offset 0x014

This register is used for self-test and external pin access. It is write-enabled by setting the TEST bit in the **CANCTL** register. Different test functions may be combined, however, CAN transfers are affected if the TX bits in this register are not zero.

CAN1	base: 0	x4004.00 x4004.10														
		et 0x0000														
Г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ype	RO	RO	RO	RO	RO	RO	RO	RO	rved RO	RO	RO	RO	RO	RO	RO	RO
eset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I	1	1	res	erved				RX	т	TX	LBACK	SILENT	BASIC	rese	erved
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RC 0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x0000.00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		
	7		RX	(	R	0	0	Rec	eive Ob	servatior	ı					
								Val	Je	I	Descript	ion				
								0		-	The CAN	nRx <b>pin</b>	is low.			
								1		-	The CAN	nRx <b>pin</b>	is high.			
	6:5		тх	(	R/	W	0x0	Trar	nsmit Co	ntrol						
								Ove	rrides co	ontrol of	the CAN	nTx pin.				
								Val	ue	Descrip	otion					
								0x0	1		lodule C	ontrol				
										CANnT: operati		rolled by	the CAN	l module	; defaul	t
								0x1		Sample	e Point					
												int is driv to monite			$_{\rm x}$ signal	. This
								0x2		Driven	Low					
												a low va iysical la				or
								0x3		Driven	High					
										CANnT	x drives	a high va	alue. Thi	s mode i	s useful	for

Bit/Field	Name	Туре	Reset	Description	
4	LBACK	R/W	0	Loopback Mode	
				Value Description	
				0 Loopback mode is disabled.	
				1 Loopback mode is enabled. In loopt from the transmitter is routed into th on the receive input is ignored.	-
3	SILENT	R/W	0	Silent Mode	
				Value Description	
				0 Silent mode is disabled.	
				1 Silent mode is enabled. In silent mod does not transmit data but instead m mode is also known as Bus Monitor	nonitors the bus. This
2	BASIC	R/W	0	Basic Mode	
				Value Description	
				0 Basic mode is disabled.	
				<ol> <li>Basic mode is enabled. In basic mod use the CANIF1 registers as the transit the CANIF2 registers as the received</li> </ol>	nsmit buffer and use
1:0	reserved	RO	0x0	Software should not rely on the value of a reserv compatibility with future products, the value of a r preserved across a read-modify-write operation.	

# Register 7: CAN Baud Rate Prescaler Extension (CANBRPE), offset 0x018

This register is used to further divide the bit time set with the BRP bit in the **CANBIT** register. It is write-enabled by setting the CCE bit in the **CANCTL** register.

#### CAN Baud Rate Prescaler Extension (CANBRPE)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x018 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		1		1 1	rese	rved	1		1			1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reber						-			-	-	-	-			ů ,	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•			res	served					•		BF	RPE	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam		Тур		Reset		cription				_		_	
	31:4		reserv	ved	RC	)	0x0000.000	com	npatibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv		
	3:0		BRF	Έ	R/V	V	0x0	Bau	id Rate F	rescaler	Extensi	ion				
								102	3. The a	ctual inte	rpretatio	oit in the on by the (MSBs) a	hardwa	re is one		•

# Register 8: CAN IF1 Command Request (CANIF1CRQ), offset 0x020 Register 9: CAN IF2 Command Request (CANIF2CRQ), offset 0x080

A message transfer is started as soon as there is a write of the message object number to the MNUM field when the TXRQST bit in the **CANIF1MCTL** register is set. With this write operation, the BUSY bit is automatically set to indicate that a transfer between the CAN Interface Registers and the internal message RAM is in progress. After a wait time of 3 to 6 CAN\_CLK periods, the transfer between the interface register and the message RAM completes, which then clears the BUSY bit.

CAN IF1 Command Request (CANIF1CRQ)

CANO	hage	0x4004.0000
CANU	Dase.	014004.0000
CAN1	hase.	0x4004.1000
0/1111	buse.	0,4004.1000

CAN1 base: 0x4004 Offset 0x020

Type R/W, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	1		1	r			т т	rese	rved	[	1	1	1	1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	BUSY	14	10		· · ·	reserved	<del>т т</del>		· · · ·			1	1	I IUM	1	<u> </u>	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	
-	Bit/Field		Nam		τ.	20	Reset	Doo	cription								
C	bil/Field		Indii	le	Ту	þe	Resei	Des	cription								
	31:16		reserv	ved	R	0	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
	15		BUS	Υ	R	0	0	Bus	y Flag								
								Val	ue	Descr	iption						
								0		This b	it is clea	red whei	n read/w	rite actio	n has fin	ished.	
		1 This b						it is set v er in this			urs to the	e messaç	ge				
	14:6		reser	/ed	R	0	0x00	com		with fut	ure prod	ucts, the	value of	erved bit a reserv on.			
	5:0		MNU	M	R/	W	0x01	Mes	sage Nu	Imber							
														message from 1 to		or data	
								Val	ue	D	escriptic	on					
								0x0	0	R	Reserved						
											is not a s 0x20, d			umber; i	t is interp	oreted	
								0x0	1-0x20	Ν	lessage	Number					
										Ir	ndicates	specified	d messa	ge objec	t 1 to 32.		
								0x2	1-0x3F	R	Reserved						
											lot a valio is interp			er; value: (1F.	s are shif	ted and	

# Register 10: CAN IF1 Command Mask (CANIF1CMSK), offset 0x024

## Register 11: CAN IF2 Command Mask (CANIF2CMSK), offset 0x084

Reading the Command Mask registers provides status for various functions. Writing to the Command Mask registers specifies the transfer direction and selects which buffer registers are the source or target of the data transfer.

Note that when a read from the message object buffer occurs when the WRNRD bit is clear and the CLRINTPND and/or NEWDAT bits are set, the interrupt pending and/or new data flags in the message object buffer are cleared.



CAN IF1 Command Mask (CANIF1CMSK)

Bit/Field	Name	Туре	Reset	Descrip	tion							
5	ARB	R/W	0	Access	Arbitration Bits							
				Value	Description							
				0	Arbitration bits unchanged.							
				1	Transfer ID + DIR + XTD + MSGVAL of the message object into the Interface registers.							
4	CONTROL	R/W	0	Access	Control Bits							
				Value	Description							
				0	Control bits unchanged.							
				1	Transfer control bits from the <b>CANIFnMCTL</b> register into the Interface registers.							
3	CLRINTPND	R/W	0	Clear In	terrupt Pending Bit							
				The fun	ction of this bit depends on the configuration of the WRNRD bit.							
				Value	Description							
				0	If WRNRD is clear, the interrupt pending status is transferred from the message buffer into the <b>CANIFnMCTL</b> register.							
					If WRNRD is set, the INTPND bit in the message object remains unchanged.							
				1	If WRNRD is clear, the interrupt pending status is cleared in the message buffer. Note the value of this bit that is transferred to the <b>CANIFnMCTL</b> register always reflects the status of the bits before clearing.							
					If WRNRD is set, the INTPND bit is cleared in the message object.							
2	NEWDAT / TXRQST	R/W	0	NEWDA	AT / TXRQST Bit							
				The fun	ction of this bit depends on the configuration of the WRNRD bit.							
				Value	Description							
				0	If WRNRD is clear, the value of the new data status is transferred from the message buffer into the <b>CANIFnMCTL</b> register.							
					If WRNRD is set, a transmission is not requested.							
				1	If WRNRD is clear, the new data status is cleared in the message buffer. Note the value of this bit that is transferred to the <b>CANIFnMCTL</b> register always reflects the status of the bits before clearing.							
					If WRNRD is set, a transmission is requested. Note that when this bit is set, the TXRQST bit in the <b>CANIFnMCTL</b> register is ignored.							
Bit/Field	Name	Туре	Reset	Description								
-----------	-------	------	-------	----------------------	--	--	--	--	--	--	--	--
1	DATAA	R/W	0		ata Byte 0 to 3 ion of this bit depends on the configuration of the <code>wrNrD</code> bit.							
				Value	Description							
				0	Data bytes 0-3 are unchanged.							
				1	If WRNRD is clear, transfer data bytes 0-3 in CANIFnDA1 and CANIFnDA2 to the message object.							
					If WRNRD is set, transfer data bytes 0-3 in message object to CANIFnDA1 and CANIFnDA2.							
0	DATAB	R/W	0	Access D	ata Byte 4 to 7							
				The funct as follows	ion of this bit depends on the configuration of the WRNRD bit s:							
				Value	Description							
				0	Data bytes 4-7 are unchanged.							
				1	If WRNRD is clear, transfer data bytes 4-7 in CANIFnDA1 and CANIFnDA2 to the message object.							
					If WRNRD is set, transfer data bytes 4-7 in message object to CANIFnDA1 and CANIFnDA2.							

### Register 12: CAN IF1 Mask 1 (CANIF1MSK1), offset 0x028

### Register 13: CAN IF2 Mask 1 (CANIF2MSK1), offset 0x088

The mask information provided in this register accompanies the data (CANIFnDAn), arbitration information (CANIFnARBn), and control information (CANIFnMCTL) to the message object in the message RAM. The mask is used with the ID bit in the CANIFnARBn register for acceptance filtering. Additional mask information is contained in the CANIFnMSK2 register.

#### C

		•		MSK1)												
CAN <sup>2</sup> Offse	1 base: 0 t 0x028	x4004.00 x4004.10 et 0x0000	00													
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	I	1		I	1 1	rese	erved	I	1	1	ı	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1		1	1 1	М	SK	1	1	1	1	1	1	
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
E	Bit/Field		Nan	ne	Ту	pe	Reset	Des	scription							
	31:16		reser	ved	R	0	0x0000								•	
	15:0		MS	K	R	Ŵ	0xFFFF	lder	ntifier Ma	isk						
							0xFFFF       Identifier Mask         When using a 29-bit identifier, these bits are used for bits [15:0] of th         ID. The MSK field in the CANIFnMSK2 register are used for bits [28:1         of the ID. When using an 11-bit identifier, these bits are ignored.									s [28:16]
								Val	ue	Descrip	tion					
								0			respond annot in	-		. ,		-
								1			respond ance filter		ifier field	(ID) is (	used for	

# Register 14: CAN IF1 Mask 2 (CANIF1MSK2), offset 0x02C Register 15: CAN IF2 Mask 2 (CANIF2MSK2), offset 0x08C

This register holds extended mask information that accompanies the CANIFnMSK1 register.

	R/W, rese	et 0x0000 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1 1	20	1	20	1 1	reser			21	1	1		1	
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MXTD	MDIR	reserved				I I			MSK		1	ı			
ype eset	R/W 1	R/W 1	RO 1	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
E	Bit/Field		Nam	е	Ту	ре	Reset	Desc	cription							
	31:16		reserv	ed	R	0	0x0000	comp	oatibility	ould not i with futu cross a re	ire prod	ucts, the	value of	a reserv		
	15		MXT	D	R/	W	1	Mask	< Extend	ded Ident	ifier					
								Valu	е	Descript	tion					
								0					oit (XTD i n the acc			
								1		The externation filtering.	ended id	lentifier l	oit XTD is	s used fo	r accept	ance
				_	R/	W	1	Mask	< Messa	age Direc	tion					
	14		MDI	×			•			-						
	14		MDI	~			·	Valu		Descrip						
	14		MDII	~			·	Valu 0		Descrip The me	tion ssage d		oit (DIR i or accept			RB2

Bit/Field	Name	Туре	Reset	Description	n						
12:0	MSK	R/W	0xFF	Identifier M	/lask						
				When using a 29-bit identifier, these bits are used for bits [28:16] of the ID. The MSK field in the <b>CANIFnMSK1</b> register are used for bits [15:0] of the ID. When using an 11-bit identifier, MSK[12:2] are used for bits [10:0] of the ID.							
				Value	Description						
				0	The corresponding identifier field (ID) in the message object cannot inhibit the match in acceptance filtering.						
				1	The corresponding identifier field (ID) is used for acceptance filtering.						

# Register 16: CAN IF1 Arbitration 1 (CANIF1ARB1), offset 0x030 Register 17: CAN IF2 Arbitration 1 (CANIF2ARB1), offset 0x090

These registers hold the identifiers for acceptance filtering.

#### CAN IF1 Arbitration 1 (CANIF1ARB1)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x030 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	, i		1	1			1 1	rese	erved		1	1		T	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ſ		1	1	<b> </b>		1 1	Г 			1	1	r 1	T	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Туј	ре	Reset	Des	scription							
	31:16		reser	ved	R	С	0x0000	com	npatibility	with fut	ure prod	the value ucts, the dify-write	value of	a reser	•	
	15:0		ID	1	R/	W	0x0000	Mes	ssage Ide	entifier						
								This bit field is used with the ID field in the CANIFNARE create the message identifier.					RB2 regi	ster to		
								Whe	•			r, bits 15:				egister

are [15:0] of the ID, while bits 12:0 of the **CANIFNARB2** register are [28:16] of the ID.

When using an 11-bit identifier, these bits are not used.

# Register 18: CAN IF1 Arbitration 2 (CANIF1ARB2), offset 0x034 Register 19: CAN IF2 Arbitration 2 (CANIF2ARB2), offset 0x094

These registers hold information for acceptance filtering.

#### CAN IF1 Arbitration 2 (CANIF1ARB2)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x034 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
							1 1	rese	erved	[	1			1	1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	MSGVAL	XTD	DIR			1				ID	I			I	I			
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription									
31:16 reserved RO 0x0000 Software should not compatibility with fut preserved across a r 15 MSGVAL R/W 0 Message Valid									ure prod	ucts, the	value of	a reserv						
	15		MSG\	/AL	R/	W	0	0 Message Valid										
								Val	ue	Descrip	tion							
								0		The me	ssage ol	oject is ig	gnored b	y the me	essage h	andler.		
								1			red by th	oject is c ne messa						
								Controller. All unused message objects should have this bit cleared during initialization and before clearing the INIT bit in the CANCTL rep The MSGVAL bit must also be cleared before any of the following are modified or if the message object is no longer required: the II in the CANIFnARBn registers, the XTD and DIR bits in the CANIFr register, or the DLC field in the CANIFnMCTL register.								egister. ng bits ID fields		
	14 XTD R/W 0								ended Id	entifier								
								Val	ue	Descr	iption							
								0		An 11 object		dard Ide	ntifier is	used for	this mes	sage		
								1		A 29-ł object		ded Iden	tifier is u	ised for t	this mes	sage		

Bit/Field	Name	Туре	Reset	Description
13	DIR	R/W	0	Message Direction
				Value Description
				0 Receive. When the TXRQST bit in the CANIFnMCTL register is set, a remote frame with the identifier of this message object is received. On reception of a data frame with matching identifier, that message is stored in this message object.
				1 Transmit. When the TXRQST bit in the <b>CANIFnMCTL</b> register is set, the respective message object is transmitted as a data frame. On reception of a remote frame with matching identifier, the TXRQST bit of this message object is set (if RMTEN=1).
12:0	ID	R/W	0x000	Message Identifier
				This bit field is used with the ID field in the CANIFnARB2 register to create the message identifier.
				When using a 29-bit identifier, ID[15:0] of the <b>CANIFnARB1</b> register are [15:0] of the ID, while these bits, ID[12:0], are [28:16] of the ID.
				When using an 11-bit identifier, ID[12:2] are used for bits [10:0] of the ID. The ID field in the <b>CANIFnARB1</b> register is ignored.

# Register 20: CAN IF1 Message Control (CANIF1MCTL), offset 0x038 Register 21: CAN IF2 Message Control (CANIF2MCTL), offset 0x098

This register holds the control information associated with the message object to be sent to the Message RAM.

CAN IF1 Message Control (CANIF1MCTL)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x038 Type R/W, reset 0x0000.0000

туре	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•	•					rese	rved	•				•	•	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	NEWDAT	MSGLST	INTPND	UMASK	TXIE	RXIE	RMTEN	TXRQST	EOB		reserved			DI	LC	'
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_					-			_								
E	Bit/Field		Nam	ıe	Ту	pe	Reset	Des	cription	1						
	31:16		reserv	ved	R	0	0x0000	Soft	ware sl	hould not	rely on tl	ne value	of a res	erved bit	t. To prov	/ide
											ure produ				ed bit sh	nould be
								pres	served a	across a	read-mod	lify-write	operation	on.		
	15		NEW	DAT	R/	W	0	New	/ Data							
								\/alı		Descripti	on					
Value Description 0 No new data has been w														the date	nortion	of this
								0			object by					
										this flag	was clear	ed by th	e CPU.			
								1			sage han				en new d	ata into
										the data	portion of	this me	ssage ol	bject.		
	14		MSGL	_ST	R/	W	0	Mes	sage L	ost						
								Valu	Je	Descrip	tion					
								0		No mes	sage was	s lost sin	ice the la	ast time t	his bit w	as
										cleared	by the C	PU.				
								1			ssage ha				0	
										object w	/hen NEWI	DAT was	set; the (	CPU has	lost a me	essage.
								This	bit is c	only valid	for mess	age obje	ects whe	n the DII	R bit in th	пе
								CAN	NIFnAR	RB2 regis	ter is clea	ar (receiv	/e).			
	13		INTP	ND	R/	W	0	Inte	rrupt Pe	endina						
							-			-						
								Valı		Descripti						
								0			ssage obj					
								1			ssage obj					
										•	identifier object if					
										a higher	-					

Bit/Field	Name	Туре	Reset	Descript	on
12	UMASK	R/W	0	Use Acc	eptance Mask
				Value	Description
				0	Mask is ignored.
				1	Use mask (MSK, MXTD, and MDIR bits in the CANIFnMSKn registers) for acceptance filtering.
11	TXIE	R/W	0	Transmit	Interrupt Enable
				Value	Description
				0	The INTPND bit in the <b>CANIFnMCTL</b> register is unchanged after a successful transmission of a frame.
				1	The INTPND bit in the <b>CANIFnMCTL</b> register is set after a successful transmission of a frame.
10	RXIE	R/W	0	Receive	Interrupt Enable
				Value	Description
				0	The INTPND bit in the CANIFnMCTL register is unchanged after a successful reception of a frame.
				1	The INTPND bit in the CANIFnMCTL register is set after a successful reception of a frame.
9	RMTEN	R/W	0	Remote	Enable
				Value	Description
				0	At the reception of a remote frame, the TXRQST bit in the CANIFnMCTL register is left unchanged.
				1	At the reception of a remote frame, the TXRQST bit in the CANIFnMCTL register is set.
8	TXRQST	R/W	0	Transmit	Request
				Value	Description
				0	This message object is not waiting for transmission.
				1	The transmission of this message object is requested and is not yet done.
				Note:	If the wRNRD and TXRQST bits in the CANIFnCMSK register are set, this bit is ignored.

Bit/Field	Name	Туре	Reset	Description	cription						
7	EOB	R/W	0	End of Buffe	r						
				Value	Description						
				0	Message object belongs to a FIFO Buffer and is not the last message object of that FIFO Buffer.						
				1	Single message object or last message object of a FIFO Buffer.						
				to build a FII	ed to concatenate two or more message objects (up to 32) FO buffer. For a single message object (thus not belonging iffer), this bit must be set.						
6:4	reserved	RO	0x0	compatibility	ould not rely on the value of a reserved bit. To provide with future products, the value of a reserved bit should be cross a read-modify-write operation.						
3:0	DLC	R/W	0x0	Data Length	Code						
				Value	Description						
				0x0-0x8	Specifies the number of bytes in the data frame.						
				0x9-0xF	Defaults to a data frame with 8 bytes.						
				The DLC fiel	d in the <b>CANIFnMCTL</b> register of a message object must						

The DLC field in the **CANIFINCTL** register of a message object must be defined the same as in all the corresponding objects with the same identifier at other nodes. When the message handler stores a data frame, it writes DLC to the value given by the received message. Register 22: CAN IF1 Data A1 (CANIF1DA1), offset 0x03C Register 23: CAN IF1 Data A2 (CANIF1DA2), offset 0x040 Register 24: CAN IF1 Data B1 (CANIF1DB1), offset 0x044 Register 25: CAN IF1 Data B2 (CANIF1DB2), offset 0x048 Register 26: CAN IF2 Data A1 (CANIF2DA1), offset 0x09C Register 27: CAN IF2 Data A2 (CANIF2DA2), offset 0x0A0 Register 28: CAN IF2 Data B1 (CANIF2DB1), offset 0x0A4 Register 29: CAN IF2 Data B2 (CANIF2DB2), offset 0x0A8

These registers contain the data to be sent or that has been received. In a CAN data frame, data byte 0 is the first byte to be transmitted or received and data byte 7 is the last byte to be transmitted or received. In CAN's serial bit stream, the MSB of each byte is transmitted first.

#### CAN IF1 Data A1 (CANIF1DA1)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x03C Type R/W, reset 0x0000.0000

1,900	1011,100															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	I	1	1	i	r r	rese	rved	1	1	ı	r 1	r	r	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			I	I		1	I I	DA	ATA	I	I	I	ı L	I	1	I
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W 0	R/W 0
	Bit/Field	-	Nan		Ту		Reset								-	-
	31:16		reser	ved	R	0	0x0000	O Software should not rely on the value of a reserved bit. To provi compatibility with future products, the value of a reserved bit sho preserved across a read-modify-write operation.								
	15:0		DA	ΓA	R/	W	0x0000	Dat	а							
									5	ontain da <b>DB1</b> data	,		-			

data bytes 7 and 6.

July 03, 2014

# Register 30: CAN Transmission Request 1 (CANTXRQ1), offset 0x100

### Register 31: CAN Transmission Request 2 (CANTXRQ2), offset 0x104

The **CANTXRQ1** and **CANTXRQ2** registers hold the TXRQST bits of the 32 message objects. By reading out these bits, the CPU can check which message object has a transmission request pending. The TXRQST bit of a specific message object can be changed by three sources: (1) the CPU via the **CANIFnMCTL** register, (2) the message handler state machine after the reception of a remote frame, or (3) the message handler state machine after a successful transmission.

The **CANTXRQ1** register contains the TXRQST bits of the first 16 message objects in the message RAM; the **CANTXRQ2** register contains the TXRQST bits of the second 16 message objects.

CAN CAN Offse	) base: 0: 1 base: 0: t 0x100	missior x4004.00 x4004.10 et 0x0000	00	est 1 (C/	ANTXR	ຊ1)										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			<u>г г</u>	rese	rved	1	1	1	1	r		·
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[		1	1	1			<del>, ,</del>	TXR	QST	1	1	1	ı	<b></b>		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
B	lit/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:16		reser	ved	R	0	0x0000	com	patibility	ould not with futu cross a r	ure prod	ucts, the	value of	a reserv	•	
	15:0		TXRC	QST	R	0	0x0000	Trar	nsmissio	n Reque	st Bits					
								Valu	ue	Descrip	otion					
								0		The contransmit	•	ling mes	sage obj	ect is no	t waiting	for
								1					correspo yet done	onding m	lessage	object

July 03, 2014

### Register 32: CAN New Data 1 (CANNWDA1), offset 0x120

#### Register 33: CAN New Data 2 (CANNWDA2), offset 0x124

The **CANNWDA1** and **CANNWDA2** registers hold the NEWDAT bits of the 32 message objects. By reading these bits, the CPU can check which message object has its data portion updated. The NEWDAT bit of a specific message object can be changed by three sources: (1) the CPU via the **CANIFnMCTL** register, (2) the message handler state machine after the reception of a data frame, or (3) the message handler state machine after a successful transmission.

The **CANNWDA1** register contains the NEWDAT bits of the first 16 message objects in the message RAM; the **CANNWDA2** register contains the NEWDAT bits of the second 16 message objects.

CAN New Data 1 (CANNWDA1) CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x120 Type RO, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 NEWDAT RO Туре RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Description Name Type Reset 0x0000 31.16 reserved RO Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. RO 0x0000 15:0 NEWDAT New Data Bits Value Description 0 No new data has been written into the data portion of the corresponding message object by the message handler since the last time this flag was cleared by the CPU. The message handler or the CPU has written new data into 1 the data portion of the corresponding message object.

# Register 34: CAN Message 1 Interrupt Pending (CANMSG1INT), offset 0x140 Register 35: CAN Message 2 Interrupt Pending (CANMSG2INT), offset 0x144

The **CANMSG1INT** and **CANMSG2INT** registers hold the INTPND bits of the 32 message objects. By reading these bits, the CPU can check which message object has an interrupt pending. The INTPND bit of a specific message object can be changed through two sources: (1) the CPU via the **CANIFnMCTL** register, or (2) the message handler state machine after the reception or transmission of a frame.

This field is also encoded in the **CANINT** register.

The **CANMSG1INT** register contains the INTPND bits of the first 16 message objects in the message RAM; the **CANMSG2INT** register contains the INTPND bits of the second 16 message objects.

Offse	1 base: 0x t 0x140 RO, rese															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			Ì	Ì	i I		I I	rese	erved	-	Ĩ		î L		Î	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[			r	Ì	1 I		1 1	INT	T PND	ſ	r	r	r L	r	r	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	scription							
	31:16		reser	ved	R	0	0x0000	con	tware sho npatibility served ac	with futu	ure produ	ucts, the	value of	a reserv		
	15:0		INTP	ND	R	0	0x0000	Inte	rrupt Per	nding Bit	S					
								Val	ue	Descri	ption					
								0		The co an inte	•	ding mes	ssage ob	ject is n	ot the so	ource of
								1		The co interru	•	ding mes	ssage ob	oject is th	ie source	e of an

CAN Message 1 Interrupt Pending (CANMSG1INT)

CAN0 base: 0x4004.0000

### Register 36: CAN Message 1 Valid (CANMSG1VAL), offset 0x160

#### Register 37: CAN Message 2 Valid (CANMSG2VAL), offset 0x164

The **CANMSG1VAL** and **CANMSG2VAL** registers hold the MSGVAL bits of the 32 message objects. By reading these bits, the CPU can check which message object is valid. The message valid bit of a specific message object can be changed with the **CANIFnARB2** register.

The **CANMSG1VAL** register contains the MSGVAL bits of the first 16 message objects in the message RAM; the **CANMSG2VAL** register contains the MSGVAL bits of the second 16 message objects in the message RAM.

CAN Message 1 Valid (CANMSG1VAL)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x160 Type RO, reset 0x0000.0000

туре	RO, rese		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		r	1	r			1 1	rese	rved	1	1	1	r 1	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1			1 1	MSC	GVAL	1	1	1			1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
31:16			reserved RO 0x0000					com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.							
	15:0		MSG	/AL	R	0	0x0000	Mes	sage V	alid Bits						
								Val	ue	Descript	ion					
								0		The corr is ignore					configui	red and
								1		The corr should b	•	•	• •		•	and

# 18 Ethernet Controller

The Stellaris<sup>®</sup> Ethernet Controller consists of a fully integrated media access controller (MAC) and network physical (PHY) interface. The Ethernet Controller conforms to *IEEE 802.3* specifications and fully supports 10BASE-T and 100BASE-TX standards.

The Stellaris Ethernet Controller module has the following features:

- Conforms to the IEEE 802.3-2002 specification
  - 10BASE-T/100BASE-TX IEEE-802.3 compliant. Requires only a dual 1:1 isolation transformer interface to the line
  - 10BASE-T/100BASE-TX ENDEC, 100BASE-TX scrambler/descrambler
  - Full-featured auto-negotiation
- Multiple operational modes
  - Full- and half-duplex 100 Mbps
  - Full- and half-duplex 10 Mbps
  - Power-saving and power-down modes
- Highly configurable
  - Programmable MAC address
  - LED activity selection
  - Promiscuous mode support
  - CRC error-rejection control
  - User-configurable interrupts
- Physical media manipulation
  - MDI/MDI-X cross-over support through software assist
  - Register-programmable transmit amplitude
  - Automatic polarity correction and 10BASE-T signal reception
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
  - Separate channels for transmit and receive
  - Receive channel request asserted on packet receipt
  - Transmit channel request asserted on empty transmit FIFO

# 18.1 Block Diagram

As shown in Figure 18-1 on page 917, the Ethernet Controller is functionally divided into two layers: the Media Access Controller (MAC) layer and the Network Physical (PHY) layer. These layers correspond to the OSI model layers 2 and 1, respectively. The CPU accesses the Ethernet Controller via the MAC layer. The MAC layer provides transmit and receive processing for Ethernet frames. The MAC layer also provides the interface to the PHY layer via an internal Media Independent Interface (MII). The PHY layer communicates with the Ethernet bus.

#### Figure 18-1. Ethernet Controller



Figure 18-2 on page 917 shows more detail of the internal structure of the Ethernet Controller and how the register set relates to various functions.

Figure 18-2. Ethernet Controller Block Diagram



# 18.2 Signal Description

The following table lists the external signals of the Ethernet Controller and describes the function of each. The Ethernet LED signals are alternate functions for GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the GPIO pin placement for the LED signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 427) should be set to choose the LED function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 445) to assign the LED0 and LED1 signals to the specified GPIO port pins. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 404. The remaining signals (with the word "fixed" in the Pin Mux/Pin Assignment column) have a fixed pin assignment and function.

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
ERBIAS	33	fixed	0	Analog	12.4-k $\Omega$ resistor (1% precision) used internally for Ethernet PHY.
LED0	59	PF3 (1)	0	TTL	Ethernet LED 0.
LED1	60	PF2 (1)	0	TTL	Ethernet LED 1.
MDIO	58	fixed	I/O	OD	MDIO of the Ethernet PHY.
RXIN	37	fixed	I	Analog	RXIN of the Ethernet PHY.
RXIP	40	fixed	I	Analog	RXIP of the Ethernet PHY.
TXON	46	fixed	0	TTL	TXON of the Ethernet PHY.
TXOP	43	fixed	0	TTL	TXOP of the Ethernet PHY.
XTALNPHY	17	fixed	0	Analog	Ethernet PHY XTALN 25-MHz oscillator crystal output. Leave this pin unconnected when using a single-ended 25-MHz clock input connected to the XTALPPHY pin.
XTALPPHY	16	fixed	I	Analog	Ethernet PHY XTALP 25-MHz oscillator crystal input or external clock reference input.

#### Table 18-1. Ethernet Signals (100LQFP)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

#### Table 18-2. Ethernet Signals (108BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
ERBIAS	J3	fixed	0	Analog	12.4-k $\Omega$ resistor (1% precision) used internally for Ethernet PHY.
LED0	J12	PF3 (1)	0	TTL	Ethernet LED 0.
LED1	J11	PF2 (1)	0	TTL	Ethernet LED 1.
MDIO	L9	fixed	I/O	OD	MDIO of the Ethernet PHY.
RXIN	L7	fixed	I	Analog	RXIN of the Ethernet PHY.
RXIP	M7	fixed	I	Analog	RXIP of the Ethernet PHY.
TXON	L8	fixed	0	TTL	TXON of the Ethernet PHY.
TXOP	M8	fixed	0	TTL	TXOP of the Ethernet PHY.
XTALNPHY	J1	fixed	0	Analog	Ethernet PHY XTALN 25-MHz oscillator crystal output. Leave this pin unconnected when using a single-ended 25-MHz clock input connected to the XTALPPHY pin.

#### Table 18-2. Ethernet Signals (108BGA) (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
XTALPPHY	J2	fixed	I	U U	Ethernet PHY XTALP 25-MHz oscillator crystal input or external clock reference input.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

# 18.3 Functional Description

**Note:** A 12.4-k $\Omega$  resistor should be connected between the ERBIAS and ground. The 12.4-k $\Omega$  resistor should have a 1% tolerance and should be located in close proximity to the ERBIAS pin. Power dissipation in the resistor is low, so a chip resistor of any geometry may be used.

The functional description of the Ethernet Controller is discussed in the following sections.

#### 18.3.1 MAC Operation

The following sections describe the operation of the MAC layer, including an overview of the Ethernet frame format, the MAC layer FIFOs, Ethernet transmission and reception options, and LED indicators.

#### 18.3.1.1 Ethernet Frame Format

Ethernet data is carried by Ethernet frames. The basic frame format is shown in Figure 18-3 on page 919.

#### Figure 18-3. Ethernet Frame



The seven fields of the frame are transmitted from left to right. The bits within the frame are transmitted from least to most significant bit.

Preamble

The Preamble field is used to synchronize with the received frame's timing. The preamble is 7 octets long.

Start Frame Delimiter (SFD)

The SFD field follows the preamble pattern and indicates the start of the frame. Its value is 1010.1011b.

Destination Address (DA)

This field specifies destination addresses for which the frame is intended. The LSB (bit 16 of DA oct 1 in the frame, see Table 18-3 on page 921) of the DA determines whether the address is an individual (0), or group/multicast (1) address.

Source Address (SA)

The source address field identifies the station from which the frame was initiated.

Length/Type Field

The meaning of this field depends on its numeric value. This field can be interpreted as length or type code. The maximum length of the data field is 1500 octets. If the value of the Length/Type field is less than or equal to 1500 decimal, it indicates the number of MAC client data octets. If the value of this field is greater than or equal to 1536 decimal, then it encodes the type interpretation. The meaning of the Length/Type field when the value is between 1500 and 1536 decimal is unspecified by the IEEE 802.3 standard. However, the Ethernet Controller assumes type interpretation if the value of the Length/Type field is greater than 1500 decimal. The definition of the Type field is specified in the IEEE 802.3 standard. The first of the two octets in this field is most significant.

Data

The data field is a sequence of octets that is at least 46 in length, up to 1500 in length. Full data transparency is provided so any values can appear in this field. A minimum frame size of 46 octets is required to meet the IEEE standard. If the frame size is too small, the Ethernet Controller automatically appends extra bits (a pad), thus the pad can have a size of 0 to 46 octets. Data padding can be disabled by clearing the PADEN bit in the **Ethernet MAC Transmit Control** (MACTCTL) register.

For the Ethernet Controller, data sent/received can be larger than 1500 bytes without causing a Frame Too Long error. Instead, a FIFO overrun error is reported using the FOV bit in the **Ethernet MAC Raw Interrupt Status (MACRIS)** register when the frame received is too large to fit into the Ethernet Controller's 2K RAM.

Frame Check Sequence (FCS)

The frame check sequence carries the cyclic redundancy check (CRC) value. The CRC is computed over the destination address, source address, length/type, and data (including pad) fields using the CRC-32 algorithm. The Ethernet Controller computes the FCS value one nibble at a time. For transmitted frames, this field is automatically inserted by the MAC layer, unless disabled by clearing the CRC bit in the **MACTCTL** register. For received frames, this field is automatically checked. If the FCS does not pass, the frame is not placed in the RX FIFO, unless the FCS check is disabled by clearing the BADCRC bit in the **MACRCTL** register.

### 18.3.1.2 MAC Layer FIFOs

The Ethernet Controller is capable of simultaneous transmission and reception. This feature is enabled by setting the DUPLEX bit in the **MACTCTL** register.

For Ethernet frame transmission, a 2-KB transmit FIFO is provided that can be used to store a single frame. While the *IEEE 802.3 specification* limits the size of an Ethernet frame's payload section to 1500 Bytes, the Ethernet Controller places no such limit. The full buffer can be used for a payload of up to 2032 bytes (as the first 16 bytes in the FIFO are reserved for destination address, source address and length/type information).

For Ethernet frame reception, a 2-KB receive FIFO is provided that can be used to store multiple frames, up to a maximum of 31 frames. If a frame is received, and there is insufficient space in the RX FIFO, an overflow error is indicated using the FOV bit in the **MACRIS** register.

For details regarding the TX and RX FIFO layout, refer to Table 18-3 on page 921. Please note the following difference between TX and RX FIFO layout. For the TX FIFO, the Data Length field in the first FIFO word refers to the Ethernet frame data payload, as shown in the 5th to nth FIFO positions. For the RX FIFO, the Frame Length field is the total length of the received Ethernet frame, including the Length/Type bytes and the FCS bits.

If FCS generation is disabled by clearing the CRC bit in the **MACTCTL** register, the last word in the TX FIFO must contain the FCS bytes for the frame that has been written to the FIFO.

Also note that if the length of the data payload section is not a multiple of 4, the FCS field is not aligned on a word boundary in the FIFO. However, for the RX FIFO, the beginning of the next frame is always on a word boundary.

FIFO Word Read/Write Sequence	Word Bit Fields	TX FIFO (Write)	RX FIFO (Read)							
	7:0	Data Length Least Significant Byte	Frame Length Least Significant Byte							
1st	15:8	Data Length Most Significant Byte	Frame Length Most Significant Byte							
	23:16	DA	oct 1							
	31:24	DA	DA oct 2							
	7:0	oct 3								
Ond	15:8	DA	oct 4							
2nd	23:16	DA	oct 5							
	31:24	DA	oct 6							
	7:0	SA	oct 1							
Qual	15:8	SA	oct 2							
3rd	23:16	SA	oct 3							
	31:24	SA	oct 4							
	7:0	SA	oct 5							
446	15:8	SA	SA oct 6							
4th	23:16	Len/Type Most	Significant Byte							
	31:24	Len/Type Least	Significant Byte							
	7:0	data	oct n							
	15:8	data o	oct n+1							
5th to nth	23:16	data o	oct n+2							
	31:24	data o	oct n+3							
	7:0	FC	S 1 <sup>a</sup>							
	15:8	FC	S 2 <sup>a</sup>							
last	23:16	FC	FCS 3 <sup>a</sup>							
	31:24	FC	S 4 <sup>a</sup>							

#### Table 18-3. TX & RX FIFO Organization

a. If the CRC bit in the MACTCTL register is clear, the FCS bytes must be written with the correct CRC. If the CRC bit is set, the Ethernet Controller automatically writes the FCS bytes.

#### 18.3.1.3 Ethernet Transmission Options

At the MAC layer, the transmitter can be configured for both full-duplex and half-duplex operation by using the DUPLEX bit in the **MACTCTL** register. Note that in 10BASE-T half-duplex mode, the transmitted data is looped back on the receive path.

The Ethernet Controller automatically generates and inserts the Frame Check Sequence (FCS) at the end of the transmit frame when the CRC bit in the **MACTCTL** register is set. However, for test purposes, this feature can be disabled in order to generate a frame with an invalid CRC by clearing the CRC bit.

The *IEEE 802.3 specification* requires that the Ethernet frame payload section be a minimum of 46 bytes. The Ethernet Controller automatically pads the data section if the payload data section loaded

into the FIFO is less than the minimum 46 bytes when the PADEN bit in the **MACTCTL** register is set. This feature can be disabled by clearing the PADEN bit.

The transmitter must be enabled by setting the TXEN bit in the MACTCTL register.

#### 18.3.1.4 Ethernet Reception Options

The Ethernet Controller RX FIFO should be cleared during software initialization. The receiver should first be disabled by clearing the RXEN bit in the **Ethernet MAC Receive Control (MACRCTL)** register, then the FIFO can be cleared by setting the RSTFIFO bit in the **MACRCTL** register.

The receiver automatically rejects frames that contain bad CRC values in the FCS field. In this case, a Receive Error interrupt is generated and the receive data is lost. To accept all frames, clear the BADCRC bit in the **MACRCTL** register.

In normal operating mode, the receiver accepts only those frames that have a destination address that matches the address programmed into the **Ethernet MAC Individual Address 0 (MACIA0)** and **Ethernet MAC Individual Address 1 (MACIA1)** registers. However, the Ethernet receiver can also be configured for Promiscuous and Multicast modes by setting the PRMS and AMUL bits in the **MACRCTL** register. It is important to note that when the receiver is enabled, all valid frames with a broadcast address of FF-FF-FF-FF-FF in the Destination Address field are received and stored in the RX FIFO, even if the AMUL bit is not set.

#### 18.3.1.5 LED Indicators

The Ethernet Controller supports two LED signals that can be used to indicate various states of operation. These signals are mapped to the LED0 and LED1 pins. By default, these pins are configured as GPIO signals (PF3 and PF2). For the Ethernet Controller to drive these signals, they must be reconfigured to their hardware function. See "General-Purpose Input/Outputs (GPIOs)" on page 404 for additional details. The function of these pins is programmable using the **Ethernet MAC LED Encoding (MACLED)** register. Refer to page 952 for additional details on how to program these LED functions.

#### 18.3.2 Internal MII Operation

For the MII management interface to function properly, the MDIO signal must be connected through a 10 k $\Omega$  pull-up resistor to the +3.3 V supply. Failure to connect this pull-up resistor prevents management transactions on this internal MII to function. Note that it is possible for data transmission across the MII to still function since the PHY layer auto-negotiates the link parameters by default.

For the MII management interface to function properly, the internal clock must be divided down from the system clock to a frequency no greater than 2.5 MHz. The **Ethernet MAC Management Divider** (**MACMDV**) register contains the divider used for scaling down the system clock. See page 947 for more details about the use of this register.

#### 18.3.3 PHY Operation

The Physical Layer (PHY) in the Ethernet Controller includes integrated ENDECs, scrambler/descrambler, dual-speed clock recovery, and full-featured auto-negotiation functions. The transmitter includes an on-chip pulse shaper and a low-power line driver. The receiver has an adaptive equalizer and a baseline restoration circuit required for accurate clock and data recovery. The transceiver interfaces to Category-5 unshielded twisted pair (Cat-5 UTP) cabling for 100BASE-TX applications, and Category-3 unshielded twisted pair (Cat-3 UTP) for 10BASE-T applications. The Ethernet Controller is connected to the line media via dual 1:1 isolation transformers. No external filter is required.

#### 18.3.3.1 Clock Selection

The Ethernet Controller can be clocked from an on-chip crystal oscillator which can also be driven by an external oscillator. When using the on-chip crystal oscillator, a 25-MHz crystal should be connected between the XTALPPHY and XTALNPHY pins. Alternatively, an external 25-MHz clock input can be connected to the XTALPPHY pin. In this mode of operation, a crystal is not required and the XTALNPHY pin should be left unconnected. The Ethernet oscillator is powered down when the EPHY0 bit in the **Run Mode Clock Gating Control Register 2 (RCGC2)** register is clear. After setting the EPHY0 bit, software must wait 3.5 ms before accessing any of the MII Management registers. See "Ethernet Controller" on page 1329 for more information regarding the specifications of the Ethernet Controller.

#### 18.3.3.2 Auto-Negotiation

The Ethernet Controller supports the auto-negotiation functions of Clause 28 of the *IEEE 802.3* standard for 10/100 Mbps operation over copper wiring. This function is controlled via register settings. The auto-negotiation function is turned on by default, and the ANEGEN bit in the **Ethernet PHY Management Register 0 - Control (MR0)** is set after reset. Software can disable the auto-negotiation function by clearing the ANEGEN bit. The contents of the **Ethernet PHY Management Register - Auto-Negotiation Advertisement (MR4)** are reflected to the Ethernet Controller's link partner during auto-negotiation via fast-link pulse coding.

Once auto-negotiation is complete, the SPEED bit in the Ethernet PHY Management Register 31 – PHY Special Control/Status (MR31) register reflects the actual speed. The AUTODONE bit in MR31 is set to indicate that auto-negotiation is complete. Setting the RANEG bit in the MR0 register also causes auto-negotiation to restart.

#### 18.3.3.3 Polarity Correction

The Ethernet Controller is capable of automatic polarity reversal for 10BASE-T and auto-negotiation functions. The XPOL bit in the **Ethernet PHY Management Register 27 – Special Control/Status** (MR27) register is set to indicate the polarity has automatically been reversed.

#### 18.3.3.4 MDI/MDI-X Configuration

The Ethernet Controller supports the MDI/MDI-X configuration as defined in *IEEE 802.3-2002 specification* through software assistance. The MDI/MDI-X configuration eliminates the need for cross-over cables when connecting to another device, such as a hub. Software can implement the MDI/MDI-X configuration using a function outlined by the pseudo code below. This code should be called periodically using one of the available timer resources on the Stellaris microcontroller such as the System Tick Timer or one of the General Purpose timers. The following code refers to the LINK bit in the Ethernet PHY Management Register 1 - Status (MR1), the ENON bit in the Ethernet PHY Management Register 17 - Mode Control/Status (MR17), and the EN bit of the Ethernet PHY MDIX (MDIX) register.

```
//
// Entry Point for MDI/MDI-X configuration.
//
//
//
// Increment the Link Active and Energy Detect Timers using the elapsed time
// since the last call to this function. If using a periodic timer, the
// elapsed time should be a constant (the programmed period of the timer).
//
Increment Link Active Timer
```

```
Increment Energy Detect Timer
11
if (No Ethernet Link Active)
{
    11
    // If energy has been detected on the link, reset the Energy Detect Timer.
    // If it is a "new" energy detect, reset the link detect timer also.
    11
    if(Ethernet Energy Detected)
    {
        Reset Energy Detect Timer
        if(New Energy Detect)
            Reset Link Detect Timer
        }
    }
    11
    // If the Energy or Link Detect timer has expired, toggle the MDI/MDI-X
    // mode. Typically, the Energy Detect Timer would be ~62ms, while the
    // Link Detect Timer would be ~2s
    11
    if((Energy Detect Timer Expired) or
       (Link Detect Timer Expired))
    {
        Reset Energy Detect Timer
        if(Random Event)
        {
            Reset Link Detect Timer
            Toggle MDI/MDI-X Mode
        }
    }
}
11
// Here, if an Ethernet Link has been detected, simply reset the timers
// for the next time around.
11
else
{
    Reset Link Detect Timer
    Reset Energy Detect Timer
}
```

#### 18.3.3.5 Power Management

The PHY has two power-saving modes:

Power-Down

Energy Detect Power-Down

Power-down mode is activated by setting the PWRDN bit in the **MR0** register. When the PHY is in power-down mode, it consumes minimum power. When the PWRDN bit is cleared, the PHY powers up and is automatically reset.

The energy detect power-down mode is activated by setting the EDPD bit in the **MR17** register. In this mode of operation, when no energy is present on the line, the PHY is powered down, except for the managmenet interface, the SQUELCH circuit and the ENERGYON logic. The ENERGYON logic is used to detect the presence of valid energy from 100BASE-T, 10BASE-T, or auto-negotiation signals. While the PHY is powered down, nothing is transmitted. When link pulses or packets are received, the PHY powers-up. The PHY automatically resets itself into the state it had prior to power down and sets the EONIS bit in the **MR29** register. The first and possibly the second packet to activate the ENERGYON mode may be lost.

#### 18.3.4 Interrupts

The Ethernet Controller can generate an interrupt for one or more of the following conditions:

- A frame has been received into an empty RX FIFO
- A frame transmission error has occurred
- A frame has been transmitted successfully
- A frame has been received with inadequate room in the RX FIFO (overrun)
- A frame has been received with one or more error conditions (for example, FCS failed)
- An MII management transaction between the MAC and PHY layers has completed
- One or more of the following PHY layer conditions occurs:
  - Auto-Negotiate Complete
  - Remote Fault
  - Link Partner Acknowledge
  - Parallel Detect Fault
  - Page Received

Refer to **Ethernet PHY Management Register 29 - Interrupt Source Flags (MR29)** (see page 970) for additional details regarding PHY interrupts.

#### 18.3.5 DMA Operation

The Ethernet peripheral provides request signals to the  $\mu$ DMA controller and has a dedicated channel for transmit and one for receive. The request is a single type for both channels. Burst requests are not supported. The RX channel request is asserted when a packet is received while the TX channel request is asserted when a packet is received while the TX channel request is asserted when the transmit FIFO becomes empty.

No special configuration is needed to enable the Ethernet peripheral for use with the µDMA controller.

Because the size of a received packet is not known until the header is examined, it is best to set up the initial  $\mu$ DMA transfer to copy the first 4 words including the packet length plus the Ethernet

header from the RX FIFO when the RX request occurs. The  $\mu$ DMA causes an interrupt when this transfer is complete. Upon entering the interrupt handler, the packet length in the FIFO and the Ethernet header are in a buffer and can be examined. Once the packet length is known, then another  $\mu$ DMA transfer can be set up to transfer the remaining received packet payload from the FIFO into a buffer. This transfer should be initiated by software. Another interrupt occurs when this transfer is done.

Even though the TX channel generates a TX empty request, the recommended way to handle  $\mu$ DMA transfers for transmitting packets is to set up the transfer from the buffer containing the packet to the transmit FIFO, and then to initiate the transfer with a software request. An interrupt occurs when this transfer is complete. For both channels, the "auto-request" transfer mode should be used. See "Micro Direct Memory Access ( $\mu$ DMA)" on page 345 for more details about programming the  $\mu$ DMA controller.

# 18.4 Initialization and Configuration

The following sections describe the hardware and software configuration required to set up the Ethernet Controller.

### 18.4.1 Hardware Configuration

Figure 18-4 on page 926 shows the proper method for interfacing the Ethernet Controller to a 10/100BASE-T Ethernet jack.



#### Figure 18-4. Interface to an Ethernet Jack

The following isolation transformers have been tested and are known to successfully interface to the Ethernet PHY layer.

- Isolation Transformers
  - TDK TLA-6T103
  - TDK TLA-6T118
  - Bel-Fuse S558-5999-46
  - Halo TG22-3506ND

- Halo TG110-S050
- PCA EPF8023G
- Pulse PE-68515
- Valor ST6118
- YCL 20PMT04
- Isolation transformers with integrated RJ45 connector
  - TDK TLA-6T704
  - Delta RJS-1A08T089A
- Isolation transformers with integrated RJ45 connector, LEDs and termination resistors
  - Pulse J0011D21B/E
  - Pulse J3011G21DNL

### 18.4.2 Software Configuration

To use the Ethernet Controller, it must be enabled by setting the EPHY0 and EMAC0 bits in the **RCGC2** register (see page 292). In addition, the clock to the appropriate GPIO module must be enabled via the **RCGC2** register in the System Control module. See page 292. To find out which GPIO port to enable, refer to Table 24-4 on page 1253. Configure the PMCn fields in the **GPIOPCTL** register to assign the Ethernet signals to the appropriate pins. See page 445 and Table 24-5 on page 1262.

The following steps can then be used to configure the Ethernet Controller for basic operation.

- 1. Program the **MACDIV** register to obtain a 2.5 MHz clock (or less) on the internal MII. Assuming a 20-MHz system clock, the **MACDIV** value should be 0x03 or greater.
- 2. Program the MACIA0 and MACIA1 register for address filtering.
- **3.** Program the **MACTCTL** register for Auto CRC generation, padding, and full-duplex operation using a value of 0x16.
- 4. Program the **MACRCTL** register to flush the receive FIFO and reject frames with bad FCS using a value of 0x18.
- 5. Enable both the Transmitter and Receive by setting the LSB in both the MACTCTL and MACRCTL registers.
- 6. To transmit a frame, write the frame into the TX FIFO using the Ethernet MAC Data (MACDATA) register. Then set the NEWTX bit in the Ethernet Mac Transmission Request (MACTR) register to initiate the transmit process. When the NEWTX bit has been cleared, the TX FIFO is available for the next transmit frame.
- 7. To receive a frame, wait for the NPR field in the Ethernet MAC Number of Packets (MACNP) register to be non-zero. Then begin reading the frame from the RX FIFO by using the MACDATA register. To ensure that the entire packet is received, either use the DriverLib EthernetPacketGet() API or compare the number of bytes received to the Length field from the frame to determine when the packet has been completely read.

# 18.5 Register Map

Table 18-4 on page 928 lists the Ethernet MAC and MII Management registers. The MAC register addresses given are relative to the Ethernet base address of 0x4004.8000. The MII Management registers are accessed using the **MACMCTL** register. Note that the Ethernet controller clocks must

be enabled before the registers can be programmed (see page 292). There must be a delay of 3 system clocks after the Ethernet module clock is enabled before any Ethernet module registers are accessed. In addition, the Ethernet oscillator is powered down when the EPHY0 bit in the **Run Mode Clock Gating Control Register 2 (RCGC2)** register is clear. After setting the EPHY0 bit, software must wait 3.5 ms before accessing any of the MII Management registers.

The *IEEE 802.3* standard specifies a register set for controlling and gathering status from the PHY layer. The registers are collectively known as the MII Management registers and are detailed in Section 22.2.4 of the *IEEE 802.3 specification*. Table 18-4 on page 928 also lists these MII Management registers. All addresses given are absolute and are written directly to the REGADR field of the **Ethernet MAC Management Control (MACMCTL)** register. The format of registers 0 to 15 are defined by the IEEE specification and are common to all PHY layer implementations. The only variance allowed is for features that may or may not be supported by a specific PHY implementation. Registers 16 to 31 are vendor-specific registers, used to support features that are specific to a vendor's PHY implementation.

#### Table 18-4. Ethernet Register Map

Offset	Name	Туре	Reset	Description	See page
Ethernet	MAC (Ethernet Offset)				
0x000	MACRIS/MACIACK	R/W1C	0x0000.0000	Ethernet MAC Raw Interrupt Status/Acknowledge	930
0x004	MACIM	R/W	0x0000.007F	Ethernet MAC Interrupt Mask	933
0x008	MACRCTL	R/W	0x0000.0008	Ethernet MAC Receive Control	935
0x00C	MACTCTL	Ethernet MAC Transmit Control	937		
0x010	MACDATA	R/W	0x0000.0000	Ethernet MAC Data	939
0x014	MACIA0	R/W	0x0000.0000	Ethernet MAC Individual Address 0	941
0x018	MACIA1	R/W	0x0000.0000	Ethernet MAC Individual Address 1	942
0x01C	MACTHR	R/W	0x0000.003F	Ethernet MAC Threshold	943
0x020	MACMCTL	R/W	0x0000.0000	Ethernet MAC Management Control	945
0x024	MACMDV	R/W	0x0000.0080	Ethernet MAC Management Divider	947
0x02C	MACMTXD	R/W	0x0000.0000	Ethernet MAC Management Transmit Data	948
0x030	MACMRXD	R/W	0x0000.0000	Ethernet MAC Management Receive Data	949
0x034	MACNP	RO	0x0000.0000	Ethernet MAC Number of Packets	950
0x038	MACTR	R/W	0x0000.0000	Ethernet MAC Transmission Request	951
0x040	MACLED	R/W	0x0000.0100	Ethernet MAC LED Encoding	952
0x044	MDIX	R/W	0x0000.0000	Ethernet PHY MDIX	954
MII Mana	gement (Accessed thro	ugh the MA	CMCTL register)		
-	MR0	R/W	0x1000	Ethernet PHY Management Register 0 – Control	955
-	MR1	RO	0x7809	Ethernet PHY Management Register 1 – Status	957
-	MR2	RO	0x0161	Ethernet PHY Management Register 2 – PHY Identifier 1	959

Offset	Name	Туре	Reset	Description	See page
-	MR3	RO	0xB410	Ethernet PHY Management Register 3 – PHY Identifier 2	960
-	MR4	R/W	0x01E1	Ethernet PHY Management Register 4 – Auto-Negotiation Advertisement	961
-	MR5	RO	0x0001	Ethernet PHY Management Register 5 – Auto-Negotiation Link Partner Base Page Ability	963
-	MR6	RO	0x0000	Ethernet PHY Management Register 6 – Auto-Negotiation Expansion	965
-	MR16	RO	0x0040	Ethernet PHY Management Register 16 – Vendor-Specific	966
-	MR17	R/W	0x0002	Ethernet PHY Management Register 17 – Mode Control/Status	967
-	MR27	RO	-	Ethernet PHY Management Register 27 – Special Control/Status	969
-	MR29	RC	0x0000	Ethernet PHY Management Register 29 – Interrupt Status	970
-	MR30	R/W	0x0000	Ethernet PHY Management Register 30 – Interrupt Mask	972
-	MR31	R/W	0x0040	Ethernet PHY Management Register 31 – PHY Special Control/Status	974

Table 18-4. Ethernet Register Map (continued)

# 18.6 Ethernet MAC Register Descriptions

The remainder of this section lists and describes the Ethernet MAC registers, in numerical order by address offset. Also see "MII Management Register Descriptions" on page 954.

# Register 1: Ethernet MAC Raw Interrupt Status/Acknowledge (MACRIS/MACIACK), offset 0x000

The **MACRIS/MACIACK** register is the interrupt status and acknowledge register. On a read, this register gives the current status value of the corresponding interrupt prior to masking. On a write, setting any bit clears the corresponding interrupt status bit.

Ethernet MAC Raw Interrupt Status/Acknowledge (MACRIS/MACIACK) Base 0x4004.8000 Offset 0x000 Type RMMC: reset 0x0000 0000

Туре	R/W1C,	reset 0x0	000.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ĺ		1	1	1		I		rese	erved	1	1		1	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	 RO 0
	15	14	13	12	- 11	10	9	8	7	6	5	4	3	2	1	0
ſ	15	14	13	12	1	10	<del>, 1</del>	0	1	PHYINT	MDINT	4 RXER	FOV	TXEMP	TXER	RXINT
_ l					reserved				L							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:7		reser	ved	R	0	0	com	npatibilit	nould not y with futu across a r	ure produ	ucts, the	value of	a reserv	•	
	6		PHYINT R/W1C 0 PHY Interrupt													
								Val	ue Des	cription						
								1	the	enabled ir PHY mus jered this	t be read	l to deter				
								0	No i	nterrupt.						
								This	s bit is c	leared by	writing a	a 1 to it.				
	5		MDI	NT	R/V	V1C	0	MII	Transac	tion Com	plete					
								Val	ue Des	cription						
								1		ansaction cessfully.	(read or	write) oi	n the MII	interface	e has cor	npleted
								0	No i	nterrupt.						

This bit is cleared by writing a 1 to it.

Bit/Field	Name	Туре	Reset	Description
4	RXER	R/W1C	0	Receive Error
				<ul> <li>Value Description</li> <li>An error was encountered on the receiver. The possible errors that can cause this interrupt bit to be set are:</li> </ul>
				<ul> <li>A receive error occurs during the reception of a frame (100 Mbps only).</li> </ul>
				<ul> <li>The frame is not an integer number of bytes (dribble bits) due to an alignment error.</li> </ul>
				<ul> <li>The CRC of the frame does not pass the FCS check.</li> </ul>
				<ul> <li>The length/type field is inconsistent with the frame data size when interpreted as a length field.</li> </ul>
				0 No interrupt.
				This bit is cleared by writing a 1 to it.
3	FOV	R/W1C	0	FIFO Overrun
				<ul> <li>Value Description</li> <li>An overrun was encountered on the receive FIFO.</li> <li>No interrupt.</li> </ul>
				This bit is cleared by writing a 1 to it.
2	TXEMP	R/W1C	0	Transmit FIFO Empty
				<ul> <li>Value Description</li> <li>1 The packet was transmitted and that the TX FIFO is empty.</li> <li>0 No interrupt.</li> </ul>
				This bit is cleared by writing a 1 to it.
1	TXER	R/W1C	0	Transmit Error
				Value Description
				1 An error was encountered on the transmitter. The possible errors that can cause this interrupt bit to be set are:
				<ul> <li>The data length field stored in the TX FIFO exceeds 2032 decimal (buffer length - 16 bytes of header data). The frame is not sent when this error occurs.</li> </ul>
				<ul> <li>The retransmission attempts during the backoff process have exceeded the maximum limit of 16 decimal.</li> </ul>
				0 No interrupt.
				Writing a 1 to this bit clears it and resets the TX FIFO write pointer.

Bit/Field	Name	Туре	Reset	Description
0	RXINT	R/W1C	0	Packet Received
				Value Description
				<ol> <li>At least one packet has been received and is stored in the receiver FIFO.</li> </ol>
				0 No interrupt.

This bit is cleared by writing a 1 to it.

### Register 2: Ethernet MAC Interrupt Mask (MACIM), offset 0x004

This register allows software to enable/disable Ethernet MAC interrupts. Clearing a bit disables the interrupt, while setting the bit enables it.

#### Ethernet MAC Interrupt Mask (MACIM)

Base 0x4004.8000 Offset 0x004 Type R/W, reset 0x0000.007E

Туре	R/W, rese	et 0x000	0.007F													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	erved	1						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	ľ		1	r	reserved		т т		1	PHYINTM	MDINTM	RXERM	FOVM	TXEMPM	TXERM	RXINTM
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
В	it/Field		Nam	ne	Ту	be	Reset	Des	scription							
	31:7		reserv	ved	R	C	0	com	npatibilit	nould not y with futu across a r	ure prod	ucts, the	value o	f a reserv		
	6		PHYIN	ITM	R/	N	1	Mas	sk PHY	Interrupt						
								Val	ue Des	cription						
								1		nterrupt is n the <b>MA</b>			•		nen the I	PHYINT
								0		PHYINT i troller.	nterrupt	is suppre	essed ar	nd not ser	nt to the i	nterrupt
	5		MDIN	тм	R/	N	1	Mas	sk MII Ti	ransactio	n Compl	ete				
								Val	ue Des	cription						
								1		nterrupt is					hen the	MDINT
								0		MDINT in troller.	iterrupt i	s suppre:	ssed an	d not sen	t to the i	nterrupt
	4		RXE	RM	R/	N	1	Mas	sk Rece	ive Error						
								Val	ue Des	cription						
								1		nterrupt is ie <b>MACR</b>					ien the F	XXER bit
								0		RXER internation	errupt is	suppres	sed and	not sent	to the ir	nterrupt

Bit/Field	Name	Туре	Reset	Description			
3	FOVM	R/W	1	Mask FIFO Overrun			
				Value Description			
				1 An interrupt is sent to the interrupt controller when the FOV bit in the MACRIS/MACIACK register is set.			
				0 The FOV interrupt is suppressed and not sent to the interrupt controller.			
2	TXEMPM	R/W	1	Mask Transmit FIFO Empty			
				Value Description			
				1 An interrupt is sent to the interrupt controller when the TXEMP bit in the <b>MACRIS/MACIACK</b> register is set.			
				0 The TXEMP interrupt is suppressed and not sent to the interrupt controller.			
1	TXERM	R/W	1	Mask Transmit Error			
				Value Description			
				1 An interrupt is sent to the interrupt controller when the TXER bit in the MACRIS/MACIACK register is set.			
				0 The TXER interrupt is suppressed and not sent to the interrupt controller.			
0	RXINTM	R/W	1	Mask Packet Received			
				Value Description			
				1 An interrupt is sent to the interrupt controller when the RXINT bit in the <b>MACRIS/MACIACK</b> register is set.			
				0 The RXINT interrupt is suppressed and not sent to the interrupt controller.			

### Register 3: Ethernet MAC Receive Control (MACRCTL), offset 0x008

This register configures the receiver and controls the types of frames that are received.

It is important to note that when the receiver is enabled, all valid frames with a broadcast address of FF-FF-FF-FF-FF-FF-FF in the Destination Address field are received and stored in the RX FIFO, even if the AMUL bit is not set.

#### Ethernet MAC Receive Control (MACRCTL)

Offset	0x4004.8 t 0x008 R/W, rese	et 0x000			07		05					00	10	10	47	10
Г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
L	DO	DO	RO	RO		RO	RO	rese	RO	PO	PO		RO	RO	PO	PO
ype eset	RO 0	RO 0	0	0	RO 0	0 0	0 RU	RO 0	0	RO 0	RO 0	RO 0	0	0	RO 0	RO 0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•		 I	reserve	d			-	•	RSTFIFO	BADCRC	PRMS	AMUL	RXEN
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 1	R/W 0	R/W 0	R/W 0
В	it/Field		Nan	ne	Ту	be	Reset	Des	cription							
31:5			reser	RO		0x0000.000	Soft	Software should not rely on the value of a reserved bit. To provide								
							compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.									
	4		RSTF	R/W		0	Clear Receive FIFO									
								Valu	ue Desc	ription						
								1				O. The r			uld be cl	eared
								0	No e	ffect.						
								This	bit is au	tomatica	ally clea	red wher	read.			
												oled (RXE ce flushe				
3			BADO	R/	W	1	Ena	ble Reje	ct Bad C	CRC						
								Valu	ue Desc	ription						
								1	Enables the rejection of frames with an incorrectly calculated CRC. If a bad CRC is encountered, the RXER bit in the MACRIS register is set and the receiver FIFO is reset.							
								0	Disal CRC		rejectio	n of fram	es with a	n incorre	ectly cald	culated
2			PRM	ЛS	R/	W	0	Ena	ble Pron	niscuous	Mode					
								Valu	ue Desc	ription						
								1				s mode, cified De		•		ames,
								0				is mode, ition Add		g only fr	ames wi	th the

Bit/Field	Name	Туре	Reset	Description
1	AMUL	R/W	0	Enable Multicast Frames
				Value Description
				1 Enables the reception of multicast frames.
				0 Disables the reception of multicast frames.
0	RXEN	R/W	0	Enable Receiver
				Value Description
				1 Enables the Ethernet receiver.
				0 Disables the receiver. All frames are ignored.
## Register 4: Ethernet MAC Transmit Control (MACTCTL), offset 0x00C

This register configures the transmitter and controls the frames that are transmitted.

Base Offse	0x4004.8 t 0x00C					· · L)										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•	•			•		reserv	ed	•	•	•				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[		r	1	1	1	reserve	1 1	r		1	1	DUPLEX	reserved	CRC	PADEN	TXEN
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0
B	lit/Field		Nan	ne	Ту	ре	Reset	Desc	ription							
	31:5		reser	ved	R	0	0x0000.000	comp	atibility	with fut	ure proc	the value ducts, the odify-write	value of	a reser		
	4		DUPL	EX	R/	W	0	Enab	le Dupl	ex Mode	;					
								Value	e Desc	ription						
								1	Enat rece		ex mod	le, allowin	ng simulta	neous t	ransmiss	ion an
								0	Disa	bles Dup	lex mo	de.				
	3		reser	ved	R	0	0	comp	atibility	with fut	ure prod	the value ducts, the odify-write	value of	a reser		
	2		CR	С	R/	W	0	Enab	le CRC	Genera	tion					
								Value	e Desc	ription						
								1		oles the a e end of		ic genera ket.	tion of the	e CRC a	nd its pla	cemen
								0		frames p en into th		n the TX F	FIFO are	sent ex	actly as t	hey are
								Note	that thi	s bit sho	uld gen	erally be	set.			
	1		PAD	EN	R/	W	0	Enab	le Pack	ket Padd	ing					
								Value	e Desc	ription						
								1		oles the a num frar		tic paddin	ig of pack	ets that	do not m	leet the
								0	Disa	bles auto	omatic p	badding.				
								Note	that thi	s bit sho	uld gen	erally be	set.			

Ethernet MAC Transmit Control (MACTCTL)

Bit/Field	Name	Туре	Reset	Description
0	TXEN	R/W	0	Enable Transmitter
				Value Description
				1 Enables the transmitter.
				0 Disables the transmitter.

## Register 5: Ethernet MAC Data (MACDATA), offset 0x010

Important: This register is read-sensitive. See the register description for details.

This register enables software to access the TX and RX FIFOs.

Reads from this register return the data stored in the RX FIFO from the location indicated by the read pointer. The read pointer is then auto incremented to the next RX FIFO location. Reading from the RX FIFO when a frame has not been received or is in the process of being received returns indeterminate data and does not increment the read pointer.

Writes to this register store the data in the TX FIFO at the location indicated by the write pointer. The write pointer is then auto incremented to the next TX FIFO location. Writing more data into the TX FIFO than indicated in the length field results in the data being lost. Writing less data into the TX FIFO than indicated in the length field results in indeterminate data being appended to the end of the frame to achieve the indicated length. Attempting to write the next frame into the TX FIFO before transmission of the first has completed results in the data being lost.

Bytes may not be randomly accessed in either the RX or TX FIFOs. Data must be read from the RX FIFO sequentially and stored in a buffer for further processing. Once a read has been performed, the data in the FIFO cannot be re-read. Data must be written to the TX FIFO sequentially. If an error is made in placing the frame into the TX FIFO, the write pointer can be reset to the start of the TX FIFO by writing the TXER bit of the **MACIACK** register and then the data re-written.

#### Reads



#### Writes

Ethernet MAC Data (MACDATA)



## Register 6: Ethernet MAC Individual Address 0 (MACIA0), offset 0x014

This register enables software to program the first four bytes of the hardware MAC address of the Network Interface Card (NIC). The last two bytes are in **MACIA1**. The 6-byte Individual Address is compared against the incoming Destination Address fields to determine whether the frame should be received.

Туре	R/W, rese	et 0x0000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	MAC	OCT4	1	1 1			1 1		MAC	OCT3	1	I	1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	MAC	OCT2	1				1 1		MAC	OCT1	1	I	'
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:24		MACO	CT4	R/	w	0x00	MAG	C Addres	ss Octet	4					
										4 bits re dentify th	•			of the MA	C addre	ess used
	23:16		MACO	СТЗ	R/	W	0x00	MAG	C Addres	ss Octet :	3					
										3 bits re dentify th	•			the MAC	c addres	s used
	15:8		MACO	CT2	R/	W	0x00	MAG	C Addres	ss Octet 2	2					
										2 bits rep dentify th				of the MA	AC addre	ess used
	7:0		MACO	CT1	R/	w	0x00	MAG	C Addres	ss Octet	1					
										1 bits rentify the	•			he MAC	address	used to

Ethernet MAC Individual Address 0 (MACIA0)

Base 0x4004.8000

Offset 0x014 Type R/W, reset 0x0000.0000

## Register 7: Ethernet MAC Individual Address 1 (MACIA1), offset 0x018

This register enables software to program the last two bytes of the hardware MAC address of the Network Interface Card (NIC). The first four bytes are in **MACIA0**. The 6-byte IAR is compared against the incoming Destination Address fields to determine whether the frame should be received.

#### Ethernet MAC Individual Address 1 (MACIA1)

Base 0x4004.8000 Offset 0x018 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	I	i	1	1 1	rese	rved	1	1	1	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	MAC	OCT6		1 1			1		MAC	OCT5	1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit/Field Nan 31:16 reser			Ty R		Reset 0x0000	Soft		ould not v with futi	-				•		
								pres	served a	cross a r	ead-mo	-				
	15:8		MACO	CT6	R/	W	0x00	MAG	C Addres	ss Octet	6					
										6 bits re dentify e	•			the MA	C addres	s used
	7:0		MACO	CT5	R/	W	0x00	MAG	C Addres	ss Octet	5					
										5 bits re ntify the	•			he MAC	address	used to

## Register 8: Ethernet MAC Threshold (MACTHR), offset 0x01C

In order to increase the transmission rate, it is possible to program the Ethernet Controller to begin transmission of the next frame prior to the completion of the transmission of the current frame.

Caution – Extreme care must be used when implementing this function. Software must be able to guarantee that the complete frame is able to be stored in the transmission FIFO prior to the completion of the transmission frame.

This register enables software to set the threshold level at which the transmission of the frame begins. If the THRESH bits are set to 0x3F, which is the reset value, the early transmission feature is disabled, and transmission does not start until the NEWTX bit is set in the **MACTR** register.

Writing the THRESH field to any value besides 0x3F enables the early transmission feature. Once the byte count of data in the TX FIFO reaches the value derived from the THRESH bits as shown below, transmission of the frame begins. When the THRESH field is clear, transmission of the frame begins after 4 bytes (a single write) are stored in the TX FIFO. Each increment of the THRESH bit field waits for an additional 32 bytes of data (eight writes) to be stored in the TX FIFO. Therefore, a value of 0x01 causes the transmitter to wait for 36 bytes of data to be written while a value of 0x02 makes the wait equal to 68 bytes of written data. In general, early transmission starts when:

Number of Bytes  $\geq 4$  ((*THRESH* x 8) + 1)

Reaching the threshold level has the same effect as setting the NEWTX bit in the **MACTR** register. Transmission of the frame begins, and then the number of bytes indicated by the Data Length field is transmitted. Because underrun checking is not performed, if any event, such as an interrupt, delays the filling of the FIFO, the tail pointer may reach and pass the write pointer in the TX FIFO. In this event, indeterminate values are transmitted rather than the end of the frame. Therefore, sufficient bus bandwidth for writing to the TX FIFO must be guaranteed by the software.

If a frame smaller than the threshold level must be sent, the NEWTX bit in the **MACTR** register must be set with an explicit write, which initiates the transmission of the frame even though the threshold limit has not been reached.

If the threshold level is set too small, it is possible for the transmitter to underrun. If this occurs, the transmit frame is aborted, and a transmit error occurs. Note that in this case, the TXER bit in the **MACRIS** is not set, meaning that the CPU receives no indication that a transmit error happened.



#### Ethernet MAC Threshold (MACTHR)

Bit/Field	Name	Туре	Reset	Description
5:0	THRESH	R/W	0x3F	Threshold Value The THRESH bits represent the early transmit threshold. Once the amount of data in the TX FIFO exceeds the value represented by the above equation, transmission of the packet begins.

#### Register 9: Ethernet MAC Management Control (MACMCTL), offset 0x020

This register enables software to control the transfer of data to and from the MII Management registers in the Ethernet PHY layer. The address, name, type, reset configuration, and functional description of each of these registers can be found in Table 18-4 on page 928 and in "MII Management Register Descriptions" on page 954.

In order to initiate a *read* transaction from the MII Management registers, the WRITE bit must be cleared during the same cycle that the START bit is set.

In order to initiate a *write* transaction to the MII Management registers, the WRITE bit must be set during the same cycle that the START bit is set.

Base Offset	0x4004.8 : 0x020 R/W, rese		-		,		·									
г	31	30	29	28	27	26	25	24	23	22	21	20	19 1	18	17	16
					I				erved				I			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1			rese	rved					I	REGADR	1		reserved	WRITE	START
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0
В	it/Field		Nam	ne	Ту	be	Reset	Des	cription							
	31:8		reserv	ved	R	C	0x0000.00	con	npatibility	with fut		ucts, the	value of	erved bit a reserv on.		
	7:3		REGA	JDR	R/	w	0x0	The for t	he next l	bit field MII man	l represe	interfac	e transa	igement i ction. Re	•	address
								Not	e that an	y addres		not valid	in the re	egister ma	ap shoul	d not be
	2		reserv	ved	R	C	0	con	npatibility	with fut	•	ucts, the	value of	erved bit a reserv on.	•	
	1		WRI	TE	R/	W	0	MII	Register	Transa	ction Typ	е				
								Val	ue Desc	ription						
								1		next ope transac		the nex	t MII ma	nagemer	nt interfa	ce is a
								0		next ope transac		the nex	t MII ma	nagemer	nt interfa	ce is a

Ethernet MAC Management Control (MACMCTL)

Bit/Field	Name	Туре	Reset	Description
0	START	R/W	0	MII Register Transaction Enable
				Value Description
				1 The MII register located at REGADR is read (WRITE=0) or written (WRITE=1).
				0 No effect.

## Register 10: Ethernet MAC Management Divider (MACMDV), offset 0x024

This register enables software to set the clock divider for the Management Data Clock (MDC). This clock is used to synchronize read and write transactions between the system and the MII Management registers. The frequency of the MDC clock can be calculated from the following formula:

$$F_{mdc} = \frac{F_{ipclk}}{2 \times (MACMDV + 1)}$$

The clock divider must be written with a value that ensures that the MDC clock does not exceed a frequency of 2.5 MHz.

Ethernet MAC Management Divider (MACMDV)

Base 0x4004.8000 Offset 0x024 Type R/W, reset 0x0000.0080

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I	1			1 1	rese	erved	ſ	1	I		1	ſ	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		1	rese	rved I		1 1				I	D	IV			1
Туре	RO 0	RO	RO	RO	RO	RO	RO 0	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	U	0	0	0	0	0	0	0	I	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:8		reser	ved	R	0	0x0000.00	com	tware sho patibility served ac	with fut	ure produ	ucts, the	value of	a reserv	•	
	7:0		DIV	/	R/	W	0x80	Clo	ck Divide	r						
									DIV bits						IDC cloo	k used

# Register 11: Ethernet MAC Management Transmit Data (MACMTXD), offset 0x02C

This register holds the next value to be written to the MII Management registers.

#### Ethernet MAC Management Transmit Data (MACMTXD)

Base 0x4004.8000 Offset 0x02C Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		I	1	1		1 1	rese	rved							
Type Reset	RO 0	RO	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0						
Reset	U	0	U	0	U	U	U	U	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	•			1 1	ME	тх							
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	•			ne	Ту	ре	Reset	Des	cription							
	31:16		reser	ved	R	0	0x0000	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv		
	15:0		MDT	ГХ	R/	W	0x0000	MII	Register	Transmi	t Data					
									мртх bi agemen	•		data to b	e writter	n in the n	ext MII	

# Register 12: Ethernet MAC Management Receive Data (MACMRXD), offset 0x030

This register holds the last value read from the MII Management registers.

#### Ethernet MAC Management Receive Data (MACMRXD)

Base 0x4004.8000 Offset 0x030 Type R/W, reset 0x0000.0000

21																
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	T	1		ſ	т т	rese	rved	[	1	I		1	I	_
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ĺ		1	1	1			1 1	ME	I DRX		1	1		1	1	1
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
В	set 0 0 0 0 Bit/Field Name			ne	Ту	ре	Reset	Des	cription							
	Bit/Field Name 31:16 reserved			ved	R	0	0x0000	com	ware sho patibility served ac	with fut	ure prod	ucts, the	value of	a reserv	•	
	15:0		MDF	RΧ	R/	W	0x0000	The	Register MDRX bi	ts repres	sent the	data that	was rea	ad in the	previous	s MII

### Register 13: Ethernet MAC Number of Packets (MACNP), offset 0x034

This register holds the number of frames that are currently in the RX FIFO. When NPR is 0, there are no frames in the RX FIFO, and the RXINT bit is clear. When NPR is any other value, at least one frame is in the RX FIFO, and the RXINT bit in the **MACRIS** register is set.

**Note:** The FCS bytes are not included in the NPR value. As a result, the NPR value could be zero before the FCS bytes are read from the FIFO. In addition, a new packet could be received before the NPR value reaches zero. To ensure that the entire packet is received, either use the DriverLib EthernetPacketGet() API or compare the number of bytes received to the Length field from the frame to determine when the packet has been completely read.

Offse	0x4004.8 t 0x034 RO, rese	8000	.0000			. ,										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[		1	T	r	· · · · ·		1 1	rese	rved			1	r 1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	rese	rved	1 1		1 1			r	N	I PR	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field 31:6		Nan reser		Tyl Ri		Reset 0x0000.00	Soft corr	npatibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	5:0		NP	R	R	0	0x00	The Whi	NPR bits	R field is	nt the n	ve FIFO umber of than 0, th	•			

#### Ethernet MAC Number of Packets (MACNP)

## Register 14: Ethernet MAC Transmission Request (MACTR), offset 0x038

This register enables software to initiate the transmission of the frame currently located in the TX FIFO. Once the frame has been transmitted from the TX FIFO or a transmission error has been encountered, the NEWTX bit is automatically cleared.

#### Ethernet MAC Transmission Request (MACTR)

Base Offse	0x4004.8 t 0x038 R/W, rese	3000		on roq			/									
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1	[	1	I			1 1	reser	ved	ſ	ſ	I		Γ	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		r	1	1			1 1	reserved		[		1		1	1	NEWTX
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Desc	cription							
	31:1		reser	ved	R	0 (	0x0000.000	comp	patibility	with futu	ure produ	he value ucts, the lify-write	value of	a reserv		vide hould be
	0		NEW	тх	R/	W	0	New	Transm	ission						
								Valu	ie Desc	ription						
								1		tes an E ed in the		ransmiss ).	sion once	e the pao	cket has	been
								0	The	ransmis	sion has	complet	ed.			
								lf ea	rly trans	mission	is being	used (se	e the M	ACTHR	register	), this bit

If early transmission is being used (see the **MACTHR** register), this bit does not need to be set.

Ethernet MAC LED Encoding (MACLED)

## Register 15: Ethernet MAC LED Encoding (MACLED), offset 0x040

This register enables software to select the source that causes the LED1 and LED0 signal to toggle.

Offse	0x4004.8 t 0x040 R/W, rese	et 0x0000														
ſ	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								resei					ı			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	rese	rved	ı		LE	ED1			rese	rved	ſ		LE	D0	1
Type Reset	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 1	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
10001	0	Ū	Ū	Ū	Ū	Ū	Ŭ	•	0	Ŭ	Ū	Ū	Ū	Ū	Ŭ	Ū
E	it/Field		Nam	ne	Ту	ре	Reset	Desc	cription							
	31:12		reser	ved	R	0	0	com	patibility	with futu	ure prod	ucts, the	of a reso value of operatio	a reserv		
	11:8		LED	01	R	W	0x1	LED	1 Sourc	е						
								The	LED1 fie	eld selec	ts the so	urce tha	it toggles	the LEI	o1 signal	-
								Valu	ie De	escription	า					
								0x0	Lir	nk OK						
								0x1	RX	C or TX A	Activity (I	Default L	.ED1)			
										ote that w tended b			ctivity sto	ops, the I	LED out	out is
								0x2-	-0x4 Re	eserved						
								0x5	10	0BASE-	TX mode	9				
								0x6	10	BASE-T	mode					
								0x7	Fu	II-Duple	ĸ					
								0x8		nk OK &	Blink=R	K or TX	Activity			
								0x9	-0xF Re	eserved						
	7:4		reser	ved	R	0	0x0				ure prod		of a resolution			

July 03, 2014

preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
3:0	LED0	R/W	0x0	LED0 Source
				The LED0 field selects the source that toggles the LED0 signal.
				Value Description
				0x0 Link OK (Default LED0)
				0x1 RX or TX Activity
				Note that when RX or TX activity stops, the LED output is extended by 128 ms.
				0x2-0x4 Reserved
				0x5 100BASE-TX mode
				0x6 10BASE-T mode
				0x7 Full-Duplex
				0x8 Link OK & Blink=RX or TX Activity
				0x9-0xF Reserved

Ethorpot DUV MDIV (MDIV)

## Register 16: Ethernet PHY MDIX (MDIX), offset 0x044

This register enables the transmit and receive lines to be reversed in order to implement the MDI/MDI-X functionality. Software can implement the MDI/MDI-X configuration by using any available timer resource such as SysTick (see "System Timer (SysTick)" on page 122 for more information) to implement this functionality. Once the Ethernet Controller has been configured and enabled, software should check to see if the LINK bit in the **MR1** register has been set within approximately 1 s; if not, set the EN bit of the **MDIX** register to switch the reverse the transmit and receive lines to the PHY layer. Software should check the LINK bit again after approximately another 1 s and if no link has been established, the EN bit should be cleared. Software must continue to change the termination back and forth by setting and clearing the EN bit every 1 s until a link is established.

Ethe	ernet Pl	HY MD	IX (MDI	X)												
Offse	0x4004.8 t 0x044 R/W, res		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[		I	1	1	, , , , , , , , , , , , , , , , , , ,		1 1		rved			1		1	r	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset										0		0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•	•	 I		•	reserved	1			•			•	EN
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0
Resei	0	0	0	0	0	U	U	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:1		reser	ved	R	) C	0x0000.00	com	ware sho patibility served a	with futu	ure prod	ucts, the	value of	a reserv		
	0		EN	1	R/	W	0	MDI	i/MDI-X i	Enable						
								Valu	ue Desc	ription						
								1	is red	ceived or	n the trai	eive signa nsmit sig ceive sigr	nals TXC	DP and T	XON; dat	
								0	No e	ffect.						

## 18.7 MII Management Register Descriptions

The *IEEE 802.3 standard* specifies a register set for controlling and gathering status from the PHY layer. The registers are collectively known as the MII Management registers. The **Ethernet MAC Management Control (MACMCTL)** register is used to access the MII Management registers, see page 945. All addresses given are absolute. Addresses not listed are reserved; these addresses should not be written to and any data read should be ignored. Also see "Ethernet MAC Register Descriptions" on page 929.

# Register 17: Ethernet PHY Management Register 0 – Control (MR0), address 0x00

This register enables software to configure the operation of the PHY layer. The default settings of these registers are designed to initialize the Ethernet Controller to a normal operational mode without configuration.

Ethernet PHY Management Register 0 – Control (MR0)

Base 0x4004.8000

Address 0x00 Type R/W, reset 0x1000 15 14 13 12 11 10 9 8 7 6 5 3 2 0 RESET LOOPBK SPEEDSL ANEGEN PWRDN ISO RANEG DUPLEX COLT reserved R/W Туре Reset 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description 15 RESET R/W 0 **Reset Registers** Value Description The PHY layer registers reset to their default state and the 1 internal state machines are reinitialized. 0 No effect. Once the reset operation has completed, this bit is automatically cleared by hardware. LOOPBK R/W Loopback Mode 14 0 Value Description Enables the Loopback mode of operation. The receiver ignores 1 external inputs and receives the data that is transmitted by the transmitter. 0 No effect. 13 SPEEDSL R/W 0 Speed Select Value Description 1 Enables the 100 Mbps mode of operation (100BASE-TX). 0 Enables the 10 Mbps mode of operation (10BASE-T). 12 ANEGEN R/W Auto-Negotiation Enable 1 Value Description 1 Enables the auto-negotiation process. 0 No effect.

Bit/Field	Name	Туре	Reset	Description
11	PWRDN	R/W	0	Power Down
				Value Description
				<ul> <li>The PHY layer is configured to be in a low-power consuming state. All data on the data inputs is ignored.</li> </ul>
				0 No effect.
10	ISO	R/W	0	Isolate
				Value Description
				1 The transmit and receive data paths are isolated and all data being transmitted and received is ignored.
				0 No effect.
9	RANEG	R/W	0	Restart Auto-Negotiation
				Value Description
				1 Restarts the auto-negotiation process.
				0 No effect.
				Once the restart has initiated, this bit is automatically cleared by hardware.
8	DUPLEX	R/W	0	Set Duplex Mode
				Value Description
				1 Enables the Full-Duplex mode of operation. This bit can be set by software in a manual configuration process or by the auto-negotiation process.
				0 Enables the Half-Duplex mode of operation.
				Note that in 10BASE-T half-duplex mode, the transmitted data is looped back on the receive path.
7	COLT	R/W	0	Collision Test
				Value Description
				1 Enables the Collision Test mode of operation.
				0 No effect.
				The COLT bit is set after the initiation of a transmission and is cleared once the transmission is halted.
6:0	reserved	R/W	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. These bits should always be written as zero.

# Register 18: Ethernet PHY Management Register 1 – Status (MR1), address 0x01

This register enables software to determine the capabilities of the PHY layer and perform its initialization and operation appropriately.

Ethernet PHY Management Register 1 – Status (MR1)

Base 0x4004.8000

Address 0x01 Type RO, reset 0x7809 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 100X H ANEGC RFAULT ANEGA 100X F 10T F 10T H reserved LINK JAB EXTD eserve RO RC RO RO RC RO Type Reset 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 **Bit/Field** Name Type Reset Description 15 RO 0 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. RO 14 100X\_F 1 100BASE-TX Full-Duplex Mode Value Description 1 The Ethernet Controller is capable of supporting 100BASE-TX Full-Duplex mode. 0 The Ethernet Controller is not capable of supporting 100BASE-TX Full-Duplex mode. 13 100X\_H RO 100BASE-TX Half-Duplex Mode 1 Value Description 1 The Ethernet Controller is capable of supporting 100BASE-TX Half-Duplex mode. 0 The Ethernet Controller is not capable of supporting 100BASE-TX Half-Duplex mode. 12 10T\_F RO 1 10BASE-T Full-Duplex Mode Value Description 1 The Ethernet Controller is capable of supporting 10BASE-T Full-Duplex mode. 0 The Ethernet Controller is not capable of supporting 10BASE-T Full-Duplex mode. 11 10T\_H RO 10BASE-T Half-Duplex Mode 1 Value Description The Ethernet Controller is capable of supporting 10BASE-T 1 Half-Duplex mode. 0 The Ethernet Controller is not capable of supporting 10BASE-T Half-Duplex mode.

Bit/Field	Name	Туре	Reset	Description
10:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	ANEGC	RO	0	Auto-Negotiation Complete
				Value Description
				1 The auto-negotiation process has been completed and that the extended registers defined by the auto-negotiation protocol are valid.
				0 The auto-negotiation process is not complete.
4	RFAULT	RC	0	Remote Fault
				Value Description
				1 A remote fault condition has been detected.
				0 A remote fault condition has not been detected.
				This bit remains set until it is read, even if the condition no longer exists.
3	ANEGA	RO	1	Auto-Negotiation
				Value Description
				1 The Ethernet Controller has the ability to perform auto-negotiation.
				0 The Ethernet Controller does not have the ability to perform auto-negotiation.
2	LINK	RO	0	Link Made
				Value Description
				1 A valid link has been established by the Ethernet Controller.
				0 A valid link has not been established by the Ethernet Controller.
1	JAB	RC	0	Jabber Condition
				Value Description
				1 A jabber condition has been detected by the Ethernet Controller.
				0 A jabber condition has not been detected by the Ethernet Controller.
				This bit remains set until it is read, even if the jabber condition no longer exists.
0	EXTD	RO	1	Extended Capabilities
				Value Description
				1 The Ethernet Controller provides an extended set of capabilities that can be accessed through the extended register set.
				0 The Ethernet Controller does not provide extended capabilities.

# Register 19: Ethernet PHY Management Register 2 – PHY Identifier 1 (MR2), address 0x02

This register, along with **MR3**, provides a 32-bit value indicating the manufacturer, model, and revision information.

#### Ethernet PHY Management Register 2 – PHY Identifier 1 (MR2)

Base 0x4004.8000 Address 0x02 Type RO, reset 0x0161 15 14 13 12 11 10 9 8 7 6 5 OUI[21:6] RO Туре 0 0 0 0 0 0 1 Reset 0 0 1 1 **Bit/Field** Name Туре Reset Description 15:0 OUI[21:6] RO 0x0161

Organizationally Unique Identifier[21:6] This field, along with the OUI[5:0] field in MR3, makes up the Organizationally Unique Identifier indicating the PHY manufacturer.

4

RO

0

3

RO

0

2

RO

0

1

RO

0

0

RO

1

# Register 20: Ethernet PHY Management Register 3 – PHY Identifier 2 (MR3), address 0x03

This register, along with **MR2**, provides a 32-bit value indicating the manufacturer, model, and revision information.

Ethernet PHY Management Register 3 – PHY Identifier 2 (MR3)

Base 0x4004.8000 Address 0x03 Type RO, reset 0xB410



# Register 21: Ethernet PHY Management Register 4 – Auto-Negotiation Advertisement (MR4), address 0x04

This register provides the advertised abilities of the Ethernet Controller used during auto-negotiation. Bits 8:5 represent the Technology Ability Field bits. This field can be overwritten by software to auto-negotiate to an alternate common technology. Writing to this register has no effect until auto-negotiation is re-initiated by setting the RANEG bit in the **MR0** register.

Addre	ess 0x04 R/W, res															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	NP	reserved	RF		reser	ved	1	A3	A2	A1	A0			S		'
Type Reset	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 1	R/W 1	R/W 1	R/W 1	RO 0	RO 0	RO 0	RO 0	RO 1
B	lit/Field		Nan	ne	Тур	be	Reset	Des	cription							
	15		NF	þ	R	C	0	Nex	t Page							
								Val	ue Desc	ription						
								1	provi			•	able of N tion on tl	0		nges to
								0	The	Ethernet	Controlle	er is not c	apable c	of Next Pa	age excl	nanges.
	14		reser	ved	R	C	0	com	patibility	with fut	ure produ	ucts, the	of a rese value of operatio	a reserv		
	13		RF	=	R/	N	0	Ren	note Fau	It						
								Val	ue Desc	ription						
								1		ates to ti encoun		artner tha	at a Rem	note Faul	lt conditi	ion has
								0	No F	lemote F	ault con	dition ha	s been e	encounte	red.	
	12:9		reser	ved	R	C	0x0	com	npatibility	with fut	ure produ	ucts, the	of a rese value of operatio	a reserv		
	8		A3	3	R/	N	1	Tec	hnology	Ability Fi	eld [3]					
								Val	ue Desc	ription						
								1	The signa is no	Ethernet aling prot t used, t	tocol. If s his bit ca	oftware in be clea	orts the 1 wants to ared and in the <b>M</b>	ensure auto-ne	that this gotiatior	mode
								0			Controll gnaling p		not supp	ort the 1	00Base-	-TX

Ethernet PHY Management Register 4 – Auto-Negotiation Advertisement (MR4)

Base 0x4004.8000

Bit/Field	Name	Туре	Reset	Description
7	A2	R/W	1	Technology Ability Field [2]
				Value Description
				1 The Ethernet Controller supports the 100Base-TX half-duplex signaling protocol. If software wants to ensure that this mode is not used, this bit can be cleared and auto-negotiation re-initiated with the RANEG bit in the <b>MR0</b> register.
				0 The Ethernet Controller does not support the 100Base-TX half-duplex signaling protocol.
6	A1	R/W	1	Technology Ability Field [1]
				Value Description
				1 The Ethernet Controller supports the 10BASE-T full-duplex signaling protocol. If software wants to ensure that this mode is not used, this bit can be cleared and auto-negotiation re-initiated with the RANEG bit in the <b>MR0</b> register.
				0 The Ethernet Controller does not support the 10BASE-T full-duplex signaling protocol.
5	A0	R/W	1	Technology Ability Field [0]
				Value Description
				1 The Ethernet Controller supports the 10BASE-T half-duplex signaling protocol. If software wants to ensure that this mode is not used, this bit can be cleared and auto-negotiation re-initiated with the RANEG bit in the <b>MR0</b> register.
				0 The Ethernet Controller does not support the 10BASE-T half-duplex signaling protocol.
4:0	S	RO	0x1	Selector Field This field encodes 32 possible messages for communicating between Ethernet Controllers. This field is hard-coded to 0x01, indicating that the Stellaris Ethernet Controller is <i>IEEE 802.3</i> compliant.

# Register 22: Ethernet PHY Management Register 5 – Auto-Negotiation Link Partner Base Page Ability (MR5), address 0x05

This register provides the advertised abilities of the link partner's Ethernet Controller that are received and stored during auto-negotiation.

Ethernet PHY Management Register 5 – Auto-Negotiation Link Partner Base Page Ability (MR5)

Addre	0x4004.8 ess 0x05 RO, rese															
г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	NP	ACK	RF				A							S		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	15		NP		R	0	0		t Page							
									ue Desc							
								1	exch	anges to		more de	ontroller is tailed info	•		
								0		ink partı exchan		ernet Co	ontroller i	s not cap	bable of	Next
	14		ACI	<	R	0	0	Ackı	nowledge	9						
								Valu	ue Desc	ription						
								1					uccessfu luring au	-		ink
								0					ot receiv o-negotia		nk partne	er's
	13		RF		R	0	0	Rem	note Fau	lt						
								Valu	ue Desc	ription						
								1		ink partr encoun		icating th	nat a Rer	note Fau	ult condit	ion has
								0		•	ner is no countere		ng that a	Remote	Fault co	ondition
	12:5		А		R	0	0x00	Tech	nology /	Ability Fi	eld					
								Ethe [12:	ernet Cor 9] descri	ntroller.	See the lions that	MR4 reg are not	igies that ister for o impleme 802.3 s	definition nted on	ns. Note the Stell	that bits aris

Bit/Field	Name	Туре	Reset	Description	
4:0	S	RO	0x01	Selector Field This field encodes p Ethernet Controllers	ossible messages for communicating between
				Value	Description
				0x00	Reserved
				0x01	IEEE Std 802.3
				0x02	IEEE Std 802.9 ISLAN-16T
				0x03	IEEE Std 802.5
				0x04	IEEE Std 1394
				0x05–0x1F	Reserved

#### Register 23: Ethernet PHY Management Register 6 – Auto-Negotiation Expansion (MR6), address 0x06

This register enables software to determine the auto-negotiation and next page capabilities of the Ethernet Controller and the link partner after auto-negotiation.

Ethernet PHY Management Register 6 – Auto-Negotiation Expansion (MR6)

Base 0x4004.8000 Address 0x06

Type RO, rese	et 0x0000
15	14

71	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Γ	ľ	1	[	·		reserved	r r		r	ſ	1	PDF	LPNPA	reserved	PRX	LPANEGA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RC 0	RO 0	RO 0	RC 0	RO 0
В	it/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	15:5		reser	ved	R	0	0x000	com	patibility	with futu	ure prod	ucts, the				vide hould be
	4		PD	F	R	С	0	Para	allel Dete	ection Fa	ault					
								1 0	Only	than on one tech		was det	ected at	ed at link link up.	up.	
	3		LPN	PA	R	0	0	Link	Partner	is Next I	Page Ab	le				
								Valı 1 0		ink partr				next pag		
	2		reser	ved	R	0	0	com	patibility	with futu	ure prod	ucts, the				vide hould be
	1		PR	х	R	с	0	New	/ Page F	eceived						
								1 0	A ne	, w page h w page ł	aas been has not b ally clear	been rec	eived.	e link par	iner and	d stored.
	0		LPANI	EGA	R	0	0		ue Desc The	ription ink partr		abled to	support	auto-neg port auto-		

# Register 24: Ethernet PHY Management Register 16 – Vendor-Specific (MR16), address 0x10

This register contains a silicon revision identifier.

#### Ethernet PHY Management Register 16 – Vendor-Specific (MR16)

Base 0x4004.8000 Address 0x10 Type RO, reset 0x0040

	,															
	15 14 13 12			12	11	10	9	8	7	6	5	4	3	2	1	0
	ſ		rese	rved				SR I					rese	erved		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	15:10		reserv	ved	R	0	0x0000.0	com		with futu	ure prod	ucts, the	value of	erved bit a reserv on.	•	
	9:6		SR	ł	R	0	0x1	Silic	on Revis	sion Iden	ntifier					
								This	field cor	ntains th	e four-bi	t identifie	er for the	silicon r	evision.	
	5:0		reserv	ved	R	0	0x00	com		with futu	ure prod	ucts, the	value of	erved bit a reserv on.	•	

# Register 25: Ethernet PHY Management Register 17 – Mode Control/Status (MR17), address 0x11

This register provides the means for controlling and observing various PHY layer modes.

Ethernet PHY Management Register 17 – Mode Control/Status (MR17)

Base 0x4004.8000 Address 0x11 Type R/W, reset 0x0002

iype																				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
	reserved	FASTRIP	EDPD	reserved	LSQE	res	erved	FASTEST		•	reserved	•		FGLS	ENON	reserved				
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 1	R/W 0				
10000	<sup>c</sup>	°,	Ū	0	°,	Ū	Ū	Ū	Ū			Ū		<sup>o</sup>		Ū				
I	Bit/Field	eld Name Type Reset							Description											
	15 reserved					W	0	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
Important: Thi ope									t: This b opera		always b	e written	with a 0	to ensur	e proper					
	14		FAST	RIP	R/	W	0	10-E	BASE-T	Fast Mo	de Enab	le								
								Valu	ue Deso	cription										
								1												
								0												
	13		EDF	PD	R/	W	0	Ena	ble Ene	rgy Dete	ct Power	Down								
								Valu	ue Deso	cription	tion									
								1	1 Enables the Energy Detect Power Down mode.											
								0	0 No effect.											
12 reserved R/W 0 Software should compatibility witi preserved acros							with fut	ure prod	ucts, the	value of	a reserv									
								Imp	oortan	t: This b opera		always b	e written	with a 0	to ensur	e proper				
	11		LSC	ΩE	R/	W	0	Low	Squelc	h Enable	!									
								Valu	ue Deso	cription										
	1 Enables a low levels.								ver thres	hold mea	aning mo	re sensit	ivity to th	e signal						
								0	No e	ffect.										
	10:9		reser	ved	R	0	0	com	patibility	ould not / with futi cross a r	ure prod	ucts, the	value of	a reserv						

Bit/Field	Name	Туре	Reset	Description
8	FASTEST	R/W	0	Auto-Negotiation Test Mode
				<ul><li>Value Description</li><li>1 Enables the Auto-Negotiation Test mode.</li><li>0 No effect.</li></ul>
7:3	reserved	R/W	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
				<b>Important:</b> This bit must always be written with a 0 to ensure proper operation.
2	FGLS	R/W	0	Force Good Link Status
				Value Description
				1 Forces the 100BASE-T link to be active.
				0 No effect.
				<b>Note:</b> This bit should only be set when testing.
1	ENON	RO	1	Energy On
				Value Description
				1 Energy is detected on the line.
				0 Valid energy has not been detected on the line within 256 ms.
				This bit is set by a hardware reset, but is unaffected by a software reset.
0	reserved	R/W	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
				<b>Important:</b> This bit must always be written with a 0 to ensure proper operation.

# Register 26: Ethernet PHY Management Register 27 – Special Control/Status (MR27), address 0x1B

This register shows the status of the 10BASE-T polarity.

Ethernet PHY Management Register 27 – Special Control/Status (MR27)

Base 0x4004.8000 Address 0x1B Type RO, reset -

Туре	RO, reset	-																	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	r		1	1	1	reserved	т т				1	XPOL	reserved						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
Reber	Ū	Ū	0	Ũ	Ŭ	0	Ū	Ũ	0	0	Ũ	0	0	0	Ŭ	0			
Bit/Field			Nam	ne	Туре		Reset	Des	Description										
15:5			reserv	ved	d RO		0x000	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
	4		XPC	DL	RO (		0	Pola	Polarity State of 10 BASE-T										
								Valu	ue Desc	ription									
								1	The <sup>2</sup>	0BASE	-T is rev	ersed po	larity.						
								0	The '	I0BASE	-T is nor	mal pola	rity.						
	3:0 reserved				R	0	0x0	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•				

#### Register 27: Ethernet PHY Management Register 29 – Interrupt Status (MR29), address 0x1D

This register contains information about the source of PHY layer interrupts. Reading this register clears any bits that are set. The PHYINT bit is set in the MACRIS/MACIACK register whenever any of the bits in this register are set.

Ethernet PHY Management Register 29 – Interrupt Status (MR29)

Base 0x4004.8000

Address 0x1D Type RC, reset 0x0000

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
				rese	rved				EONIS	ANCOMPIS	RFLTIS	LDIS	LPACKIS	PDFIS	PRXIS	reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RC 0	RC 0	RC 0	RC 0	RC 0	RC 0	RC 0	RO 0	
В	it/Field		Nam	e	Тур	е	Reset	Description									
	15:8		reserv	ved	RC	)	0x00	com	oftware should not rely on the value of a reserved bit. To prompatibility with future products, the value of a reserved bit reserved across a read-modify-write operation.								
	7		EON	IS	RC		0	ENE	ERGYON	N Interrup	ot						
								Val	ue Desc	cription							
								1		nterrupt h e <b>MR17</b> r		genera	ted due to	o the EN	ON bit be	eing set	
								0	No ir	nterrupt.	-						
								This	bit is cl	eared by	reading	the valu	le.				
	6		ANCON	/IPIS	RC		0	Auto	o-Negoti	ation Cor	nplete Ir	nterrupt					
								Val	ue Desc	cription							
								1		nterrupt h otiation.	as been	genera	ted due to	o the co	mpletion	of auto	
								0		nterrupt.							
								This	s bit is cl	eared by	reading	the valu	le.				
	5		RFLT	IS	RC		0	Ren	note Fau	It Interru	pt						
								Val	ue Desc	cription							
								1		nterrupt h ote Fault		genera	ted due t	o the de	tection o	fa	
								0	No ir	nterrupt.							
								This	bit is cl	eared by	reading	the valu	le.				
	4		LDI	S	RC		0	Link	Down I	nterrupt							
								Value Description									
								1 An interrupt has been generated because the LINK bit in <b>MR1</b> is clear.								in <b>MR1</b>	
								0	No ir	nterrupt.							
								This bit is cleared by reading the value.									

Bit/Field	Name	Туре	Reset	Description
3	LPACKIS	RC	0	Auto-Negotiation LP Acknowledge
				Value Description
				An interrupt has been generated due to the reception of an acknowledge message from the link partner during auto-negotiation.
				0 No interrupt.
				This bit is cleared by reading the value.
2	PDFIS	RC	0	Parallel Detection Fault
				Value Description
				1 An interrupt has been generated due to the detection of a parallel detection fault during auto negotiation.
				0 No interrupt.
				This bit is cleared by reading the value.
1	PRXIS	RC	0	Auto Negotiation Page Received
				Value Description
				1 An interrupt has been generated due to the reception of an auto negotiation page from the link partner.
				0 No interrupt.
				This bit is cleared by reading the value.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

# Register 28: Ethernet PHY Management Register 30 – Interrupt Mask (MR30), address 0x1E

This register enables interrupts to be generated by the various sources of PHY layer interrupts.

Ethernet PHY Management Register 30 – Interrupt Mask (MR30)

Base 0x4004.8000 Address 0x1E Type R/W, reset 0x0000

туре	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ſ	10	14	1	I	rved	10	<del>, , , ,</del>	0	, EONIM		RFLTIM	LDIM	LPACKIM	PDFIM	PRXIM	reserved			
<b>Т</b> уре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
В	Bit/Field Name Type							Description											
	15:8	reserved			R	C	0x00	com	oftware should not rely on the value of a reserved bit. To provide ompatibility with future products, the value of a reserved bit should be reserved across a read-modify-write operation.										
	7		EON	IM	R/\	N	0	ENE	RGYO	N Interrup	ot Enable	ed							
								Valu	ue Des	cription									
								1		nterrupt is the MR2			•	troller w	hen the	EONIS			
								0		EONIS in roller.	terrupt is	s suppre	essed and	l not sen	it to the i	nterrupt			
	6		ANCON	ЛРIМ	R/	N	0	Auto	-Negotiation Complete Interrupt Enabled										
								Value Description											
								1		nterrupt is OMPIS bi			•		hen the				
								0 The ANCOMPIS interrupt is sup interrupt controller.						pressed and not sent to the					
	5		RFLT	ΊM	R/\	N	0	Rem	note Fau	ult Interru	pt Enabl	ed							
								Valu	ue Des	cription									
								1		nterrupt is the <b>MR2</b>			•	roller wł	hen the I	RFLTIS			
								0		RFLTISİ <b>roller</b> .	nterrupt	is suppr	essed and	d not ser	nt to the i	nterrupt			
	4		LDII	М	R/\	N	0	Link	Down I	nterrupt E	Enabled								
								Valu	le Des	cription									
								1		nterrupt is e <b>MR29</b> r			rrupt cont	roller wh	nen the I	LDIS bit			
								0		LDIS inte roller.	errupt is	suppres	ssed and	not sent	t to the ir	nterrupt			
Bit/Field	Name	Туре	Reset	Description															
-----------	----------	------	-------	---															
3	LPACKIM	R/W	0	Auto-Negotiation LP Acknowledge Enabled															
				Value Description															
				1 An interrupt is sent to the interrupt controller when the LPACKIS bit in the <b>MR29</b> register is set.															
				0 The LPACKIS interrupt is suppressed and not sent to the interrupt controller.															
2	PDFIM	R/W	0	Parallel Detection Fault Enabled															
				Value Description															
				1 An interrupt is sent to the interrupt controller when the PDFIS bit in the <b>MR29</b> register is set.															
				0 The PDFIS interrupt is suppressed and not sent to the interrupt controller.															
1	PRXIM	R/W	0	Auto Negotiation Page Received Enabled															
				Value Description															
				1 An interrupt is sent to the interrupt controller when the PRXIS bit in the <b>MR29</b> register is set.															
				0 The PRXIS interrupt is suppressed and not sent to the interrupt controller.															
0	reserved	R/W	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.															

# Register 29: Ethernet PHY Management Register 31 – PHY Special Control/Status (MR31), address 0x1F

This register provides special control and status for the PHY layer.

Ethernet PHY Management Register 31 – PHY Special Control/Status (MR31)

Base 0x4004.8000 Address 0x1F Type R/W, reset 0x0040

iype	45		10	10		40	0	0	-	0	-		0	•		0
	15	14	13		11 T	10	9	8 reserved	7	6	5	4	3 SPEED	2	1 reserved	0 SCRDIS
Tuno	R/W	reserved R/W	R/W	AUTODONE	RO	RO	RO	reserved RO	RO	RO	RO	RO	RO	RO	R/W	R/W
Type Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nar	ne	Тур	be	Reset	Desc	ription							
	15:13		reser	ved	R/\	N	0x0	comp	oatibility	with fut	ure prod	ucts, the	e of a rese e value of e operatio	a reser		
								Imp	ortant		bit field r er operat		ays be wi	ritten wi	ith a 0 to	ensure
	12		AUTOE	DONE	R	С	0	Auto	Negotia	ition Do	ne					
								Valu	e Desc	ription						
								1	Auto	negotia	tion is co	omplete.				
								0	Auto	negotia	tion is no	ot compl	ete.			
	11:5		reser	ved	R	C	0	comp	oatibility	with fut	ure prod	ucts, the	e of a rese e value of e operatio	a reser		
	4:2		SPE	ED	R	C	0x0	HCD	Speed	Value						
								Valu	е		Des	cription				
								0x0			Res	erved				
								0x1			10B	ASE-T	half duple	(		
								0x2			100	BASE-T	half duple	ex		
								0x3-	0x4		Res	erved				
								0x5			10B	ASE-T	full duplex			
								0x6			100	BASE-T	full duple	x		
								0x7			Res	erved				
	1		reser	ved	R۸	N	0	comp	oatibility	with fut	ure prod	ucts, the	e of a rese e value of e operatio	a reser	•	
	0		SCR	DIS	R/\	N	0	Scra	mble Dis	sable						
								Valu	e Desc	ription						
								1			a scram	oling.				
								0			scramb	-				
												J				

# **19** Universal Serial Bus (USB) Controller

The Stellaris<sup>®</sup> USB controller operates as a full-speed or low-speed function controller during point-to-point communications with USB Host, Device, or OTG functions. The controller complies with the USB 2.0 standard, which includes SUSPEND and RESUME signaling. 32 endpoints including two hard-wired for control transfers (one endpoint for IN and one endpoint for OUT) plus 30 endpoints defined by firmware along with a dynamic sizable FIFO support multiple packet queueing. µDMA access to the FIFO allows minimal interference from system software. Software-controlled connect and disconnect allows flexibility during USB device start-up. The controller complies with OTG standard's session request protocol (SRP) and host negotiation protocol (HNP).

The Stellaris USB module has the following features:

- Complies with USB-IF certification standards
- USB 2.0 full-speed (12 Mbps) and low-speed (1.5 Mbps) operation with integrated PHY
- 4 transfer types: Control, Interrupt, Bulk, and Isochronous
- 32 endpoints
  - 1 dedicated control IN endpoint and 1 dedicated control OUT endpoint
  - 15 configurable IN endpoints and 15 configurable OUT endpoints
- 4 KB dedicated endpoint memory: one endpoint may be defined for double-buffered 1023-byte isochronous packet size
- VBUS droop and valid ID detection and interrupt
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
  - Separate channels for transmit and receive for up to three IN endpoints and three OUT endpoints
  - Channel requests asserted when FIFO contains required amount of data

# 19.1 Block Diagram





# **19.2** Signal Description

The following table lists the external signals of the USB controller and describes the function of each. Some USB controller signals are alternate functions for some GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for these USB signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 427) should be set to choose the USB function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 445) to assign the USB signal to the specified GPIO port pin. The USB0VBUS and USB0ID signals are configured by clearing the appropriate DEN bit in the **GPIO Digital Enable (GPIODEN)** register. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOS)" on page 404. The remaining signals (with the word "fixed" in the Pin Mux/Pin Assignment column) have a fixed pin assignment and function.

Note: When used in OTG mode, USB0VBUS and USB0ID do not require any configuration as they are dedicated pins for the USB controller and directly connect to the USB connector's VBUS and ID signals. If the USB controller is used as either a dedicated Host or Device, the DEVMODOTG and DEVMOD bits in the USB General-Purpose Control and Status (USBGPCS) register can be used to connect the USB0VBUS and USB0ID inputs to fixed levels internally, freeing the PB0 and PB1 pins for GPIO use. For proper self-powered Device operation, the VBUS value must still be monitored to assure that if the Host removes VBUS, the self-powered Device disables the D+/D- pull-up resistors. This function can be accomplished by connecting a standard GPIO to VBUS.

The termination resistors for the USB PHY have been added internally, and thus there is no need for external resistors. For a device, there is a 1.5 KOhm pull-up on the D+ and for a host there are 15 KOhm pull-downs on both D+ and D-.

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
USBODM	70	fixed	I/O	Analog	Bidirectional differential data pin (D- per USB specification) for USB0.
USB0DP	71	fixed	I/O	Analog	Bidirectional differential data pin (D+ per USB specification) for USB0.
USB0EPEN	19 24 34 72 83	PG0 (7) PC5 (6) PA6 (8) PB2 (8) PH3 (4)	0	TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.
USBOID	66	PB0	I	Analog	This signal senses the state of the USB ID signal. The USB PHY enables an integrated pull-up, and an external element (USB connector) indicates the initial state of the USB controller (pulled down is the A side of the cable and pulled up is the B side).
USBOPFLT	22 23 35 65 74 76 87	PC7 (6) PC6 (7) PA7 (8) PB3 (8) PE0 (9) PH4 (4) PJ1 (9)	Ι	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.
USBORBIAS	73	fixed	0	Analog	9.1-k $\Omega$ resistor (1% precision) used internally for USB analog circuitry.
USB0VBUS	67	PB1	I/O	Analog	This signal is used during the session request protocol. This signal allows the USB PHY to both sense the voltage level of VBUS, and pull up VBUS momentarily during VBUS pulsing.

#### Table 19-1. USB Signals (100LQFP)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

#### Table 19-2. USB Signals (108BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
USB0DM	C11	fixed	I/O	Analog	Bidirectional differential data pin (D- per USB specification) for USB0.
USB0DP	C12	fixed	I/O	Analog	Bidirectional differential data pin (D+ per USB specification) for USB0.
USBOEPEN	K1 M1 L6 A11 D10	PG0 (7) PC5 (6) PA6 (8) PB2 (8) PH3 (4)	0	TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.
USBOID	E12	PB0	Ι	Analog	This signal senses the state of the USB ID signal. The USB PHY enables an integrated pull-up, and an external element (USB connector) indicates the initial state of the USB controller (pulled down is the A side of the cable and pulled up is the B side).

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
USBOPFLT	L2 M2 M6 E11 B11	PC7 (6) PC6 (7) PA7 (8) PB3 (8) PE0 (9)	Ι	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.
	B10 B6	PH4 (4) PJ1 (9)			
USBORBIAS	B12	fixed	0	Analog	9.1-k $\Omega$ resistor (1% precision) used internally for USB analog circuitry.
USBOVBUS	D12	PB1	I/O	Analog	This signal is used during the session request protocol. This signal allows the USB PHY to both sense the voltage level of VBUS, and pull up VBUS momentarily during VBUS pulsing.

Table 19-2. USB Signals (108BGA) (continued)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

# **19.3** Functional Description

**Note:** A 9.1-k $\Omega$  resistor should be connected between the USBORBIAS and ground. The 9.1-k $\Omega$  resistor should have a 1% tolerance and should be located in close proximity to the USBORBIAS pin. Power dissipation in the resistor is low, so a chip resistor of any geometry may be used.

The Stellaris USB controller provides full OTG negotiation by supporting both the session request protocol (SRP) and the host negotiation protocol (HNP). The session request protocol allows devices on the B side of a cable to request the A side device turn on VBUS. The host negotiation protocol is used after the initial session request protocol has powered the bus and provides a method to determine which end of the cable will act as the Host controller. When the device is connected to non-OTG peripherals or devices, the controller can detect which cable end was used and provides a register to indicate if the controller should act as the Host or the Device controller. This indication and the mode of operation are handled automatically by the USB controller. This auto-detection allows the system to use a single A/B connector instead of having both A and B connectors in the system and supports full OTG negotiations with other OTG devices.

In addition, the USB controller provides support for connecting to non-OTG peripherals or Host controllers. The USB controller can be configured to act as either a dedicated Host or Device, in which case, the USB0VBUS and USB0ID signals can be used as GPIOs. However, when the USB controller is acting as a self-powered Device, a GPIO input or analog comparator input must be connected to VBUS and configured to generate an interrupt when the VBUS level drops. This interrupt is used to disable the pullup resistor on the USB0DP signal.

**Note:** When the USB module is in operation, MOSC must be the clock source, either with or without using the PLL, and the system clock must be at least 30 MHz.

#### **19.3.1 Operation as a Device**

This section describes the Stellaris USB controller's actions when it is being used as a USB Device. Before the USB controller's operating mode is changed from Device to Host or Host to Device, software must reset the USB controller by setting the USB0 bit in the **Software Reset Control 2** (SRCR2) register (see page 306). IN endpoints, OUT endpoints, entry into and exit from SUSPEND mode, and recognition of Start of Frame (SOF) are all described. When in Device mode, IN transactions are controlled by an endpoint's transmit interface and use the transmit endpoint registers for the given endpoint. OUT transactions are handled with an endpoint's receive interface and use the receive endpoint registers for the given endpoint.

When configuring the size of the FIFOs for endpoints, take into account the maximum packet size for an endpoint.

- Bulk. Bulk endpoints should be the size of the maximum packet (up to 64 bytes) or twice the maximum packet size if double buffering is used (described further in the following section).
- Interrupt. Interrupt endpoints should be the size of the maximum packet (up to 64 bytes) or twice the maximum packet size if double buffering is used.
- Isochronous. Isochronous endpoints are more flexible and can be up to 1023 bytes.
- Control. It is also possible to specify a separate control endpoint for a USB Device. However, in most cases the USB Device should use the dedicated control endpoint on the USB controller's endpoint 0.

#### 19.3.1.1 Endpoints

When operating as a Device, the USB controller provides two dedicated control endpoints (IN and OUT) and 30 configurable endpoints (15 IN and 15 OUT) that can be used for communications with a Host controller. The endpoint number and direction associated with an endpoint is directly related to its register designation. For example, when the Host is transmitting to endpoint 1, all configuration and data is in the endpoint 1 transmit register interface.

Endpoint 0 is a dedicated control endpoint used for all control transactions to endpoint 0 during enumeration or when any other control requests are made to endpoint 0. Endpoint 0 uses the first 64 bytes of the USB controller's FIFO RAM as a shared memory for both IN and OUT transactions.

The remaining 30 endpoints can be configured as control, bulk, interrupt, or isochronous endpoints. They should be treated as 15 configurable IN and 15 configurable OUT endpoints. The endpoint pairs are not required to have the same type for their IN and OUT endpoint configuration. For example, the OUT portion of an endpoint pair could be a bulk endpoint, while the IN portion of that endpoint pair could be an interrupt endpoint. The address and size of the FIFOs attached to each endpoint can be modified to fit the application's needs.

#### 19.3.1.2 IN Transactions as a Device

When operating as a USB Device, data for IN transactions is handled through the FIFOs attached to the transmit endpoints. The sizes of the FIFOs for the 15 configurable IN endpoints are determined by the **USB Transmit FIFO Start Address (USBTXFIFOADD)** register. The maximum size of a data packet that may be placed in a transmit endpoint's FIFO for transmission is programmable and is determined by the value written to the **USB Maximum Transmit Data Endpoint n (USBTXMAXPn)** register for that endpoint. The endpoint's FIFO can also be configured to use double-packet or single-packet buffering. When double-packet buffering is enabled, two data packets can be buffered in the FIFO, which also requires that the FIFO is at least two packets in size. When double-packet buffering is disabled, only one packet can be buffered, even if the packet size is less than half the FIFO size.

**Note:** The maximum packet size set for any endpoint must not exceed the FIFO size. The **USBTXMAXPn** register should not be written to while data is in the FIFO as unexpected results may occur.

#### Single-Packet Buffering

If the size of the transmit endpoint's FIFO is less than twice the maximum packet size for this endpoint (as set in the **USB Transmit Dynamic FIFO Sizing (USBTXFIFOSZ)** register), only one packet can be buffered in the FIFO and single-packet buffering is required. When each packet is completely loaded into the transmit FIFO, the TXRDY bit in the **USB Transmit Control and Status Endpoint n Low (USBTXCSRLn)** register must be set. If the AUTOSET bit in the **USB Transmit Control and Status Endpoint a** maximum-sized packet is loaded into the FIFO. For packet sizes less than the maximum, the TXRDY bit must be set manually. When the TXRDY bit is set, either manually or automatically, the packet is ready to be sent. When the packet has been successfully sent, both TXRDY and FIFONE are cleared, and the appropriate transmit endpoint interrupt signaled. At this point, the next packet can be loaded into the FIFO.

#### Double-Packet Buffering

If the size of the transmit endpoint's FIFO is at least twice the maximum packet size for this endpoint, two packets can be buffered in the FIFO and double-packet buffering is allowed. As each packet is loaded into the transmit FIFO, the TXRDY bit in the **USBTXCSRLn** register must be set. If the AUTOSET bit in the **USBTXCSRHn** register is set, the TXRDY bit is automatically set when a maximum-sized packet is loaded into the FIFO. For packet sizes less than the maximum, TXRDY must be set manually. When the TXRDY bit is set, either manually or automatically, the packet is ready to be sent. After the first packet is loaded into the transmit FIFO and TXRDY set again (either manually or automatically if the packet is the maximum size). At this point, both packets are ready to be sent. After each packet has been successfully sent, TXRDY is automatically cleared and the appropriate transmit endpoint interrupt signaled to indicate that another packet can now be loaded into the transmit FIFO. The state of the FIFONE bit in the **USBTXCSRLn** register at this point indicates how many packets may be loaded. If the FIFONE bit is set, then another packet is in the FIFO and only one more packet can be loaded. If the FIFONE bit is clear, then no packets are in the FIFO and two more packets can be loaded.

**Note:** Double-packet buffering is disabled if an endpoint's corresponding EPn bit is set in the **USB Transmit Double Packet Buffer Disable (USBTXDPKTBUFDIS)** register. This bit is set by default, so it must be cleared to enable double-packet buffering.

#### **19.3.1.3 OUT Transactions as a Device**

When in Device mode, OUT transactions are handled through the USB controller receive FIFOs. The sizes of the receive FIFOs for the 15 configurable OUT endpoints are determined by the **USB Receive FIFO Start Address (USBRXFIFOADD)** register. The maximum amount of data received by an endpoint in any packet is determined by the value written to the **USB Maximum Receive Data Endpoint n (USBRXMAXPn)** register for that endpoint. When double-packet buffering is enabled, two data packets can be buffered in the FIFO. When double-packet buffering is disabled, only one packet can be buffered even if the packet is less than half the FIFO size.

Note: In all cases, the maximum packet size must not exceed the FIFO size.

#### Single-Packet Buffering

If the size of the receive endpoint FIFO is less than twice the maximum packet size for an endpoint, only one data packet can be buffered in the FIFO and single-packet buffering is required. When a packet is received and placed in the receive FIFO, the RXRDY and FULL bits in the **USB Receive Control and Status Endpoint n Low (USBRXCSRLn)** register are set and the appropriate receive endpoint is signaled, indicating that a packet can now be unloaded from the FIFO. After the packet

has been unloaded, the RXRDY bit must be cleared in order to allow further packets to be received. This action also generates the acknowledge signaling to the Host controller. If the AUTOCL bit in the **USB Receive Control and Status Endpoint n High (USBRXCSRHn)** register is set and a maximum-sized packet is unloaded from the FIFO, the RXRDY and FULL bits are cleared automatically. For packet sizes less than the maximum, RXRDY must be cleared manually.

#### Double-Packet Buffering

If the size of the receive endpoint FIFO is at least twice the maximum packet size for the endpoint, two data packets can be buffered and double-packet buffering can be used. When the first packet is received and loaded into the receive FIFO, the RXRDY bit in the **USBRXCSRLn** register is set and the appropriate receive endpoint interrupt is signaled to indicate that a packet can now be unloaded from the FIFO.

**Note:** The FULL bit in **USBRXCSRLn** is not set when the first packet is received. It is only set if a second packet is received and loaded into the receive FIFO.

After each packet has been unloaded, the RXRDY bit must be cleared to allow further packets to be received. If the AUTOCL bit in the **USBRXCSRHn** register is set and a maximum-sized packet is unloaded from the FIFO, the RXRDY bit is cleared automatically. For packet sizes less than the maximum, RXRDY must be cleared manually. If the FULL bit is set when RXRDY is cleared, the USB controller first clears the FULL bit, then sets RXRDY again to indicate that there is another packet waiting in the FIFO to be unloaded.

**Note:** Double-packet buffering is disabled if an endpoint's corresponding EPn bit is set in the **USB Receive Double Packet Buffer Disable (USBRXDPKTBUFDIS)** register. This bit is set by default, so it must be cleared to enable double-packet buffering.

#### 19.3.1.4 Scheduling

The Device has no control over the scheduling of transactions as scheduling is determined by the Host controller. The Stellaris USB controller can set up a transaction at any time. The USB controller waits for the request from the Host controller and generates an interrupt when the transaction is complete or if it was terminated due to some error. If the Host controller makes a request and the Device controller is not ready, the USB controller sends a busy response (NAK) to all requests until it is ready.

#### 19.3.1.5 Additional Actions

The USB controller responds automatically to certain conditions on the USB bus or actions by the Host controller such as when the USB controller automatically stalls a control transfer or unexpected zero length OUT data packets.

#### Stalled Control Transfer

The USB controller automatically issues a STALL handshake to a control transfer under the following conditions:

- The Host sends more data during an OUT data phase of a control transfer than was specified in the Device request during the SETUP phase. This condition is detected by the USB controller when the Host sends an OUT token (instead of an IN token) after the last OUT packet has been unloaded and the DATAEND bit in the USB Control and Status Endpoint 0 Low (USBCSRL0) register has been set.
- 2. The Host requests more data during an IN data phase of a control transfer than was specified in the Device request during the SETUP phase. This condition is detected by the USB controller

when the Host sends an IN token (instead of an OUT token) after the CPU has cleared TXRDY and set DATAEND in response to the ACK issued by the Host to what should have been the last packet.

- 3. The Host sends more than **USBRXMAXPn** bytes of data with an OUT data token.
- 4. The Host sends more than a zero length data packet for the OUT STATUS phase.

#### Zero Length OUT Data Packets

A zero-length OUT data packet is used to indicate the end of a control transfer. In normal operation, such packets should only be received after the entire length of the Device request has been transferred.

However, if the Host sends a zero-length OUT data packet before the entire length of Device request has been transferred, it is signaling the premature end of the transfer. In this case, the USB controller automatically flushes any IN token ready for the data phase from the FIFO and sets the DATAEND bit in the **USBCSRL0** register.

#### Setting the Device Address

When a Host is attempting to enumerate the USB Device, it requests that the Device change its address from zero to some other value. The address is changed by writing the value that the Host requested to the **USB Device Functional Address (USBFADDR)** register. However, care should be taken when writing to **USBFADDR** to avoid changing the address before the transaction is complete. This register should only be set after the SET\_ADDRESS command is complete. Like all control transactions, the transaction is only complete after the Device has left the STATUS phase. In the case of a SET\_ADDRESS command, the transaction is completed by responding to the IN request from the Host with a zero-byte packet. Once the Device has responded to the IN request, the **USBFADDR** register should be programmed to the new value as soon as possible to avoid missing any new commands sent to the new address.

**Note:** If the **USBFADDR** register is set to the new value as soon as the Device receives the OUT transaction with the SET\_ADDRESS command in the packet, it changes the address during the control transfer. In this case, the Device does not receive the IN request that allows the USB transaction to exit the STATUS phase of the control transfer because it is sent to the old address. As a result, the Host does not get a response to the IN request, and the Host fails to enumerate the Device.

#### 19.3.1.6 Device Mode SUSPEND

When no activity has occurred on the USB bus for 3 ms, the USB controller automatically enters SUSPEND mode. If the SUSPEND interrupt has been enabled in the **USB Interrupt Enable (USBIE)** register, an interrupt is generated at this time. When in SUSPEND mode, the PHY also goes into SUSPEND mode. When RESUME signaling is detected, the USB controller exits SUSPEND mode and takes the PHY out of SUSPEND. If the RESUME interrupt is enabled, an interrupt is generated. The USB controller can also be forced to exit SUSPEND mode by setting the RESUME bit in the **USB Power (USBPOWER)** register. When this bit is set, the USB controller exits SUSPEND mode and drives RESUME signaling onto the bus. The RESUME bit must be cleared after 10 ms (a maximum of 15 ms) to end RESUME signaling.

To meet USB power requirements, the controller can be put into Deep Sleep mode which keeps the controller in a static state.

#### 19.3.1.7 Start-of-Frame

When the USB controller is operating in Device mode, it receives a Start-Of-Frame (SOF) packet from the Host once every millisecond. When the SOF packet is received, the 11-bit frame number contained in the packet is written into the **USB Frame Value (USBFRAME)** register, and an SOF interrupt is also signaled and can be handled by the application. Once the USB controller has started to receive SOF packets, it expects one every millisecond. If no SOF packet is received after 1.00358 ms, the packet is assumed to have been lost, and the **USBFRAME** register is not updated. The USB controller continues and resynchronizes these pulses to the received SOF packets when these packets are successfully received again.

#### 19.3.1.8 USB RESET

When the USB controller is in Device mode and a RESET condition is detected on the USB bus, the USB controller automatically performs the following actions:

- Clears the **USBFADDR** register.
- Clears the USB Endpoint Index (USBEPIDX) register.
- Flushes all endpoint FIFOs.
- Clears all control/status registers.
- Enables all endpoint interrupts.
- Generates a RESET interrupt.

When the application software driving the USB controller receives a RESET interrupt, any open pipes are closed and the USB controller waits for bus enumeration to begin.

#### 19.3.1.9 Connect/Disconnect

The USB controller connection to the USB bus is handled by software. The USB PHY can be switched between normal mode and non-driving mode by setting or clearing the SOFTCONN bit of the **USBPOWER** register. When the SOFTCONN bit is set, the PHY is placed in its normal mode, and the USB0DP/USB0DM lines of the USB bus are enabled. At the same time, the USB controller is placed into a state, in which it does not respond to any USB signaling except a USB RESET.

When the SOFTCONN bit is cleared, the PHY is put into non-driving mode, USB0DP and USB0DM are tristated, and the USB controller appears to other devices on the USB bus as if it has been disconnected. The non-driving mode is the default so the USB controller appears disconnected until the SOFTCONN bit has been set. The application software can then choose when to set the PHY into its normal mode. Systems with a lengthy initialization procedure may use this to ensure that initialization is complete, and the system is ready to perform enumeration before connecting to the USB bus. Once the SOFTCONN bit has been set, the USB controller can be disconnected by clearing this bit.

**Note:** The USB controller does not generate an interrupt when the Device is connected to the Host. However, an interrupt is generated when the Host terminates a session.

#### 19.3.2 Operation as a Host

When the Stellaris USB controller is operating in Host mode, it can either be used for point-to-point communications with another USB device or, when attached to a hub, for communication with multiple devices. Before the USB controller's operating mode is changed from Host to Device or

Device to Host, software must reset the USB controller by setting the USB0 bit in the **Software Reset Control 2 (SRCR2)** register (see page 306). Full-speed and low-speed USB devices are supported, both for point-to-point communication and for operation through a hub. The USB controller automatically carries out the necessary transaction translation needed to allow a low-speed or full-speed device to be used with a USB 2.0 hub. Control, bulk, isochronous, and interrupt transactions are supported. This section describes the USB controller's actions when it is being used as a USB Host. Configuration of IN endpoints, OUT endpoints, entry into and exit from SUSPEND mode, and RESET are all described.

When in Host mode, IN transactions are controlled by an endpoint's receive interface. All IN transactions use the receive endpoint registers and all OUT endpoints use the transmit endpoint registers for a given endpoint. As in Device mode, the FIFOs for endpoints should take into account the maximum packet size for an endpoint.

- Bulk. Bulk endpoints should be the size of the maximum packet (up to 64 bytes) or twice the maximum packet size if double buffering is used (described further in the following section).
- Interrupt. Interrupt endpoints should be the size of the maximum packet (up to 64 bytes) or twice the maximum packet size if double buffering is used.
- Isochronous. Isochronous endpoints are more flexible and can be up to 1023 bytes.
- Control. It is also possible to specify a separate control endpoint to communicate with a Device. However, in most cases the USB controller should use the dedicated control endpoint to communicate with a Device's endpoint 0.

#### 19.3.2.1 Endpoints

The endpoint registers are used to control the USB endpoint interfaces which communicate with Device(s) that are connected. The endpoints consist of a dedicated control IN endpoint, a dedicated control OUT endpoint, 15 configurable OUT endpoints, and 15 configurable IN endpoints.

The dedicated control interface can only be used for control transactions to endpoint 0 of Devices. These control transactions are used during enumeration or other control functions that communicate using endpoint 0 of Devices. This control endpoint shares the first 64 bytes of the USB controller's FIFO RAM for IN and OUT transactions. The remaining IN and OUT interfaces can be configured to communicate with control, bulk, interrupt, or isochronous Device endpoints.

These USB interfaces can be used to simultaneously schedule as many as 15 independent OUT and 15 independent IN transactions to any endpoints on any Device. The IN and OUT controls are paired in three sets of registers. However, they can be configured to communicate with different types of endpoints and different endpoints on Devices. For example, the first pair of endpoint controls can be split so that the OUT portion is communicating with a Device's bulk OUT endpoint 1, while the IN portion is communicating with a Device's interrupt IN endpoint 2.

Before accessing any Device, whether for point-to-point communications or for communications via a hub, the relevant USB Receive Functional Address Endpoint n (USBRXFUNCADDRn) or USB Transmit Functional Address Endpoint n (USBTXFUNCADDRn) registers must be set for each receive or transmit endpoint to record the address of the Device being accessed.

The USB controller also supports connections to Devices through a USB hub by providing a register that specifies the hub address and port of each USB transfer. The FIFO address and size are customizable and can be specified for each USB IN and OUT transfer. Customization includes allowing one FIFO per transaction, sharing a FIFO across transactions, and allowing for double-buffered FIFOs.

#### 19.3.2.2 IN Transactions as a Host

IN transactions are handled in a similar manner to the way in which OUT transactions are handled when the USB controller is in Device mode except that the transaction first must be initiated by setting the REQPKT bit in the **USBCSRL0** register, indicating to the transaction scheduler that there is an active transaction on this endpoint. The transaction scheduler then sends an IN token to the target Device. When the packet is received and placed in the receive FIFO, the RXRDY bit in the **USBCSRL0** register is set, and the appropriate receive endpoint interrupt is signaled to indicate that a packet can now be unloaded from the FIFO.

When the packet has been unloaded, RXRDY must be cleared. The AUTOCL bit in the **USBRXCSRHn** register can be used to have RXRDY automatically cleared when a maximum-sized packet has been unloaded from the FIFO. The AUTORQ bit in **USBRXCSRHn** causes the REQPKT bit to be automatically set when the RXRDY bit is cleared. The AUTOCL and AUTORQ bits can be used with µDMA accesses to perform complete bulk transfers without main processor intervention. When the RXRDY bit is cleared, the controller sends an acknowledge to the Device. When there is a known number of packets to be transferred, the **USB Request Packet Count in Block Transfer Endpoint n (USBRQPKTCOUNTn)** register associated with the endpoint should be configured to the number of packets to be transferred. The USB controller decrements the value in the **USBRQPKTCOUNTn** register following each request. When the **USBRQPKTCOUNTn** value decrements to 0, the AUTORQ bit is cleared to prevent any further transactions being attempted. For cases where the size of the transfer is unknown, **USBRQPKTCOUNTn** should be cleared. AUTORQ then remains set until cleared by the reception of a short packet (that is, less than the MAXLOAD value in the **USBRXMAXPn** register) such as may occur at the end of a bulk transfer.

If the Device responds to a bulk or interrupt IN token with a NAK, the USB Host controller keeps retrying the transaction until any NAK Limit that has been set has been reached. If the target Device responds with a STALL, however, the USB Host controller does not retry the transaction but sets the STALLED bit in the **USBCSRL0** register. If the target Device does not respond to the IN token within the required time, or the packet contained a CRC or bit-stuff error, the USB Host controller retries the transaction. If after three attempts the target Device has still not responded, the USB Host controller clears the REQPKT bit and sets the ERROR bit in the **USBCSRL0** register.

#### **19.3.2.3 OUT Transactions as a Host**

OUT transactions are handled in a similar manner to the way in which IN transactions are handled when the USB controller is in Device mode. The TXRDY bit in the **USBTXCSRLn** register must be set as each packet is loaded into the transmit FIFO. Again, setting the AUTOSET bit in the **USBTXCSRHn** register automatically sets TXRDY when a maximum-sized packet has been loaded into the FIFO. Furthermore, AUTOSET can be used with the µDMA controller to perform complete bulk transfers without software intervention.

If the target Device responds to the OUT token with a NAK, the USB Host controller keeps retrying the transaction until the NAK Limit that has been set has been reached. However, if the target Device responds with a STALL, the USB controller does not retry the transaction but interrupts the main processor by setting the STALLED bit in the **USBTXCSRLn** register. If the target Device does not respond to the OUT token within the required time, or the packet contained a CRC or bit-stuff error, the USB Host controller retries the transaction. If after three attempts the target Device has still not responded, the USB controller flushes the FIFO and sets the ERROR bit in the **USBTXCSRLn** register.

#### 19.3.2.4 Transaction Scheduling

Scheduling of transactions is handled automatically by the USB Host controller. The Host controller allows configuration of the endpoint communication scheduling based on the type of endpoint transaction. Interrupt transactions can be scheduled to occur in the range of every frame to every

255 frames in 1 frame increments. Bulk endpoints do not allow scheduling parameters, but do allow for a NAK timeout in the event an endpoint on a Device is not responding. Isochronous endpoints can be scheduled from every frame to every 2<sup>16</sup> frames, in powers of 2.

The USB controller maintains a frame counter. If the target Device is a full-speed device, the USB controller automatically sends an SOF packet at the start of each frame and increments the frame counter. If the target Device is a low-speed device, a *K* state is transmitted on the bus to act as a *keep-alive* to stop the low-speed device from going into SUSPEND mode.

After the SOF packet has been transmitted, the USB Host controller cycles through all the configured endpoints looking for active transactions. An active transaction is defined as a receive endpoint for which the REQPKT bit is set or a transmit endpoint for which the TXRDY bit and/or the FIFONE bit is set.

An isochronous or interrupt transaction is started if the transaction is found on the first scheduler cycle of a frame and if the interval counter for that endpoint has counted down to zero. As a result, only one interrupt or isochronous transaction occurs per endpoint every n frames, where n is the interval set via the USB Host Transmit Interval Endpoint n (USBTXINTERVALn) or USB Host Receive Interval Endpoint n (USBRXINTERVALn) register for that endpoint.

An active bulk transaction starts immediately, provided sufficient time is left in the frame to complete the transaction before the next SOF packet is due. If the transaction must be retried (for example, because a NAK was received or the target Device did not respond), then the transaction is not retried until the transaction scheduler has first checked all the other endpoints for active transactions. This process ensures that an endpoint that is sending a lot of NAKs does not block other transactions on the bus. The controller also allows the user to specify a limit to the length of time for NAKs to be received from a target Device before the endpoint times out.

#### 19.3.2.5 USB Hubs

The following setup requirements apply to the USB Host controller only if it is used with a USB hub. When a full- or low-speed Device is connected to the USB controller via a USB 2.0 hub, details of the hub address and the hub port also must be recorded in the corresponding USB Receive Hub Address Endpoint n (USBRXHUBADDRn) and USB Receive Hub Port Endpoint n (USBRXHUBPORTn) or the USB Transmit Hub Address Endpoint n (USBTXHUBADDRn) and USB Transmit Hub Port Endpoint n (USBTXHUBPORTn) registers. In addition, the speed at which the Device operates (full or low) must be recorded in the USB Type Endpoint 0 (USBTYPE0) (endpoint 0), USB Host Configure Transmit Type Endpoint n (USBTXTYPEn), or USB Host Configure Receive Type Endpoint n (USBRXTYPEn) registers for each endpoint that is accessed by the Device.

For hub communications, the settings in these registers record the current allocation of the endpoints to the attached USB Devices. To maximize the number of Devices supported, the USB Host controller allows this allocation to be changed dynamically by simply updating the address and speed information recorded in these registers. Any changes in the allocation of endpoints to Device functions must be made following the completion of any on-going transactions on the endpoints affected.

#### 19.3.2.6 Babble

The USB Host controller does not start a transaction until the bus has been inactive for at least the minimum inter-packet delay. The controller also does not start a transaction unless it can be finished before the end of the frame. If the bus is still active at the end of a frame, then the USB Host controller assumes that the target Device to which it is connected has malfunctioned, and the USB controller suspends all transactions and generates a babble interrupt.

#### 19.3.2.7 Host SUSPEND

If the SUSPEND bit in the **USBPOWER** register is set, the USB Host controller completes the current transaction then stops the transaction scheduler and frame counter. No further transactions are started and no SOF packets are generated.

To exit SUSPEND mode, set the RESUME bit and clear the SUSPEND bit. While the RESUME bit is set, the USB Host controller generates RESUME signaling on the bus. After 20 ms, the RESUME bit must be cleared, at which point the frame counter and transaction scheduler start. The Host supports the detection of a remote wake-up.

#### 19.3.2.8 USB RESET

If the RESET bit in the **USBPOWER** register is set, the USB Host controller generates USB RESET signaling on the bus. The RESET bit must be set for at least 20 ms to ensure correct resetting of the target Device. After the CPU has cleared the bit, the USB Host controller starts its frame counter and transaction scheduler.

#### 19.3.2.9 Connect/Disconnect

A session is started by setting the SESSION bit in the **USB Device Control (USBDEVCTL)** register, enabling the USB controller to wait for a Device to be connected. When a Device is detected, a connect interrupt is generated. The speed of the Device that has been connected can be determined by reading the **USBDEVCTL** register where the FSDEV bit is set for a full-speed Device, and the LSDEV bit is set for a low-speed Device. The USB controller must generate a RESET to the Device, and then the USB Host controller can begin Device enumeration. If the Device is disconnected while a session is in progress, a disconnect interrupt is generated.

#### 19.3.3 OTG Mode

To conserve power, the USB On-The-Go (OTG) supplement allows VBUS to only be powered up when required and to be turned off when the bus is not in use. VBUS is always supplied by the A device on the bus. The USB OTG controller determines whether it is the A device or the B device by sampling the ID input from the PHY. This signal is pulled Low when an A-type plug is sensed (signifying that the USB OTG controller should act as the A device) but taken High when a B-type plug is sensed (signifying that the USB controller is a B device). Note that when switching between OTG A and OTG B, the USB controller retains all register contents.

#### 19.3.3.1 Starting a Session

When the USB OTG controller is ready to start a session, the SESSION bit must be set in the **USBDEVCTL** register. The USB OTG controller then enables ID pin sensing. The ID input is either taken Low if an A-type connection is detected or High if a B-type connection is detected. The DEV bit in the **USBDEVCTL** register is also set to indicate whether the USB OTG controller has adopted the role of the A device or the B device. The USB OTG controller also provides an interrupt to indicate that ID pin sensing has completed and the mode value in the **USBDEVCTL** register is valid. This interrupt is enabled in the **USBIDVIM** register, and the status is checked in the **USBIDVISC** register. As soon as the USB controller has detected that it is on the A side of the cable, it must enable VBUS power within 100ms or the USB controller reverts to Device mode.

If the USB OTG controller is the A device, then the USB OTG controller enters Host mode (the A device is always the default Host), turns on VBUS, and waits for VBUS to go above the VBUS Valid threshold, as indicated by the VBUS bit in the **USBDEVCTL** register going to 0x3. The USB OTG controller then waits for a peripheral to be connected. When a peripheral is detected, a Connect interrupt is signaled and either the FSDEV or LSDEV bit in the **USBDEVCTL** register is set, depending whether a full-speed or a low-speed peripheral is detected. The USB controller then issues a RESET

to the connected Device. The SESSION bit in the **USBDEVCTL** register can be cleared to end a session. The USB OTG controller also automatically ends the session if babble is detected or if VBUS drops below session valid.

**Note:** The USB OTG controller may not remain in Host mode when connected to high-current devices. Some devices draw enough current to momentarily drop VBUS below the VBUS-valid level causing the controller to drop out of Host mode. The only way to get back into Host mode is to allow VBUS to go below the Session End level. In this situation, the device is causing VBUS to drop repeatedly and pull VBUS back low the next time VBUS is enabled.

In addition, the USB OTG controller may not remain in Host mode when a device is told that it can start using it's active configuration. At this point the device starts drawing more current and can also drop VBUS below VBUS valid.

If the USB OTG controller is the B device, then the USB OTG controller requests a session using the session request protocol defined in the USB On-The-Go supplement, that is, it first discharges VBUS. Then when VBUS has gone below the Session End threshold (VBUS bit in the **USBDEVCTL** register goes to 0x0) and the line state has been a single-ended zero for > 2 ms, the USB OTG controller pulses the data line, then pulses VBUS. At the end of the session, the SESSION bit is cleared either by the USB OTG controller or by the application software. The USB OTG controller then causes the PHY to switch out the pull-up resistor on D+, signaling the A device to end the session.

#### 19.3.3.2 Detecting Activity

When the other device of the OTG setup wishes to start a session, it either raises VBUS above the Session Valid threshold if it is the A device, or if it is the B device, it pulses the data line then pulses VBUS. Depending on which of these actions happens, the USB controller can determine whether it is the A device or the B device in the current setup and act accordingly. If VBUS is raised above the Session Valid threshold, then the USB controller is the B device. The USB controller sets the SESSION bit in the **USBDEVCTL** register. When RESET signaling is detected on the bus, a RESET interrupt is signaled, which is interpreted as the start of a session.

The USB controller is in Device mode as the B device is the default mode. At the end of the session, the A device turns off the power to VBUS. When VBUS drops below the Session Valid threshold, the USB controller detects this drop and clears the SESSION bit to indicate that the session has ended, causing a disconnect interrupt to be signaled. If data line and VBUS pulsing is detected, then the USB controller is the A device. The controller generates a SESSION REQUEST interrupt to indicate that the B device is requesting a session. The SESSION bit in the **USBDEVCTL** register must be set to start a session.

#### 19.3.3.3 Host Negotiation

When the USB controller is the A device, ID is Low, and the controller automatically enters Host mode when a session starts. When the USB controller is the B device, ID is High, and the controller automatically enters Device mode when a session starts. However, software can request that the USB controller become the Host by setting the HOSTREQ bit in the **USBDEVCTL** register. This bit can be set either at the same time as requesting a Session Start by setting the SESSION bit in the **USBDEVCTL** register or at any time after a session has started. When the USB controller next enters SUSPEND mode and if the HOSTREQ bit remains set, the controller enters Host mode and begins host negotiation (as specified in the USB On-The-Go supplement) by causing the PHY to disconnect the pull-up resistor. When the USB controller detects this, a Connect interrupt is generated and the RESET bit in the **USBPOWER** register is set to begin resetting the A device. The

USB controller begins this reset sequence automatically to ensure that RESET is started as required within 1 ms of the A device connecting its pull-up resistor. The main processor should wait at least 20 ms, then clear the RESET bit and enumerate the A device.

When the USB OTG controller B device has finished using the bus, the USB controller goes into SUSPEND mode by setting the SUSPEND bit in the **USBPOWER** register. The A device detects this and either terminates the session or reverts to Host mode. If the A device is USB OTG controller, it generates a Disconnect interrupt.

#### 19.3.4 DMA Operation

The USB peripheral provides an interface connected to the  $\mu$ DMA controller with separate channels for 3 transmit endpoints and 3 receive endpoints. Software selects which endpoints to service with the  $\mu$ DMA channels using the **USB DMA Select (USBDMASEL)** register. The  $\mu$ DMA operation of the USB is enabled through the **USBTXCSRHn** and **USBRXCSRHn** registers, for the TX and RX channels respectively. When  $\mu$ DMA operation is enabled, the USB asserts a  $\mu$ DMA request on the enabled receive or transmit channel when the associated FIFO can transfer data. When either FIFO can transfer data, the burst request for that channel is asserted. The  $\mu$ DMA channel must be configured to operate in Basic mode, and the size of the  $\mu$ DMA transfer must be restricted to whole multiples of the size of the USB FIFO. Both read and write transfers of the USB FIFOs using  $\mu$ DMA must be configured in this manner. For example, if the USB endpoint is configured with a FIFO size of 64 bytes, the  $\mu$ DMA channel can be used to transfer 64 bytes to or from the endpoint FIFO. If the number of bytes to transfer is less than 64, then a programmed I/O method must be used to copy the data to or from the FIFO.

If the DMAMOD bit in the **USBTXCSRH**n/USBRXCSRHn register is clear, an interrupt is generated after every packet is transferred, but the  $\mu$ DMA continues transferring data. If the DMAMOD bit is set, an interrupt is generated only when the entire  $\mu$ DMA transfer is complete. The interrupt occurs on the USB interrupt vector. Therefore, if interrupts are used for USB operation and the  $\mu$ DMA is enabled, the USB interrupt handler must be designed to handle the  $\mu$ DMA completion interrupt.

Care must be taken when using the  $\mu$ DMA to unload the receive FIFO as data is read from the receive FIFO in 4 byte chunks regardless of value of the MAXLOAD field in the **USBRXCSRHn** register. The RXRDY bit is cleared as follows.

Value	Description
0	MAXLOAD = 64 bytes
1	MAXLOAD = 61 bytes
2	MAXLOAD = 62 bytes
3	MAXLOAD = 63 bytes

#### Table 19-3. Remainder (MAXLOAD/4)

#### Table 19-4. Actual Bytes Read

Value	Description
0	MAXLOAD
1	MAXLOAD+3
2	MAXLOAD+2
3	MAXLOAD+1

Value	Description
0	MAXLOAD, MAXLOAD-1, MAXLOAD-2, MAXLOAD-3
1	MAXLOAD
2	MAXLOAD, MAXLOAD-1
3	MAXLOAD, MAXLOAD-1, MAXLOAD-2

#### Table 19-5. Packet Sizes That Clear RXRDY

To enable DMA operation for the endpoint receive channel, the DMAEN bit of the **USBRXCSRHn** register should be set. To enable DMA operation for the endpoint transmit channel, the DMAEN bit of the **USBTXCSRHn** register must be set.

See "Micro Direct Memory Access ( $\mu$ DMA)" on page 345 for more details about programming the  $\mu$ DMA controller.

## **19.4** Initialization and Configuration

To use the USB Controller, the peripheral clock must be enabled via the **RCGC2** register (see page 292). In addition, the clock to the appropriate GPIO module must be enabled via the **RCGC2** register in the System Control module (see page 292). To find out which GPIO port to enable, refer to Table 24-4 on page 1253. Configure the PMCn fields in the **GPIOPCTL** register to assign the USB signals to the appropriate pins (see page 445 and Table 24-5 on page 1262).

The initial configuration in all cases requires that the processor enable the USB controller and USB controller's physical layer interface (PHY) before setting any registers. The next step is to enable the USB PLL so that the correct clocking is provided to the PHY. To ensure that voltage is not supplied to the bus incorrectly, the external power control signal, USB0EPEN, should be negated on start up by configuring the USB0EPEN and USB0PFLT pins to be controlled by the USB controller and not exhibit their default GPIO behavior.

Note: When used in OTG mode, USB0VBUS and USB0ID do not require any configuration as they are dedicated pins for the USB controller and directly connect to the USB connector's VBUS and ID signals. If the USB controller is used as either a dedicated Host or Device, the DEVMODOTG and DEVMOD bits in the USB General-Purpose Control and Status (USBGPCS) register can be used to connect the USB0VBUS and USB0ID inputs to fixed levels internally, freeing the PB0 and PB1 pins for GPIO use. For proper self-powered Device operation, the VBUS value must still be monitored to assure that if the Host removes VBUS, the self-powered Device disables the D+/D- pull-up resistors. This function can be accomplished by connecting a standard GPIO to VBUS.

The termination resistors for the USB PHY have been added internally, and thus there is no need for external resistors. For a device, there is a 1.5 KOhm pull-up on the D+ and for a host there are 15 KOhm pull-downs on both D+ and D-.

#### **19.4.1 Pin Configuration**

When using the Device controller portion of the USB controller in a system that also provides Host functionality, the power to VBUS must be disabled to allow the external Host controller to supply power. Usually, the USB0EPEN signal is used to control the external regulator and should be negated to avoid having two devices driving the USB0VBUS power pin on the USB connector.

When the USB controller is acting as a Host, it is in control of two signals that are attached to an external voltage supply that provides power to VBUS. The Host controller uses the USB0EPEN signal to enable or disable power to the USB0VBUS pin on the USB connector. An input pin, USB0PFLT, provides feedback when there has been a power fault on VBUS. The USB0PFLT signal can be

configured to either automatically negate the USB0EPEN signal to disable power, and/or it can generate an interrupt to the interrupt controller to allow software to handle the power fault condition. The polarity and actions related to both USB0EPEN and USB0PFLT are fully configurable in the USB controller. The controller also provides interrupts on Device insertion and removal to allow the Host controller code to respond to these external events.

#### **19.4.2 Endpoint Configuration**

To start communication in Host or Device mode, the endpoint registers must first be configured. In Host mode, this configuration establishes a connection between an endpoint register and an endpoint on a Device. In Device mode, an endpoint must be configured before enumerating to the Host controller.

In both cases, the endpoint 0 configuration is limited because it is a fixed-function, fixed-FIFO-size endpoint. In Device and Host modes, the endpoint requires little setup but does require a software-based state machine to progress through the setup, data, and status phases of a standard control transaction. In Device mode, the configuration of the remaining endpoints is done once before enumerating and then only changed if an alternate configuration is selected by the Host controller. In Host mode, the endpoints must be configured to operate as control, bulk, interrupt or isochronous mode. Once the type of endpoint is configured, a FIFO area must be assigned to each endpoint. In the case of bulk, control and interrupt endpoints, each has a maximum of 64 bytes per transaction. Isochronous endpoints can have packets with up to 1023 bytes per packet. In either mode, the maximum packet size for the given endpoint must be set prior to sending or receiving data.

Configuring each endpoint's FIFO involves reserving a portion of the overall USB FIFO RAM to each endpoint. The total FIFO RAM available is 4 Kbytes with the first 64 bytes reserved for endpoint 0. The endpoint's FIFO must be at least as large as the maximum packet size. The FIFO can also be configured as a double-buffered FIFO so that interrupts occur at the end of each packet and allow filling the other half of the FIFO.

If operating as a Device, the USB Device controller's soft connect must be enabled when the Device is ready to start communications, indicating to the Host controller that the Device is ready to start the enumeration process. If operating as a Host controller, the Device soft connect must be disabled and power must be provided to VBUS via the USB0EPEN signal.

## **19.5** Register Map

Table 19-6 on page 991 lists the registers. All addresses given are relative to the USB base address of 0x4005.0000. Note that the USB controller clock must be enabled before the registers can be programmed (see page 292). There must be a delay of 3 system clocks after the USB module clock is enabled before any USB module registers are accessed.

Table 19-6. Universal Serial Bus	(USB) Controller Register Map
----------------------------------	-------------------------------

Offset	Name	Туре	Reset	Description	See page
0x000	USBFADDR	R/W	0x00	USB Device Functional Address	1003
0x001	USBPOWER	R/W	0x20	USB Power	1004
0x002	USBTXIS	RO	0x0000	USB Transmit Interrupt Status	1007
0x004	USBRXIS	RO	0x0000	USB Receive Interrupt Status	1009
0x006	USBTXIE	R/W	0xFFFF	USB Transmit Interrupt Enable	1011

Table 19-6. Universal Serial Bus (USB	Controller Register Map (continued)
---------------------------------------	-------------------------------------

Offset	Name	Туре	Reset	Description	See page
0x008	USBRXIE	R/W	0xFFFE	USB Receive Interrupt Enable	1013
0x00A	USBIS	RO	0x00	USB General Interrupt Status	1015
0x00B	USBIE	R/W	0x06	USB Interrupt Enable	1018
0x00C	USBFRAME	RO	0x0000	USB Frame Value	1021
0x00E	USBEPIDX	R/W	0x00	USB Endpoint Index	1022
0x00F	USBTEST	R/W	0x00	USB Test Mode	1023
0x020	USBFIF00	R/W	0x0000.0000	USB FIFO Endpoint 0	1025
0x024	USBFIF01	R/W	0x0000.0000	USB FIFO Endpoint 1	1025
0x028	USBFIFO2	R/W	0x0000.0000	USB FIFO Endpoint 2	1025
0x02C	USBFIFO3	R/W	0x0000.0000	USB FIFO Endpoint 3	1025
0x030	USBFIFO4	R/W	0x0000.0000	USB FIFO Endpoint 4	1025
0x034	USBFIFO5	R/W	0x0000.0000	USB FIFO Endpoint 5	1025
0x038	USBFIFO6	R/W	0x0000.0000	USB FIFO Endpoint 6	1025
0x03C	USBFIF07	R/W	0x0000.0000	USB FIFO Endpoint 7	1025
0x040	USBFIF08	R/W	0x0000.0000	USB FIFO Endpoint 8	1025
0x044	USBFIFO9	R/W	0x0000.0000	USB FIFO Endpoint 9	1025
0x048	USBFIFO10	R/W	0x0000.0000	USB FIFO Endpoint 10	1025
0x04C	USBFIFO11	R/W	0x0000.0000	USB FIFO Endpoint 11	1025
0x050	USBFIFO12	R/W	0x0000.0000	USB FIFO Endpoint 12	1025
0x054	USBFIFO13	R/W	0x0000.0000	USB FIFO Endpoint 13	1025
0x058	USBFIFO14	R/W	0x0000.0000	USB FIFO Endpoint 14	1025
0x05C	USBFIFO15	R/W	0x0000.0000	USB FIFO Endpoint 15	1025
0x060	USBDEVCTL	R/W	0x80	USB Device Control	1027
0x062	USBTXFIFOSZ	R/W	0x00	USB Transmit Dynamic FIFO Sizing	1029
0x063	USBRXFIFOSZ	R/W	0x00	USB Receive Dynamic FIFO Sizing	1029
0x064	USBTXFIFOADD	R/W	0x0000	USB Transmit FIFO Start Address	1030
0x066	USBRXFIFOADD	R/W	0x0000	USB Receive FIFO Start Address	1030
0x07A	USBCONTIM	R/W	0x5C	USB Connect Timing	1031
0x07B	USBVPLEN	R/W	0x3C	USB OTG VBUS Pulse Timing	1032
0x07D	USBFSEOF	R/W	0x77	USB Full-Speed Last Transaction to End of Frame Timing	1033
0x07E	USBLSEOF	R/W	0x72	USB Low-Speed Last Transaction to End of Frame Timing	1034

Offset	Name	Туре	Reset	Description	See page
0x080	USBTXFUNCADDR0	R/W	0x00	USB Transmit Functional Address Endpoint 0	1035
0x082	USBTXHUBADDR0	R/W	0x00	USB Transmit Hub Address Endpoint 0	1037
0x083	USBTXHUBPORT0	R/W	0x00	USB Transmit Hub Port Endpoint 0	1039
0x088	USBTXFUNCADDR1	R/W	0x00	USB Transmit Functional Address Endpoint 1	1035
0x08A	USBTXHUBADDR1	R/W	0x00	USB Transmit Hub Address Endpoint 1	1037
0x08B	USBTXHUBPORT1	R/W	0x00	USB Transmit Hub Port Endpoint 1	1039
0x08C	USBRXFUNCADDR1	R/W	0x00	USB Receive Functional Address Endpoint 1	1041
0x08E	USBRXHUBADDR1	R/W	0x00	USB Receive Hub Address Endpoint 1	1043
0x08F	USBRXHUBPORT1	R/W	0x00	USB Receive Hub Port Endpoint 1	1045
0x090	USBTXFUNCADDR2	R/W	0x00	USB Transmit Functional Address Endpoint 2	1035
0x092	USBTXHUBADDR2	R/W	0x00	USB Transmit Hub Address Endpoint 2	1037
0x093	USBTXHUBPORT2	R/W	0x00	USB Transmit Hub Port Endpoint 2	1039
0x094	USBRXFUNCADDR2	R/W	0x00	USB Receive Functional Address Endpoint 2	1041
0x096	USBRXHUBADDR2	R/W	0x00	USB Receive Hub Address Endpoint 2	1043
0x097	USBRXHUBPORT2	R/W	0x00	USB Receive Hub Port Endpoint 2	1045
0x098	USBTXFUNCADDR3	R/W	0x00	USB Transmit Functional Address Endpoint 3	1035
0x09A	USBTXHUBADDR3	R/W	0x00	USB Transmit Hub Address Endpoint 3	1037
0x09B	USBTXHUBPORT3	R/W	0x00	USB Transmit Hub Port Endpoint 3	1039
0x09C	USBRXFUNCADDR3	R/W	0x00	USB Receive Functional Address Endpoint 3	1041
0x09E	USBRXHUBADDR3	R/W	0x00	USB Receive Hub Address Endpoint 3	1043
0x09F	USBRXHUBPORT3	R/W	0x00	USB Receive Hub Port Endpoint 3	1045
0x0A0	USBTXFUNCADDR4	R/W	0x00	USB Transmit Functional Address Endpoint 4	1035
0x0A2	USBTXHUBADDR4	R/W	0x00	USB Transmit Hub Address Endpoint 4	1037
0x0A3	USBTXHUBPORT4	R/W	0x00	USB Transmit Hub Port Endpoint 4	1039
0x0A4	USBRXFUNCADDR4	R/W	0x00	USB Receive Functional Address Endpoint 4	1041
0x0A6	USBRXHUBADDR4	R/W	0x00	USB Receive Hub Address Endpoint 4	1043
0x0A7	USBRXHUBPORT4	R/W	0x00	USB Receive Hub Port Endpoint 4	1045
0x0A8	USBTXFUNCADDR5	R/W	0x00	USB Transmit Functional Address Endpoint 5	1035
0x0AA	USBTXHUBADDR5	R/W	0x00	USB Transmit Hub Address Endpoint 5	1037
0x0AB	USBTXHUBPORT5	R/W	0x00	USB Transmit Hub Port Endpoint 5	1039
0x0AC	USBRXFUNCADDR5	R/W	0x00	USB Receive Functional Address Endpoint 5	1041
0x0AE	USBRXHUBADDR5	R/W	0x00	USB Receive Hub Address Endpoint 5	1043

Table 19-6. Universal Serial Bus (USB) Controller Register Map (continued)

Table 19-6. Universal Serial Bus (USB	Controller Register Map (continued)
---------------------------------------	-------------------------------------

Offset	Name	Туре	Reset	Description	See page
0x0AF	USBRXHUBPORT5	R/W	0x00	USB Receive Hub Port Endpoint 5	1045
0x0B0	USBTXFUNCADDR6	R/W	0x00	USB Transmit Functional Address Endpoint 6	1035
0x0B2	USBTXHUBADDR6	R/W	0x00	USB Transmit Hub Address Endpoint 6	1037
0x0B3	USBTXHUBPORT6	R/W	0x00	USB Transmit Hub Port Endpoint 6	1039
0x0B4	USBRXFUNCADDR6	R/W	0x00	USB Receive Functional Address Endpoint 6	1041
0x0B6	USBRXHUBADDR6	R/W	0x00	USB Receive Hub Address Endpoint 6	1043
0x0B7	USBRXHUBPORT6	R/W	0x00	USB Receive Hub Port Endpoint 6	1045
0x0B8	USBTXFUNCADDR7	R/W	0x00	USB Transmit Functional Address Endpoint 7	1035
0x0BA	USBTXHUBADDR7	R/W	0x00	USB Transmit Hub Address Endpoint 7	1037
0x0BB	USBTXHUBPORT7	R/W	0x00	USB Transmit Hub Port Endpoint 7	1039
0x0BC	USBRXFUNCADDR7	R/W	0x00	USB Receive Functional Address Endpoint 7	1041
0x0BE	USBRXHUBADDR7	R/W	0x00	USB Receive Hub Address Endpoint 7	1043
0x0BF	USBRXHUBPORT7	R/W	0x00	USB Receive Hub Port Endpoint 7	1045
0x0C0	USBTXFUNCADDR8	R/W	0x00	USB Transmit Functional Address Endpoint 8	1035
0x0C2	USBTXHUBADDR8	R/W	0x00	USB Transmit Hub Address Endpoint 8	1037
0x0C3	USBTXHUBPORT8	R/W	0x00	USB Transmit Hub Port Endpoint 8	1039
0x0C4	USBRXFUNCADDR8	R/W	0x00	USB Receive Functional Address Endpoint 8	1041
0x0C6	USBRXHUBADDR8	R/W	0x00	USB Receive Hub Address Endpoint 8	1043
0x0C7	USBRXHUBPORT8	R/W	0x00	USB Receive Hub Port Endpoint 8	1045
0x0C8	USBTXFUNCADDR9	R/W	0x00	USB Transmit Functional Address Endpoint 9	1035
0x0CA	USBTXHUBADDR9	R/W	0x00	USB Transmit Hub Address Endpoint 9	1037
0x0CB	USBTXHUBPORT9	R/W	0x00	USB Transmit Hub Port Endpoint 9	1039
0x0CC	USBRXFUNCADDR9	R/W	0x00	USB Receive Functional Address Endpoint 9	1041
0x0CE	USBRXHUBADDR9	R/W	0x00	USB Receive Hub Address Endpoint 9	1043
0x0CF	USBRXHUBPORT9	R/W	0x00	USB Receive Hub Port Endpoint 9	1045
0x0D0	USBTXFUNCADDR10	R/W	0x00	USB Transmit Functional Address Endpoint 10	1035
0x0D2	USBTXHUBADDR10	R/W	0x00	USB Transmit Hub Address Endpoint 10	1037
0x0D3	USBTXHUBPORT10	R/W	0x00	USB Transmit Hub Port Endpoint 10	1039
0x0D4	USBRXFUNCADDR10	R/W	0x00	USB Receive Functional Address Endpoint 10	1041
0x0D6	USBRXHUBADDR10	R/W	0x00	USB Receive Hub Address Endpoint 10	1043
0x0D7	USBRXHUBPORT10	R/W	0x00	USB Receive Hub Port Endpoint 10	1045
0x0D8	USBTXFUNCADDR11	R/W	0x00	USB Transmit Functional Address Endpoint 11	1035

Offset	Name	Туре	Reset	Description	See page
0x0DA	USBTXHUBADDR11	R/W	0x00	USB Transmit Hub Address Endpoint 11	1037
0x0DB	USBTXHUBPORT11	R/W	0x00	USB Transmit Hub Port Endpoint 11	1039
0x0DC	USBRXFUNCADDR11	R/W	0x00	USB Receive Functional Address Endpoint 11	1041
0x0DE	USBRXHUBADDR11	R/W	0x00	USB Receive Hub Address Endpoint 11	1043
0x0DF	USBRXHUBPORT11	R/W	0x00	USB Receive Hub Port Endpoint 11	1045
0x0E0	USBTXFUNCADDR12	R/W	0x00	USB Transmit Functional Address Endpoint 12	1035
0x0E2	USBTXHUBADDR12	R/W	0x00	USB Transmit Hub Address Endpoint 12	1037
0x0E3	USBTXHUBPORT12	R/W	0x00	USB Transmit Hub Port Endpoint 12	1039
0x0E4	USBRXFUNCADDR12	R/W	0x00	USB Receive Functional Address Endpoint 12	1041
0x0E6	USBRXHUBADDR12	R/W	0x00	USB Receive Hub Address Endpoint 12	1043
0x0E7	USBRXHUBPORT12	R/W	0x00	USB Receive Hub Port Endpoint 12	1045
0x0E8	USBTXFUNCADDR13	R/W	0x00	USB Transmit Functional Address Endpoint 13	1035
0x0EA	USBTXHUBADDR13	R/W	0x00	USB Transmit Hub Address Endpoint 13	1037
0x0EB	USBTXHUBPORT13	R/W	0x00	USB Transmit Hub Port Endpoint 13	1039
0x0EC	USBRXFUNCADDR13	R/W	0x00	USB Receive Functional Address Endpoint 13	1041
0x0EE	USBRXHUBADDR13	R/W	0x00	USB Receive Hub Address Endpoint 13	1043
0x0EF	USBRXHUBPORT13	R/W	0x00	USB Receive Hub Port Endpoint 13	1045
0x0F0	USBTXFUNCADDR14	R/W	0x00	USB Transmit Functional Address Endpoint 14	1035
0x0F2	USBTXHUBADDR14	R/W	0x00	USB Transmit Hub Address Endpoint 14	1037
0x0F3	USBTXHUBPORT14	R/W	0x00	USB Transmit Hub Port Endpoint 14	1039
0x0F4	USBRXFUNCADDR14	R/W	0x00	USB Receive Functional Address Endpoint 14	1041
0x0F6	USBRXHUBADDR14	R/W	0x00	USB Receive Hub Address Endpoint 14	1043
0x0F7	USBRXHUBPORT14	R/W	0x00	USB Receive Hub Port Endpoint 14	1045
0x0F8	USBTXFUNCADDR15	R/W	0x00	USB Transmit Functional Address Endpoint 15	1035
0x0FA	USBTXHUBADDR15	R/W	0x00	USB Transmit Hub Address Endpoint 15	1037
0x0FB	USBTXHUBPORT15	R/W	0x00	USB Transmit Hub Port Endpoint 15	1039
0x0FC	USBRXFUNCADDR15	R/W	0x00	USB Receive Functional Address Endpoint 15	1041
0x0FE	USBRXHUBADDR15	R/W	0x00	USB Receive Hub Address Endpoint 15	1043
0x0FF	USBRXHUBPORT15	R/W	0x00	USB Receive Hub Port Endpoint 15	1045
0x102	USBCSRL0	W1C	0x00	USB Control and Status Endpoint 0 Low	1049
0x103	USBCSRH0	W1C	0x00	USB Control and Status Endpoint 0 High	1053
0x108	USBCOUNT0	RO	0x00	USB Receive Byte Count Endpoint 0	1055
		I	1		

Table 19-6. Universal Serial Bus (USB) Controller Register Map (continued)

Table 19-6. Universal Serial Bus (USB	Controller Register Map (continued)
---------------------------------------	-------------------------------------

Offset	Name	Туре	Reset	Description	See page
0x10A	USBTYPE0	R/W	0x00	USB Type Endpoint 0	1056
0x10B	USBNAKLMT	R/W	0x00	USB NAK Limit	1057
0x110	USBTXMAXP1	R/W	0x0000	USB Maximum Transmit Data Endpoint 1	1047
0x112	USBTXCSRL1	R/W	0x00	USB Transmit Control and Status Endpoint 1 Low	1058
0x113	USBTXCSRH1	R/W	0x00	USB Transmit Control and Status Endpoint 1 High	1063
0x114	USBRXMAXP1	R/W	0x0000	USB Maximum Receive Data Endpoint 1	1067
0x116	USBRXCSRL1	R/W	0x00	USB Receive Control and Status Endpoint 1 Low	1069
0x117	USBRXCSRH1	R/W	0x00	USB Receive Control and Status Endpoint 1 High	1074
0x118	USBRXCOUNT1	RO	0x0000	USB Receive Byte Count Endpoint 1	1079
0x11A	USBTXTYPE1	R/W	0x00	USB Host Transmit Configure Type Endpoint 1	1081
0x11B	USBTXINTERVAL1	R/W	0x00	USB Host Transmit Interval Endpoint 1	1083
0x11C	USBRXTYPE1	R/W	0x00	USB Host Configure Receive Type Endpoint 1	1085
0x11D	USBRXINTERVAL1	R/W	0x00	USB Host Receive Polling Interval Endpoint 1	1087
0x120	USBTXMAXP2	R/W	0x0000	USB Maximum Transmit Data Endpoint 2	1047
0x122	USBTXCSRL2	R/W	0x00	USB Transmit Control and Status Endpoint 2 Low	1058
0x123	USBTXCSRH2	R/W	0x00	USB Transmit Control and Status Endpoint 2 High	1063
0x124	USBRXMAXP2	R/W	0x0000	USB Maximum Receive Data Endpoint 2	1067
0x126	USBRXCSRL2	R/W	0x00	USB Receive Control and Status Endpoint 2 Low	1069
0x127	USBRXCSRH2	R/W	0x00	USB Receive Control and Status Endpoint 2 High	1074
0x128	USBRXCOUNT2	RO	0x0000	USB Receive Byte Count Endpoint 2	1079
0x12A	USBTXTYPE2	R/W	0x00	USB Host Transmit Configure Type Endpoint 2	1081
0x12B	USBTXINTERVAL2	R/W	0x00	USB Host Transmit Interval Endpoint 2	1083
0x12C	USBRXTYPE2	R/W	0x00	USB Host Configure Receive Type Endpoint 2	1085
0x12D	USBRXINTERVAL2	R/W	0x00	USB Host Receive Polling Interval Endpoint 2	1087
0x130	USBTXMAXP3	R/W	0x0000	USB Maximum Transmit Data Endpoint 3	1047
0x132	USBTXCSRL3	R/W	0x00	USB Transmit Control and Status Endpoint 3 Low	1058
0x133	USBTXCSRH3	R/W	0x00	USB Transmit Control and Status Endpoint 3 High	1063
0x134	USBRXMAXP3	R/W	0x0000	USB Maximum Receive Data Endpoint 3	1067
0x136	USBRXCSRL3	R/W	0x00	USB Receive Control and Status Endpoint 3 Low	1069
0x137	USBRXCSRH3	R/W	0x00	USB Receive Control and Status Endpoint 3 High	1074
0x138	USBRXCOUNT3	RO	0x0000	USB Receive Byte Count Endpoint 3	1079
0x13A	USBTXTYPE3	R/W	0x00	USB Host Transmit Configure Type Endpoint 3	1081

Offset	Name	Туре	Reset	Description	See page
0x13B	USBTXINTERVAL3	R/W	0x00	USB Host Transmit Interval Endpoint 3	1083
0x13C	USBRXTYPE3	R/W	0x00	USB Host Configure Receive Type Endpoint 3	1085
0x13D	USBRXINTERVAL3	R/W	0x00	USB Host Receive Polling Interval Endpoint 3	1087
0x140	USBTXMAXP4	R/W	0x0000	USB Maximum Transmit Data Endpoint 4	1047
0x142	USBTXCSRL4	R/W	0x00	USB Transmit Control and Status Endpoint 4 Low	1058
0x143	USBTXCSRH4	R/W	0x00	USB Transmit Control and Status Endpoint 4 High	1063
0x144	USBRXMAXP4	R/W	0x0000	USB Maximum Receive Data Endpoint 4	1067
0x146	USBRXCSRL4	R/W	0x00	USB Receive Control and Status Endpoint 4 Low	1069
0x147	USBRXCSRH4	R/W	0x00	USB Receive Control and Status Endpoint 4 High	1074
0x148	USBRXCOUNT4	RO	0x0000	USB Receive Byte Count Endpoint 4	1079
0x14A	USBTXTYPE4	R/W	0x00	USB Host Transmit Configure Type Endpoint 4	1081
0x14B	USBTXINTERVAL4	R/W	0x00	USB Host Transmit Interval Endpoint 4	1083
0x14C	USBRXTYPE4	R/W	0x00	USB Host Configure Receive Type Endpoint 4	1085
0x14D	USBRXINTERVAL4	R/W	0x00	USB Host Receive Polling Interval Endpoint 4	1087
0x150	USBTXMAXP5	R/W	0x0000	USB Maximum Transmit Data Endpoint 5	1047
0x152	USBTXCSRL5	R/W	0x00	USB Transmit Control and Status Endpoint 5 Low	1058
0x153	USBTXCSRH5	R/W	0x00	USB Transmit Control and Status Endpoint 5 High	1063
0x154	USBRXMAXP5	R/W	0x0000	USB Maximum Receive Data Endpoint 5	1067
0x156	USBRXCSRL5	R/W	0x00	USB Receive Control and Status Endpoint 5 Low	1069
0x157	USBRXCSRH5	R/W	0x00	USB Receive Control and Status Endpoint 5 High	1074
0x158	USBRXCOUNT5	RO	0x0000	USB Receive Byte Count Endpoint 5	1079
0x15A	USBTXTYPE5	R/W	0x00	USB Host Transmit Configure Type Endpoint 5	1081
0x15B	USBTXINTERVAL5	R/W	0x00	USB Host Transmit Interval Endpoint 5	1083
0x15C	USBRXTYPE5	R/W	0x00	USB Host Configure Receive Type Endpoint 5	1085
0x15D	USBRXINTERVAL5	R/W	0x00	USB Host Receive Polling Interval Endpoint 5	1087
0x160	USBTXMAXP6	R/W	0x0000	USB Maximum Transmit Data Endpoint 6	1047
0x162	USBTXCSRL6	R/W	0x00	USB Transmit Control and Status Endpoint 6 Low	1058
0x163	USBTXCSRH6	R/W	0x00	USB Transmit Control and Status Endpoint 6 High	1063
0x164	USBRXMAXP6	R/W	0x0000	USB Maximum Receive Data Endpoint 6	1067
0x166	USBRXCSRL6	R/W	0x00	USB Receive Control and Status Endpoint 6 Low	1069
0x167	USBRXCSRH6	R/W	0x00	USB Receive Control and Status Endpoint 6 High	1074
0x168	USBRXCOUNT6	RO	0x0000	USB Receive Byte Count Endpoint 6	1079

Table 19-6. Universal Serial Bus (USB) Controller Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x16A	USBTXTYPE6	R/W	0x00	USB Host Transmit Configure Type Endpoint 6	1081
0x16B	USBTXINTERVAL6	R/W	0x00	USB Host Transmit Interval Endpoint 6	1083
0x16C	USBRXTYPE6	R/W	0x00	USB Host Configure Receive Type Endpoint 6	1085
0x16D	USBRXINTERVAL6	R/W	0x00	USB Host Receive Polling Interval Endpoint 6	1087
0x170	USBTXMAXP7	R/W	0x0000	USB Maximum Transmit Data Endpoint 7	1047
0x172	USBTXCSRL7	R/W	0x00	USB Transmit Control and Status Endpoint 7 Low	1058
0x173	USBTXCSRH7	R/W	0x00	USB Transmit Control and Status Endpoint 7 High	1063
0x174	USBRXMAXP7	R/W	0x0000	USB Maximum Receive Data Endpoint 7	1067
0x176	USBRXCSRL7	R/W	0x00	USB Receive Control and Status Endpoint 7 Low	1069
0x177	USBRXCSRH7	R/W	0x00	USB Receive Control and Status Endpoint 7 High	1074
0x178	USBRXCOUNT7	RO	0x0000	USB Receive Byte Count Endpoint 7	1079
0x17A	USBTXTYPE7	R/W	0x00	USB Host Transmit Configure Type Endpoint 7	1081
0x17B	USBTXINTERVAL7	R/W	0x00	USB Host Transmit Interval Endpoint 7	1083
0x17C	USBRXTYPE7	R/W	0x00	USB Host Configure Receive Type Endpoint 7	1085
0x17D	USBRXINTERVAL7	R/W	0x00	USB Host Receive Polling Interval Endpoint 7	1087
0x180	USBTXMAXP8	R/W	0x0000	USB Maximum Transmit Data Endpoint 8	1047
0x182	USBTXCSRL8	R/W	0x00	USB Transmit Control and Status Endpoint 8 Low	1058
0x183	USBTXCSRH8	R/W	0x00	USB Transmit Control and Status Endpoint 8 High	1063
0x184	USBRXMAXP8	R/W	0x0000	USB Maximum Receive Data Endpoint 8	1067
0x186	USBRXCSRL8	R/W	0x00	USB Receive Control and Status Endpoint 8 Low	1069
0x187	USBRXCSRH8	R/W	0x00	USB Receive Control and Status Endpoint 8 High	1074
0x188	USBRXCOUNT8	RO	0x0000	USB Receive Byte Count Endpoint 8	1079
0x18A	USBTXTYPE8	R/W	0x00	USB Host Transmit Configure Type Endpoint 8	1081
0x18B	USBTXINTERVAL8	R/W	0x00	USB Host Transmit Interval Endpoint 8	1083
0x18C	USBRXTYPE8	R/W	0x00	USB Host Configure Receive Type Endpoint 8	1085
0x18D	USBRXINTERVAL8	R/W	0x00	USB Host Receive Polling Interval Endpoint 8	1087
0x190	USBTXMAXP9	R/W	0x0000	USB Maximum Transmit Data Endpoint 9	1047
0x192	USBTXCSRL9	R/W	0x00	USB Transmit Control and Status Endpoint 9 Low	1058
0x193	USBTXCSRH9	R/W	0x00	USB Transmit Control and Status Endpoint 9 High	1063
0x194	USBRXMAXP9	R/W	0x0000	USB Maximum Receive Data Endpoint 9	1067
0x196	USBRXCSRL9	R/W	0x00	USB Receive Control and Status Endpoint 9 Low	1069
0x197	USBRXCSRH9	R/W	0x00	USB Receive Control and Status Endpoint 9 High	1074

Offset	Name	Туре	Reset	Description	See page
0x198	USBRXCOUNT9	RO	0x0000	USB Receive Byte Count Endpoint 9	1079
0x19A	USBTXTYPE9	R/W	0x00	USB Host Transmit Configure Type Endpoint 9	1081
0x19B	USBTXINTERVAL9	R/W	0x00	USB Host Transmit Interval Endpoint 9	1083
0x19C	USBRXTYPE9	R/W	0x00	USB Host Configure Receive Type Endpoint 9	1085
0x19D	USBRXINTERVAL9	R/W	0x00	USB Host Receive Polling Interval Endpoint 9	1087
0x1A0	USBTXMAXP10	R/W	0x0000	USB Maximum Transmit Data Endpoint 10	1047
0x1A2	USBTXCSRL10	R/W	0x00	USB Transmit Control and Status Endpoint 10 Low	1058
0x1A3	USBTXCSRH10	R/W	0x00	USB Transmit Control and Status Endpoint 10 High	1063
0x1A4	USBRXMAXP10	R/W	0x0000	USB Maximum Receive Data Endpoint 10	1067
0x1A6	USBRXCSRL10	R/W	0x00	USB Receive Control and Status Endpoint 10 Low	1069
0x1A7	USBRXCSRH10	R/W	0x00	USB Receive Control and Status Endpoint 10 High	1074
0x1A8	USBRXCOUNT10	RO	0x0000	USB Receive Byte Count Endpoint 10	1079
0x1AA	USBTXTYPE10	R/W	0x00	USB Host Transmit Configure Type Endpoint 10	1081
0x1AB	USBTXINTERVAL10	R/W	0x00	USB Host Transmit Interval Endpoint 10	1083
0x1AC	USBRXTYPE10	R/W	0x00	USB Host Configure Receive Type Endpoint 10	1085
0x1AD	USBRXINTERVAL10	R/W	0x00	USB Host Receive Polling Interval Endpoint 10	1087
0x1B0	USBTXMAXP11	R/W	0x0000	USB Maximum Transmit Data Endpoint 11	1047
0x1B2	USBTXCSRL11	R/W	0x00	USB Transmit Control and Status Endpoint 11 Low	1058
0x1B3	USBTXCSRH11	R/W	0x00	USB Transmit Control and Status Endpoint 11 High	1063
0x1B4	USBRXMAXP11	R/W	0x0000	USB Maximum Receive Data Endpoint 11	1067
0x1B6	USBRXCSRL11	R/W	0x00	USB Receive Control and Status Endpoint 11 Low	1069
0x1B7	USBRXCSRH11	R/W	0x00	USB Receive Control and Status Endpoint 11 High	1074
0x1B8	USBRXCOUNT11	RO	0x0000	USB Receive Byte Count Endpoint 11	1079
0x1BA	USBTXTYPE11	R/W	0x00	USB Host Transmit Configure Type Endpoint 11	1081
0x1BB	USBTXINTERVAL11	R/W	0x00	USB Host Transmit Interval Endpoint 11	1083
0x1BC	USBRXTYPE11	R/W	0x00	USB Host Configure Receive Type Endpoint 11	1085
0x1BD	USBRXINTERVAL11	R/W	0x00	USB Host Receive Polling Interval Endpoint 11	1087
0x1C0	USBTXMAXP12	R/W	0x0000	USB Maximum Transmit Data Endpoint 12	1047
0x1C2	USBTXCSRL12	R/W	0x00	USB Transmit Control and Status Endpoint 12 Low	1058
0x1C3	USBTXCSRH12	R/W	0x00	USB Transmit Control and Status Endpoint 12 High	1063
0x1C4	USBRXMAXP12	R/W	0x0000	USB Maximum Receive Data Endpoint 12	1067
0x1C6	USBRXCSRL12	R/W	0x00	USB Receive Control and Status Endpoint 12 Low	1069

Table 19-6. Universal Serial Bus (USB) Controller Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x1C7	USBRXCSRH12	R/W	0x00	USB Receive Control and Status Endpoint 12 High	1074
0x1C8	USBRXCOUNT12	RO	0x0000	USB Receive Byte Count Endpoint 12	1079
0x1CA	USBTXTYPE12	R/W	0x00	USB Host Transmit Configure Type Endpoint 12	1081
0x1CB	USBTXINTERVAL12	R/W	0x00	USB Host Transmit Interval Endpoint 12	1083
0x1CC	USBRXTYPE12	R/W	0x00	USB Host Configure Receive Type Endpoint 12	1085
0x1CD	USBRXINTERVAL12	R/W	0x00	USB Host Receive Polling Interval Endpoint 12	1087
0x1D0	USBTXMAXP13	R/W	0x0000	USB Maximum Transmit Data Endpoint 13	1047
0x1D2	USBTXCSRL13	R/W	0x00	USB Transmit Control and Status Endpoint 13 Low	1058
0x1D3	USBTXCSRH13	R/W	0x00	USB Transmit Control and Status Endpoint 13 High	1063
0x1D4	USBRXMAXP13	R/W	0x0000	USB Maximum Receive Data Endpoint 13	1067
0x1D6	USBRXCSRL13	R/W	0x00	USB Receive Control and Status Endpoint 13 Low	1069
0x1D7	USBRXCSRH13	R/W	0x00	USB Receive Control and Status Endpoint 13 High	1074
0x1D8	USBRXCOUNT13	RO	0x0000	USB Receive Byte Count Endpoint 13	1079
0x1DA	USBTXTYPE13	R/W	0x00	USB Host Transmit Configure Type Endpoint 13	1081
0x1DB	USBTXINTERVAL13	R/W	0x00	USB Host Transmit Interval Endpoint 13	1083
0x1DC	USBRXTYPE13	R/W	0x00	USB Host Configure Receive Type Endpoint 13	1085
0x1DD	USBRXINTERVAL13	R/W	0x00	USB Host Receive Polling Interval Endpoint 13	1087
0x1E0	USBTXMAXP14	R/W	0x0000	USB Maximum Transmit Data Endpoint 14	1047
0x1E2	USBTXCSRL14	R/W	0x00	USB Transmit Control and Status Endpoint 14 Low	1058
0x1E3	USBTXCSRH14	R/W	0x00	USB Transmit Control and Status Endpoint 14 High	1063
0x1E4	USBRXMAXP14	R/W	0x0000	USB Maximum Receive Data Endpoint 14	1067
0x1E6	USBRXCSRL14	R/W	0x00	USB Receive Control and Status Endpoint 14 Low	1069
0x1E7	USBRXCSRH14	R/W	0x00	USB Receive Control and Status Endpoint 14 High	1074
0x1E8	USBRXCOUNT14	RO	0x0000	USB Receive Byte Count Endpoint 14	1079
0x1EA	USBTXTYPE14	R/W	0x00	USB Host Transmit Configure Type Endpoint 14	1081
0x1EB	USBTXINTERVAL14	R/W	0x00	USB Host Transmit Interval Endpoint 14	1083
0x1EC	USBRXTYPE14	R/W	0x00	USB Host Configure Receive Type Endpoint 14	1085
0x1ED	USBRXINTERVAL14	R/W	0x00	USB Host Receive Polling Interval Endpoint 14	1087
0x1F0	USBTXMAXP15	R/W	0x0000	USB Maximum Transmit Data Endpoint 15	1047
0x1F2	USBTXCSRL15	R/W	0x00	USB Transmit Control and Status Endpoint 15 Low	1058
0x1F3	USBTXCSRH15	R/W	0x00	USB Transmit Control and Status Endpoint 15 High	1063
0x1F4	USBRXMAXP15	R/W	0x0000	USB Maximum Receive Data Endpoint 15	1067

Offset	Name	Туре	Reset	Description	See page				
0x1F6	USBRXCSRL15	R/W	0x00	USB Receive Control and Status Endpoint 15 Low	1069				
0x1F7	USBRXCSRH15	R/W	0x00	USB Receive Control and Status Endpoint 15 High	1074				
0x1F8	USBRXCOUNT15	RO	0x0000	USB Receive Byte Count Endpoint 15	1079				
0x1FA	USBTXTYPE15	R/W	0x00	USB Host Transmit Configure Type Endpoint 15	1081				
0x1FB	USBTXINTERVAL15	R/W	0x00	USB Host Transmit Interval Endpoint 15	1083				
0x1FC	USBRXTYPE15	R/W	0x00	USB Host Configure Receive Type Endpoint 15	1085				
0x1FD	USBRXINTERVAL15	R/W	0x00	USB Host Receive Polling Interval Endpoint 15	1087				
0x304	USBRQPKTCOUNT1	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 1	1089				
0x308	USBRQPKTCOUNT2	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 2	1089				
0x30C	USBRQPKTCOUNT3	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 3	1089				
0x310	USBRQPKTCOUNT4	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 4	1089				
0x314	USBRQPKTCOUNT5	PKTCOUNT5 R/W		USB Request Packet Count in Block Transfer Endpoint 5	1089				
0x318	USBRQPKTCOUNT6	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 6	1089				
0x31C	USBRQPKTCOUNT7	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 7	1089				
0x320	USBRQPKTCOUNT8	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 8	1089				
0x324	USBRQPKTCOUNT9	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 9					
0x328	USBRQPKTCOUNT10	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 10					
0x32C	USBRQPKTCOUNT11	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 11	1089				
0x330	USBRQPKTCOUNT12	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 12	1089				
0x334	USBRQPKTCOUNT13	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 13	1089				
0x338	USBRQPKTCOUNT14	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 14	1089				
0x33C	USBRQPKTCOUNT15	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 15	1089				
0x340	USBRXDPKTBUFDIS	R/W	0x0000	USB Receive Double Packet Buffer Disable	1091				
0x342	USBTXDPKTBUFDIS	R/W	0x0000	USB Transmit Double Packet Buffer Disable	1093				

Table 19-6. Universal Serial Bus (USB) Controller Register Map (continued)

Offset	Name	Туре	Reset	Description	See page				
0x400	USBEPC	R/W	0x0000.0000	USB External Power Control	1095				
0x404	USBEPCRIS	RO	0x0000.0000	USB External Power Control Raw Interrupt Status	1098				
0x408	USBEPCIM	R/W	0x0000.0000	USB External Power Control Interrupt Mask	1099				
0x40C	USBEPCISC	R/W	0x0000.0000	USB External Power Control Interrupt Status and Clear	1100				
0x410	USBDRRIS	RO	0x0000.0000	USB Device RESUME Raw Interrupt Status	1101				
0x414	USBDRIM R/W		0x0000.0000	USB Device RESUME Interrupt Mask	1102				
0x418	USBDRISC W1C		0x0000.0000	USB Device RESUME Interrupt Status and Clear	1103				
0x41C	USBGPCS	R/W	0x0000.0001	USB General-Purpose Control and Status	1104				
0x430	USBVDC	R/W	0x0000.0000	USB VBUS Droop Control	1105				
0x434	USBVDCRIS	RO	0x0000.0000	USB VBUS Droop Control Raw Interrupt Status					
0x438	USBVDCIM	R/W	0x0000.0000	USB VBUS Droop Control Interrupt Mask					
0x43C	USBVDCISC	R/W	0x0000.0000	USB VBUS Droop Control Interrupt Status and Clear	1108				
0x444	USBIDVRIS	RO	0x0000.0000	USB ID Valid Detect Raw Interrupt Status	1109				
0x448	USBIDVIM	R/W	0x0000.0000	USB ID Valid Detect Interrupt Mask	1110				
0x44C	USBIDVISC	JSBIDVISC R/W1C 0x00		USB ID Valid Detect Interrupt Status and Clear	1111				
0x450	USBDMASEL R/W 0x		0x0033.2211	USB DMA Select					

# **19.6 Register Descriptions**

The LM3S9B92 USB controller has On-The-Go (OTG) capabilities as specified in the USB0 bit field in the **DC6** register (see page 261).

**OTG B** / This icon indicates that the register is used in OTG B or Device mode. Some registers are used for both Host and Device mode and may have different bit definitions depending on the mode.

DeviceThis icon indicates that the register is used in OTG A or Host mode. Some registers are used for<br/>both Host and Device mode and may have different bit definitions depending on the mode. The<br/>USB controller is in OTG B or Device mode upon reset, so the reset values shown for these registers<br/>apply to the Device mode definition.

 Host
 This icon indicates that the register is used for OTG-specific functions such as ID detection and negotiation. Once OTG negotiation is complete, then the USB controller registers are used according to their Host or Device mode meanings depending on whether the OTG negotiations made the USB controller OTG A (Host) or OTG B (Device).

### Register 1: USB Device Functional Address (USBFADDR), offset 0x000

**USBFADDR** is an 8-bit register that contains the 7-bit address of the Device part of the transaction.

OTG B / Device

When the USB controller is being used in Device mode (the HOST bit in the **USBDEVCTL** register is clear), this register must be written with the address received through a SET\_ADDRESS command, which is then used for decoding the function address in subsequent token packets.

**Important:** See the section called "Setting the Device Address" on page 982 for special considerations when writing this register.

Base Offse	B Device 0x4005.0 et 0x000 e R/W, rese	000	tional A	ddress	(USBFA	DDR)			
	7	6	5	4	3	2	1	0	
	reserved		1	1	FUNCADDF	2	r r		]
Туре	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	-
Reset	0	0	0	0	0	0	0	0	
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	scription
	7		reser	ved	R	С	0	con	tware should not rely on the value of a reserved bit. To provide npatibility with future products, the value of a reserved bit should be served across a read-modify-write operation.
	6:0		FUNCA	DDR	R/	W	0x00		ction Address

### Register 2: USB Power (USBPOWER), offset 0x001

OTG A / Host **USBPOWER** is an 8-bit register used for controlling SUSPEND and RESUME signaling and some basic operational aspects of the USB controller.



#### OTG A / Host Mode

USB	Power	(USBP	OWER	)					
Offset	0x4005.00 t 0x001 R/W, reset								
_	7	6	5	4	3	2	1	0	
ſ	r	reser	ved		RESET	RESUME	SUSPEND	PWRDNPHY	
Type Reset	RO 0	RO 0	RO 1	RO 0	R/W 0	R/W 0	R/W1S 0	R/W 0	
В	it/Field		Nam	е	Ту	ре	Reset	Desc	ription
	7:4		reserv	ed	R	0	0x2	comp	vare should not rely on the value of a reserved bit. To provide patibility with future products, the value of a reserved bit should be erved across a read-modify-write operation.
	3		RESE	T	R/	W	0	RESE	ET Signaling
								Value	e Description
								1	Enables RESET signaling on the bus.
								0	Ends RESET signaling on the bus.
	2		RESU	ME	R/	W	0	RESI	JME Signaling
								Value	e Description
								1	Enables RESUME signaling when the Device is in SUSPEND mode.
								0	Ends RESUME signaling on the bus.
								This I	bit must be cleared by software 20 ms after being set.
	1		SUSPE	ND	R/V	V1S	0	SUSF	PEND Mode
									e Description
								1	Enables SUSPEND mode.
								0	No effect.

Bit/Field	Name	Туре	Reset	Description
0	PWRDNPHY R/W 0		0	Power Down PHY
				Value Description
				1 Powers down the internal USB PHY.
				0 No effect.

#### OTG B / Device Mode

Base Offse	8 Powe 0x4005. t 0x001 R/W, res		OWER	)					
-	7	6	5	4	3	2	1	0	
	ISOUP	SOFTCONN	reser	ved	RESET	RESUME	SUSPEND	PWRDNPHY	
Type Reset	R/W 0	R/W 0	RO 1	RO 0	RO 0	R/W 0	RO 0	R/W 0	
Reset	0	0	I	0	0	0	0	0	
B	lit/Field		Nam	е	Ту	ре	Reset	Descri	ption
	7		ISOU	IP	R/	W	0	Isochr	onous Update
								Value	Description
								1	The USB controller waits for an SOF token from the time the TXRDY bit is set in the <b>USBTXCSRLn</b> register before sending the packet. If an IN token is received before an SOF token, then a zero-length data packet is sent.
								0	No effect.
								Note:	This bit is only valid for isochronous transfers.
	6		SOFTC	ONN	R/	W	0	Soft C	onnect/Disconnect
								Value	Description
								1	The USB D+/D- lines are enabled.
								0	The USB D+/D- lines are tri-stated.
	5:4		reserv	ed	R	0	0x2	compa	are should not rely on the value of a reserved bit. To provide atibility with future products, the value of a reserved bit should be ved across a read-modify-write operation.
	3		RESE	T	R	0	0	RESE	T Signaling
								Value	Description
								1	RESET signaling is present on the bus.
								0	RESET signaling is not present on the bus.

Bit/Field	Name	Туре	Reset	Description					
2	RESUME	R/W	0	RESUME Signaling					
				<ul> <li>Value Description</li> <li>1 Enables RESUME signaling when the Device is in SUSPEND mode.</li> <li>0 Ends RESUME signaling on the bus.</li> <li>This bit must be cleared by software 10 ms (a maximum of 15 ms) after</li> </ul>					
1	SUSPEND	RO	0	being set. SUSPEND Mode					
				<ul> <li>Value Description</li> <li>1 The USB controller is in SUSPEND mode.</li> <li>0 This bit is cleared when software reads the interrupt register or sets the RESUME bit above.</li> </ul>					
0	PWRDNPHY	R/W	0	Power Down PHY Value Description					
				<ol> <li>Powers down the internal USB PHY.</li> <li>No effect.</li> </ol>					

### Register 3: USB Transmit Interrupt Status (USBTXIS), offset 0x002

Important: This register is read-sensitive. See the register description for details.

OTG A /	<b>USBTXIS</b> is a 16-bit read-only register that indicates which interrupts are currently active for endpoint									
	0 and the transmit endpoints 1–15. The meaning of the EPn bits in this register is based on the									
Host	mode of the device. The EP1 through EP15 bits always indicate that the USB controller is sending									
	data; however, in Host mode, the bits refer to OUT endpoints; while in Device mode, the bits refer									
	to IN endpoints. The EP0 bit is special in Host and Device modes and indicates that either a control									
OTG B /	IN or control OUT endpoint has generated an interrupt.									
Device	<b>Note:</b> Bits relating to endpoints that have not been configured always return 0. Note also that all active interrupts are cleared when this register is read.									

USB Transmit Interrupt Status (USB	TXIS)
------------------------------------	-------

Base 0x4005.0000 Offset 0x002

Type RO, reset 0x0000	)
-----------------------	---

-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	EP15	EP14	EP13	EP12	EP11	EP10	EP9	EP8	EP7	EP6	EP5	EP4	EP3	EP2	EP1	EP0	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
В	it/Field		Nam	ne	Ту	ре	Reset	Description									
	15		EP1	5	R	0	0	TX E	Endpoint	15 Inter	rupt						
								Valu	ue Desc	ription							
								0	No in	iterrupt.							
								1	The l	Endpoint	t 15 tran	smit inte	rrupt is a	sserted.			
	14		EP1	4	R	0	0	TX E	Endpoint	14 Inter	rupt						
								Sam	ne descri	ption as	EP15.						
	13		EP1	3	R	0	0	TX E	Endpoint	13 Inter	rupt						
								Sam	ne descri	ption as	EP15.						
	12		EP1	2	R	0	0	TX E	Endpoint	12 Inter	rupt						
								Sam	ne descri	ption as	EP15.						
	11		EP1	1	R	0	0	TX E	Endpoint	11 Inter	rupt						
								Sam	ne descri	ption as	EP15.						
	10		EP1	0	R	0	0	TX E	Endpoint	10 Inter	rupt						
									ne descri		•						
	9		EP	G	R	0	0	тх г	Endpoint	9 Intern	int						
	Ū		<u> </u>			0	Ũ		ne descri		•						
	8		EP	2	R	0	0	тхг	Endpoint	8 Intern	int						
	0					<u> </u>	U		ne descri								
	7			7	~	0	0										
	7		EP	1	R	0	0		Endpoint								
	Same description as EP15.																

Bit/Field	Name	Туре	Reset	Description
6	EP6	RO	0	TX Endpoint 6 Interrupt Same description as EP15.
5	EP5	RO	0	TX Endpoint 5 Interrupt Same description as EP15.
4	EP4	RO	0	TX Endpoint 4 Interrupt Same description as EP15.
3	EP3	RO	0	TX Endpoint 3 Interrupt Same description as EP15.
2	EP2	RO	0	TX Endpoint 2 Interrupt Same description as EP15.
1	EP1	RO	0	TX Endpoint 1 Interrupt Same description as EP15.
0	EP0	RO	0	TX and RX Endpoint 0 Interrupt
				Value Description 0 No interrupt.

1 The Endpoint 0 transmit and receive interrupt is asserted.
# Register 4: USB Receive Interrupt Status (USBRXIS), offset 0x004

Important: This register is read-sensitive. See the register description for details.

**OTG A** / **USBRXIS** is a 16-bit read-only register that indicates which of the interrupts for receive endpoints 1–15 are currently active.

Host

**Note:** Bits relating to endpoints that have not been configured always return 0. Note also that all active interrupts are cleared when this register is read.

OTG B /	USB Receive Interrupt Status (USBRXIS)
Device	Base 0x4005.0000

Offset 0x004 Type RO, reset 0x0000

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EP15	EP14	EP13	EP12	EP11	EP10	EP9	EP8	EP7	EP6	EP5	EP4	EP3	EP2	EP1	reserved
Туре	RO    RO	RO	RO	RO	RO	RO	RO	RO	RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
15	EP15	RO	0	RX Endpoint 15 Interrupt
				<ul> <li>Value Description</li> <li>No interrupt.</li> <li>The Endpoint 15 receive interrupt is asserted.</li> </ul>
14	EP14	RO	0	RX Endpoint 14 Interrupt Same description as EP15.
13	EP13	RO	0	RX Endpoint 13 Interrupt Same description as EP15.
12	EP12	RO	0	RX Endpoint 12 Interrupt Same description as EP15.
11	EP11	RO	0	RX Endpoint 11 Interrupt Same description as EP15.
10	EP10	RO	0	RX Endpoint 10 Interrupt Same description as EP15.
9	EP9	RO	0	RX Endpoint 9 Interrupt Same description as EP15.
8	EP8	RO	0	RX Endpoint 8 Interrupt Same description as EP15.
7	EP7	RO	0	RX Endpoint 7 Interrupt Same description as EP15.
6	EP6	RO	0	RX Endpoint 6 Interrupt Same description as EP15.

Bit/Field	Name	Туре	Reset	Description
5	EP5	RO	0	RX Endpoint 5 Interrupt Same description as EP15.
4	EP4	RO	0	RX Endpoint 4 Interrupt Same description as EP15.
3	EP3	RO	0	RX Endpoint 3 Interrupt Same description as EP15.
2	EP2	RO	0	RX Endpoint 2 Interrupt Same description as EP15.
1	EP1	RO	0	RX Endpoint 1 Interrupt Same description as EP15.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

# Register 5: USB Transmit Interrupt Enable (USBTXIE), offset 0x006

OTG A / Host **USBTXIE** is a 16-bit register that provides interrupt enable bits for the interrupts in the **USBTXIS** register. When a bit is set, the USB interrupt is asserted to the interrupt controller when the corresponding interrupt bit in the **USBTXIS** register is set. When a bit is cleared, the interrupt in the **USBTXIS** register is still set but the USB interrupt to the interrupt controller is not asserted. On reset, all interrupts are enabled.

OTG	В	I

USB Transmit Interrupt Enable (USBTXIE)

Device Base 0x4005.0000 Offset 0x006

Type R/W, reset 0xFFFF

rype	R/vv, res	et uxhhhh	-													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EP15	EP14	EP13	EP12	EP11	EP10	EP9	EP8	EP7	EP6	EP5	EP4	EP3	EP2	EP1	EP0
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	15		EP1	5	R/	W	1	TXI	Endpoint	15 Inter	rupt Ena	ble				
								Valu	ue Desc	ription						
								1		iterrupt is • USBTX				troller wh	en the ≞	P15 bit
								0		EP15 tra rupt cont		errupt is	suppres	sed and	not sent	t to the
	14		EP1	4	R/	W	1			: 14 Inter iption as		ble				
	13		EP1	3	R/	W	1			13 Inter		ble				
	12		EP1	2	R/	W	1	ТХІ	Endpoint	: 12 Inter iption as	rupt Ena	ble				
	11		EP1	1	R/	W	1			: 11 Inter		ble				
	10		EP1	0	R/	W	1			: 10 Inter iption as		ble				
	9		EP	9	R/	W	1			9 Interru		le				
	8		EP	8	R/	W	1			8 Interru		le				
	7		EP	7	R/	W	1			7 Interru		le				
	6		EP	6	R/	W	1	ТХІ	Endpoint	6 Interru	upt Enab	le				

Bit/Field	Name	Туре	Reset	Description
5	EP5	R/W	1	TX Endpoint 5 Interrupt Enable Same description as EP15.
4	EP4	R/W	1	TX Endpoint 4 Interrupt Enable Same description as EP15.
3	EP3	R/W	1	TX Endpoint 3 Interrupt Enable Same description as EP15.
2	EP2	R/W	1	TX Endpoint 2 Interrupt Enable Same description as EP15.
1	EP1	R/W	1	TX Endpoint 1 Interrupt Enable Same description as EP15.
0	EP0	R/W	1	TX and RX Endpoint 0 Interrupt Enable
				Value       Description         1       An interrupt is sent to the interrupt controller when the EP0 bit

- in the **USBTXIS** register is set.
- 0 The EP0 transmit and receive interrupt is suppressed and not sent to the interrupt controller.

# Register 6: USB Receive Interrupt Enable (USBRXIE), offset 0x008

OTG A / Host **USBRXIE** is a 16-bit register that provides interrupt enable bits for the interrupts in the **USBRXIS** register. When a bit is set, the USB interrupt is asserted to the interrupt controller when the corresponding interrupt bit in the **USBRXIS** register is set. When a bit is cleared, the interrupt in the **USBRXIS** register is still set but the USB interrupt to the interrupt controller is not asserted. On reset, all interrupts are enabled.

OTG B	1
Device	

USB Receive Interrupt Enable (USBRXIE) Base 0x4005.0000

Offset 0x008

Type R/W, reset 0xFFFE

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EP15	EP14	EP13	EP12	EP11	EP10	EP9	EP8	EP7	EP6	EP5	EP4	EP3	EP2	EP1	reserved
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	RO 0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	15		EP1	5	R/	W	1	RX	Endpoin	t 15 Inter	rupt Ena	able				
								Valu	ue Desc	cription						
								1				the interi		troller wh	nen the I	EP15 bit
								0		EP15 rec rupt cont		errupt is s	suppres	sed and	not sent	to the
	14		EP1	4	R/	W	1			t 14 Inter iption as		able				
	13		EP1	3	R/	W	1			t 13 Inter		ahle				
	10		<u> </u>	0	10		•			iption as						
	12		EP1	2	R/	W	1			t 12 Inter		able				
										iption as						
	11		EP1	1	R/	VV	1			t 11 Inter iption as		ible				
	10		EP1	0	R/	W	1	RX	Endpoin	t 10 Inter	rupt Ena	able				
								San	ne descr	iption as	EP15.					
	9		EP	9	R/	W	1		•	t 9 Interr iption as	•	ble				
	8		EP	3	R/	W	1			t 8 Interr		ble				
	-			-						iption as						
	7		EP7	7	R/	W	1			t 7 Interr		ble				
			_	_						iption as						
	6		EP6	5	R/	W	1	RX	Endpoin	t 6 Interr	upt Enat	ble				

Same description as EP15.

Bit/Field	Name	Туре	Reset	Description
5	EP5	R/W	1	RX Endpoint 5 Interrupt Enable Same description as EP15.
4	EP4	R/W	1	RX Endpoint 4 Interrupt Enable Same description as EP15.
3	EP3	R/W	1	RX Endpoint 3 Interrupt Enable Same description as EP15.
2	EP2	R/W	1	RX Endpoint 2 Interrupt Enable Same description as EP15.
1	EP1	R/W	1	RX Endpoint 1 Interrupt Enable Same description as EP15.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

# Register 7: USB General Interrupt Status (USBIS), offset 0x00A

Important: This register is read-sensitive. See the register description for details.

**OTG A / USBIS** is an 8-bit read-only register that indicates which USB interrupts are currently active. All active interrupts are cleared when this register is read.



OTG B /

Device

#### OTG A / Host Mode

Base	3 Gene 0x4005. et 0x00A		rupt Sta	tus (US	BIS)				
Туре	RO, rese		_						
		6 SESREQ	5 DISCON	4 CONN	3 SOF	2 BABBLE	1 RESUME	0 reserved	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	
E	Bit/Field		Nam	e	Ту	ре	Reset	Descri	ption
	7		VBUSE	ERR	R	0	0	VBUS	Error
								Value	Description
								1	VBUS has dropped below the VBUS Valid threshold during a session.
								0	No interrupt.
	6		SESR	EQ	R	0	0	SESSI	ON REQUEST
								Value	Description
								1	SESSION REQUEST signaling has been detected.
								0	No interrupt.
	5		DISCO	NC	R	0	0	Sessio	n Disconnect
								) (=	Description
								value 1	Description A Device disconnect has been detected.
								0	No interrupt.
								U	no menup.
	4		CON	N	R	0	0	Sessio	n Connect
								Value	Description
								1	A Device connection has been detected.
								0	No interrupt.

Bit/Field	Name	Туре	Reset	Description
3	SOF	RO	0	Start of Frame
				Value Description
				1 A new frame has started.
				0 No interrupt.
2	BABBLE	RO	0	Babble Detected
				Value Description
				1 Babble has been detected. This interrupt is active only after the first SOF has been sent.
				0 No interrupt.
1	RESUME	RO	0	RESUME Signaling Detected
				Value Description
				<ol> <li>RESUME signaling has been detected on the bus while the USB controller is in SUSPEND mode.</li> </ol>
				0 No interrupt.
				This interrupt can only be used if the USB controller's system clock is enabled. If the user disables the clock programming, the <b>USBDRIS</b> , <b>USBDRIM</b> , and <b>USBDRISC</b> registers should be used.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

#### OTG B / Device Mode

#### USB General Interrupt Status (USBIS)

Base 0x4005.0000 Offset 0x00A Type RO, reset 0x00

Type	RO, Tesel	0000							
_	7	6	5	4	3	2	1	0	
[	reser	ved	DISCON	reserved	SOF	RESET	RESUME	SUSPEND	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	
В	it/Field		Nam	ne	Ту	pe	Reset	Des	cription
_					.,	<b>PO</b>		2000	
	7:6 reserved		ved	RO		0x0	com	ware should not rely on the value of a reserved bit. To provide patibility with future products, the value of a reserved bit should be erved across a read-modify-write operation.	
	5		DISC	ON	R	0	0	Sess	sion Disconnect
								Valu	e Description
								1	The device has been disconnected from the host.
								0	No interrupt.

Bit/Field	Name	Туре	Reset	Description
4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	SOF	RO	0	Start of Frame
				<ul><li>Value Description</li><li>1 A new frame has started.</li><li>0 No interrupt.</li></ul>
2	RESET	RO	0	RESET Signaling Detected
				<ul> <li>Value Description</li> <li>1 RESET signaling has been detected on the bus.</li> <li>0 No interrupt.</li> </ul>
1	RESUME	RO	0	RESUME Signaling Detected
				<ul> <li>Value Description</li> <li>1 RESUME signaling has been detected on the bus while the USB controller is in SUSPEND mode.</li> <li>0 No interrupt.</li> <li>This interrupt can only be used if the USB controller's system clock is enabled. If the user disables the clock programming, the USBDRIS, USBDRIM, and USBDRISC registers should be used.</li> </ul>
0	SUSPEND	RO	0	SUSPEND Signaling Detected         Value Description         1       SUSPEND signaling has been detected on the bus.         0       No interrupt.

## Register 8: USB Interrupt Enable (USBIE), offset 0x00B

OTG A / Host **USBIE** is an 8-bit register that provides interrupt enable bits for each of the interrupts in **USBIS**. At reset interrupts 1 and 2 are enabled in Device mode.



#### OTG A / Host Mode

Base Offse	3 Interru 0x4005.0 et 0x00B R/W, rese	0000	ble (USI	BIE)					
	7	6	5	4	3	2	1	0	
	VBUSERR	SESREQ	DISCON	CONN	SOF	BABBLE	RESUME	reserved	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 1	R/W 1	RO 0	
E	Bit/Field		Nam	ie	Ту	ре	Reset	Descrip	otion
	7		VBUSE	ERR	R/	W	0	Enable	VBUS Error Interrupt
								Value	Description
									An interrupt is sent to the interrupt controller when the VBUSERR bit in the USBIS register is set.
									The VBUSERR interrupt is suppressed and not sent to the interrupt controller.
	6		SESR	EQ	R	W	0	Enable	Session Request
								Value	Description
									An interrupt is sent to the interrupt controller when the SESREEQ bit in the <b>USBIS</b> register is set.
								0	The SESREQ interrupt is suppressed and not sent to the interrupt controller.
	5		DISCO	NC	R/	W	0	Enable	Disconnect Interrupt
								Value	Description
									An interrupt is sent to the interrupt controller when the DISCON bit in the <b>USBIS</b> register is set.
								0	The DISCON interrupt is suppressed and not sent to the interrupt controller.

Bit/Field	Name	Туре	Reset	Description
4	CONN	R/W	0	Enable Connect Interrupt
				Value Description
				1 An interrupt is sent to the interrupt controller when the CONN bit in the <b>USBIS</b> register is set.
				0 The CONN interrupt is suppressed and not sent to the interrupt controller.
3	SOF	R/W	0	Enable Start-of-Frame Interrupt
				Value Description
				1 An interrupt is sent to the interrupt controller when the SOF bit in the <b>USBIS</b> register is set.
				0 The SOF interrupt is suppressed and not sent to the interrupt controller.
2	BABBLE	R/W	1	Enable Babble Interrupt
				Value Description
				1 An interrupt is sent to the interrupt controller when the BABBLE bit in the <b>USBIS</b> register is set.
				0 The BABBLE interrupt is suppressed and not sent to the interrupt controller.
1	RESUME	R/W	1	Enable RESUME Interrupt
				Value Description
				1 An interrupt is sent to the interrupt controller when the RESUME bit in the <b>USBIS</b> register is set.
				0 The RESUME interrupt is suppressed and not sent to the interrupt controller.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

#### OTG B / Device Mode

#### USB Interrupt Enable (USBIE)

Base 0x4005.0000 Offset 0x00B Type R/W, reset 0x06

	7	6	5	4	3	2	1	0
	reserved		DISCON	reserved	SOF	RESET	RESUME	SUSPEND
Туре	RO	RO	R/W	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	1	1	0

Bit/Field	Name	Туре	Reset	Description
7:6	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	DISCON	R/W	0	Enable Disconnect Interrupt
				Value Description
				1 An interrupt is sent to the interrupt controller when the DISCON bit in the <b>USBIS</b> register is set.
				0 The DISCON interrupt is suppressed and not sent to the interrupt controller.
4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	SOF	R/W	0	Enable Start-of-Frame Interrupt
				Value Description
				1 An interrupt is sent to the interrupt controller when the SOF bit in the <b>USBIS</b> register is set.
				0 The SOF interrupt is suppressed and not sent to the interrupt controller.
2	RESET	R/W	1	Enable RESET Interrupt
				Value Description
				1 An interrupt is sent to the interrupt controller when the RESET bit in the <b>USBIS</b> register is set.
				0 The RESET interrupt is suppressed and not sent to the interrupt controller.
1	RESUME	R/W	1	Enable RESUME Interrupt
				Value Description
				1 An interrupt is sent to the interrupt controller when the RESUME bit in the <b>USBIS</b> register is set.
				0 The RESUME interrupt is suppressed and not sent to the interrupt controller.
0	SUSPEND	R/W	0	Enable SUSPEND Interrupt
				Value Description
				1 An interrupt is sent to the interrupt controller when the SUSPEND bit in the <b>USBIS</b> register is set.
				0 The SUSPEND interrupt is suppressed and not sent to the interrupt controller.



# Register 9: USB Frame Value (USBFRAME), offset 0x00C

# Register 10: USB Endpoint Index (USBEPIDX), offset 0x00E

OTG A / Each endpoint's buffer can be accessed by configuring a FIFO size and starting address. The USBEPIDX 8-bit register is used with the USBTXFIFOSZ, USBRXFIFOSZ, USBTXFIFOADD, and USBRXFIFOADD registers.





#### OTG A / Host Mode

Base Offse	B Test N e 0x4005.0 et 0x00F e R/W, res		ISBTES	ST)					
	7	6	5	4	3	2	1	0	
	FORCEH	FIFOACC	FORCEFS			reserved			
Type Reset	R/W 0	R/W1S 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	
E	Bit/Field		Nam	ne	Ту	ре	Reset	Desc	iption
	7		FORC	EH	R/	W	0	Force	Host Mode
								Value	e Description
								1	Forces the USB controller to enter Host mode when the SESSION bit is set, regardless of whether the USB control connected to any peripheral. The state of the USB0DP ar USB0DM signals is ignored. The USB controller then remained the session bit is cleared, even if a Devision disconnected. If the FORCEH bit remains set, the USB control re-enters Host mode the next time the SESSION bit is set.
								0	No effect.
								DEVK	in this mode, status of the bus connection may be read usi it of the <b>USBDEVCTL</b> register. The operating speed is deter he FORCEFS bit.
	6		FIFOA	CC	R/W	/1S	0	FIFO	Access
								Value	e Description
								1	Transfers the packet in the endpoint 0 transmit FIFO to t endpoint 0 receive FIFO.
								0	No effect.
								This I	it is cleared automatically.
	5		FORC	EFS	R/	W	0	Force	Full-Speed Mode
								Value	e Description
								1	Forces the USB controller into Full-Speed mode upon rec a USB RESET.
								0	The USB controller operates at Low Speed.

Bit/Field	Name	Туре	Reset	Description
4:0	reserved	RO	0x0	Software sho compatibility

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

## OTG B / Device Mode

USE	3 Test N	/lode (U	SBTES	T)					
Offse	0x4005.0 t 0x00F								
туре	R/W, res	6	5	4	3	2	1	0	
[		FIFOACC	r	4	rese		• <u></u> •	0	
Type Reset	RO 0	R/W1S 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
E	Bit/Field		Nam	е	Ту	be	Reset	Desc	cription
	7		reserv	red	R	C	0	com	ware should not rely on the value of a reserved bit. To provide patibility with future products, the value of a reserved bit should be erved across a read-modify-write operation.
	6		FIFOA	CC	R/W	/1S	0	FIFC	D Access
								Valu	le Description
								1	Transfers the packet in the endpoint 0 transmit FIFO to the endpoint 0 receive FIFO.
								0	No effect.
								This	bit is cleared automatically.
	5:0		reserv	red	R	C	0x0	com	ware should not rely on the value of a reserved bit. To provide patibility with future products, the value of a reserved bit should be erved across a read-modify-write operation.

Register 12: USB FIFO Endpoint 0 (USBFIFO0), offset 0x020
Register 13: USB FIFO Endpoint 1 (USBFIFO1), offset 0x024
Register 14: USB FIFO Endpoint 2 (USBFIFO2), offset 0x028
Register 15: USB FIFO Endpoint 3 (USBFIFO3), offset 0x02C
Register 16: USB FIFO Endpoint 4 (USBFIFO4), offset 0x030
Register 17: USB FIFO Endpoint 5 (USBFIFO5), offset 0x034
Register 18: USB FIFO Endpoint 6 (USBFIFO6), offset 0x038
Register 19: USB FIFO Endpoint 7 (USBFIFO7), offset 0x03C
Register 20: USB FIFO Endpoint 8 (USBFIFO8), offset 0x040
Register 21: USB FIFO Endpoint 9 (USBFIFO9), offset 0x044
Register 22: USB FIFO Endpoint 10 (USBFIFO10), offset 0x048
Register 23: USB FIFO Endpoint 11 (USBFIFO11), offset 0x04C
Register 24: USB FIFO Endpoint 12 (USBFIFO12), offset 0x050
Register 25: USB FIFO Endpoint 13 (USBFIFO13), offset 0x054
Register 26: USB FIFO Endpoint 14 (USBFIFO14), offset 0x058
Register 27: USB FIFO Endpoint 15 (USBFIFO15), offset 0x05C

Important: This register is read-sensitive. See the register description for details.

These 32-bit registers provide an address for CPU access to the FIFOs for each endpoint. Writing OTG A / to these addresses loads data into the Transmit FIFO for the corresponding endpoint. Reading from these addresses unloads data from the Receive FIFO for the corresponding endpoint.

Transfers to and from FIFOs may be 8-bit, 16-bit or 32-bit as required, and any combination of accesses is allowed provided the data accessed is contiguous. All transfers associated with one OTG B / packet must be of the same width so that the data is consistently byte-, halfword- or word-aligned. However, the last transfer may contain fewer bytes than the previous transfers in order to complete an odd-byte or odd-word transfer.

> Depending on the size of the FIFO and the expected maximum packet size, the FIFOs support either single-packet or double-packet buffering (see the section called "Single-Packet Buffering" on page 980). Burst writing of multiple packets is not supported as flags must be set after each packet is written.

> Following a STALL response or a transmit error on endpoint 1–15, the associated FIFO is completely flushed.

Host

Device

#### USB FIFO Endpoint 0 (USBFIFO0)

Offse	0x4005 t 0x020 R/W, re		00.000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[		1	1	1	ı	1	т т	EPD	DATA		r	1	1 1	r	ı	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ĺ		1	1	1		1	1 1	EPD	DATA		I	1	1	1	1	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
B	Bit/Field	ł	Nar	ne	Ту	ре	Reset	Des	cription							
	31:0		EPD	ATA	R/	W O	x0000.000		point Dat		r loads th	ne data ir	nto the Ti	ransmit F	IEO and	Ireading

Writing to this register loads the data into the Transmit FIFO and reading unloads data from the Receive FIFO.

# Register 28: USB Device Control (USBDEVCTL), offset 0x060

OTG A / Host

USB Device Control (USBDEVCTL)

**USBDEVCTL** is an 8-bit register used for controlling and monitoring the USB VBUS line. If the PHY is suspended, no PHY clock is received and the VBUS is not sampled. In addition, in Host mode, **USBDEVCTL** provides the status information for the current operating mode (Host or Device) of the USB controller. If the USB controller is in Host mode, this register also indicates if a full- or low-speed Device has been connected.

Base 0x4005.0000 Offset 0x060 Type R/W, reset 0x80 0 7 6 5 4 3 2 LSDEV VBUS DEV FSDEV HOST IOSTREC SESSION RO RO RO RO RO R/W R/W RO Туре 0 Reset 1 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description 7 DEV RO 1 Device Mode Value Description 0 The USB controller is operating on the OTG A side of the cable. 1 The USB controller is operating on the OTG B side of the cable. Note: This value is only valid while a session is in progress. 6 FSDEV RO 0 Full-Speed Device Detected Value Description 0 A full-speed Device has not been detected on the port. 1 A full-speed Device has been detected on the port. 5 LSDEV RO Low-Speed Device Detected 0 Value Description 0 A low-speed Device has not been detected on the port. 1 A low-speed Device has been detected on the port. VBUS RO VBUS Level 4:3 0x0 Value Description 0x0 Below SessionEnd VBUS is detected as under 0.5 V. 0x1 Above SessionEnd, below AValid VBUS is detected as above 0.5 V and under 1.5 V. Above AValid, below VBUSValid 0x2 VBUS is detected as above 1.5 V and below 4.75 V. 0x3 Above VBUSValid VBUS is detected as above 4.75 V.

Bit/Field	Name	Туре	Reset	Description
2	HOST	RO	0	Host Mode
				<ul> <li>Value Description</li> <li>The USB controller is acting as a Device.</li> <li>The USB controller is acting as a Host.</li> <li>Note: This value is only valid while a session is in progress.</li> </ul>
1	HOSTREQ	R/W	0	Host Request
				<ul> <li>Value Description</li> <li>No effect.</li> <li>1 Initiates the Host Negotiation when SUSPEND mode is entered.</li> <li>This bit is cleared when Host Negotiation is completed.</li> </ul>
0	SESSION	R/W	0	Session Start/End When operating as an OTG A device:
				Value Description
				0 When cleared by software, this bit ends a session.
				1 When set by software, this bit starts a session.
				When operating as an OTG B device:
				Value Description
				0 The USB controller has ended a session. When the USB controller is in SUSPEND mode, this bit may be cleared by software to perform a software disconnect.
				1 The USB controller has started a session. When set by software, the Session Request Protocol is initiated.
				<b>Note:</b> Clearing this bit when the USB controller is not suspended results in undefined behavior.

# Register 29: USB Transmit Dynamic FIFO Sizing (USBTXFIFOSZ), offset 0x062 Register 30: USB Receive Dynamic FIFO Sizing (USBRXFIFOSZ), offset 0x063

OTG A /

Host

These 8-bit registers allow the selected TX/RX endpoint FIFOs to be dynamically sized. **USBEPIDX** is used to configure each transmit endpoint's FIFO size.

HUSI	
OTG B /	

USB Transmit Dynamic FIFO Sizing (USBTXFIFOSZ) Base 0x4005.0000

3/	Offset 0x062								
	Type R/W, reset 0x00								

Device		7	6	5	4	3	2	1	0	
	J		reserved		DPB		SI	ZE		
	Type Reset	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
Bit/Field		Nar	ne		Туре	Re	eset	Descri	ption	
7:5		reser	rved		RO	03	x0	compa	tibility	ould not rely on the value of a reserved bit. To provide with future products, the value of a reserved bit should be pross a read-modify-write operation.
4		DF	в		R/W	(	0	Double	Pack	et Buffer Support
								Value	Desci	ription
								0	Only	single-packet buffering is supported.
								1	Doub	le-packet buffering is supported.
3:0		SIZ	ΖE		R/W	0:	x0	Max P	acket S	Size
								Maxim	um pa	cket size to be allowed.
								lf DPB size.	= 0, th	e FIFO also is this size; if DPB = 1, the FIFO is twice this
								Value	Pa	cket Size (Bytes)
								0x0	8	
								0x1	16	
								0x2	32	
								0x3	64	
								0x4	128	3
								0x5	256	
								0x6	512	
								0x7	102	
								0x8	204	
								0x9-0	KF Re	served

# Register 31: USB Transmit FIFO Start Address (USBTXFIFOADD), offset 0x064 Register 32: USB Receive FIFO Start Address (USBRXFIFOADD), offset 0x066

USBTXFIFOADD and USBRXFIFOADD are 16-bit registers that control the start address of the OTG A / selected transmit and receive endpoint FIFOs. Host USB Transmit FIFO Start Address (USBTXFIFOADD) Base 0x4005.0000 Offset 0x064 OTG B / Type R/W, reset 0x0000 15 14 13 12 Device 11 10 9 8 5 3 0 ADDR reserved RO RO RO RO RO RO R/W R/W R/W R/W R/W R/W R/W R/W R/W Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Reset Description Type 15:9

RO 0x00 reserved Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. ADDR R/W 0x00 Transmit/Receive Start Address Start address of the endpoint FIFO. Value Start Address 0 0x0 0x1 8 0x2 16 0x3 24 0x4 32 0x5 40

0x6

0x7

0x8

...

48

56

64 ...

0x1FF 4095

8:0



### Register 33: USB Connect Timing (USBCONTIM), offset 0x07A

## Register 34: USB OTG VBUS Pulse Timing (USBVPLEN), offset 0x07B



This 8-bit configuration register specifies the duration of the VBUS pulsing charge.

#### USB OTG VBUS Pulse Timing (USBVPLEN)



# Register 35: USB Full-Speed Last Transaction to End of Frame Timing (USBFSEOF), offset 0x07D

OTG A /

This 8-bit configuration register specifies the minimum time gap allowed between the start of the last transaction and the EOF for full-speed transactions.

Host USB Full-Speed Last Transaction to End of Frame Timing (USBFSEOF) Base 0x4005.0000 Offset 0x07D Type R/W, reset 0x77 OTG B / Device 7 6 5 4 3 2 0 FSEOFG R/W R/W R/W R/W R/W R/W R/W R/W Туре Reset 0 0 1 1 1 1 1 1 **Bit/Field** Name Type Reset Description 7:0 FSEOFG R/W 0x77 Full-Speed End-of-Frame Gap This field is used during full-speed transactions to configure the gap between the last transaction and the End-of-Frame (EOF), in units of 533.3 ns. The default corresponds to 63.46 µs.

# Register 36: USB Low-Speed Last Transaction to End of Frame Timing (USBLSEOF), offset 0x07E

OTG A /

This 8-bit configuration register specifies the minimum time gap that is to be allowed between the start of the last transaction and the EOF for low-speed transactions.



Register 37: USB Transmit Functional Address Endpoint 0 (USBTXFUNCADDR0), offset 0x080

Register 38: USB Transmit Functional Address Endpoint 1 (USBTXFUNCADDR1), offset 0x088

Register 39: USB Transmit Functional Address Endpoint 2 (USBTXFUNCADDR2), offset 0x090

Register 40: USB Transmit Functional Address Endpoint 3 (USBTXFUNCADDR3), offset 0x098

Register 41: USB Transmit Functional Address Endpoint 4 (USBTXFUNCADDR4), offset 0x0A0

Register 42: USB Transmit Functional Address Endpoint 5 (USBTXFUNCADDR5), offset 0x0A8

Register 43: USB Transmit Functional Address Endpoint 6 (USBTXFUNCADDR6), offset 0x0B0

Register 44: USB Transmit Functional Address Endpoint 7 (USBTXFUNCADDR7), offset 0x0B8

Register 45: USB Transmit Functional Address Endpoint 8 (USBTXFUNCADDR8), offset 0x0C0

Register 46: USB Transmit Functional Address Endpoint 9 (USBTXFUNCADDR9), offset 0x0C8

Register 47: USB Transmit Functional Address Endpoint 10 (USBTXFUNCADDR10), offset 0x0D0

Register 48: USB Transmit Functional Address Endpoint 11 (USBTXFUNCADDR11), offset 0x0D8

Register 49: USB Transmit Functional Address Endpoint 12 (USBTXFUNCADDR12), offset 0x0E0

Register 50: USB Transmit Functional Address Endpoint 13 (USBTXFUNCADDR13), offset 0x0E8

Register 51: USB Transmit Functional Address Endpoint 14 (USBTXFUNCADDR14), offset 0x0F0

Register 52: USB Transmit Functional Address Endpoint 15 (USBTXFUNCADDR15), offset 0x0F8

OTG A / Host **USBTXFUNCADDRn** is an 8-bit read/write register that records the address of the target function to be accessed through the associated endpoint (EPn). **USBTXFUNCADDRn** must be defined for each transmit endpoint that is used.

**Note: USBTXFUNCADDR0** is used for both receive and transmit for endpoint 0.

#### USB Transmit Functional Address Endpoint 0 (USBTXFUNCADDR0)

Offse	0x4005.0 et 0x080 R/W, rese								
	7	6	5	4	3	2	1	0	
	reserved		I		ADDR		<u>і і</u>		
Туре	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
E	Bit/Field		Nam	ie	Ту	be	Reset	Des	cription
	7		reser	/ed	R	C	0	com	ware should not rely on the value of a reserved bit. To provide patibility with future products, the value of a reserved bit should be served across a read-modify-write operation.
	6:0		ADD	R	R/	W	0x00		ice Address cifies the USB bus address for the target Device.

July 03, 2014

Register 53: USB Transmit Hub Address Endpoint 0 (USBTXHUBADDR0), offset 0x082

Register 54: USB Transmit Hub Address Endpoint 1 (USBTXHUBADDR1), offset 0x08A

Register 55: USB Transmit Hub Address Endpoint 2 (USBTXHUBADDR2), offset 0x092

Register 56: USB Transmit Hub Address Endpoint 3 (USBTXHUBADDR3), offset 0x09A

Register 57: USB Transmit Hub Address Endpoint 4 (USBTXHUBADDR4), offset 0x0A2

Register 58: USB Transmit Hub Address Endpoint 5 (USBTXHUBADDR5), offset 0x0AA

Register 59: USB Transmit Hub Address Endpoint 6 (USBTXHUBADDR6), offset 0x0B2

Register 60: USB Transmit Hub Address Endpoint 7 (USBTXHUBADDR7), offset 0x0BA

Register 61: USB Transmit Hub Address Endpoint 8 (USBTXHUBADDR8), offset 0x0C2

Register 62: USB Transmit Hub Address Endpoint 9 (USBTXHUBADDR9), offset 0x0CA

Register 63: USB Transmit Hub Address Endpoint 10 (USBTXHUBADDR10), offset 0x0D2

Register 64: USB Transmit Hub Address Endpoint 11 (USBTXHUBADDR11), offset 0x0DA

Register 65: USB Transmit Hub Address Endpoint 12 (USBTXHUBADDR12), offset 0x0E2

Register 66: USB Transmit Hub Address Endpoint 13 (USBTXHUBADDR13), offset 0x0EA

Register 67: USB Transmit Hub Address Endpoint 14 (USBTXHUBADDR14), offset 0x0F2

Register 68: USB Transmit Hub Address Endpoint 15 (USBTXHUBADDR15), offset 0x0FA

OTG A / Host **USBTXHUBADDRn** is an 8-bit read/write register that, like **USBTXHUBPORTn**, only must be written when a USB Device is connected to transmit endpoint EPn via a USB 2.0 hub. This register records the address of the USB 2.0 hub through which the target associated with the endpoint is accessed.

**Note: USBTXHUBADDR0** is used for both receive and transmit for endpoint 0.

USB Transmit Hub Address Endpoint 0 (USBTXHUBADDR0)



Register 69: USB Transmit Hub Port Endpoint 0 (USBTXHUBPORT0), offset 0x083

Register 70: USB Transmit Hub Port Endpoint 1 (USBTXHUBPORT1), offset 0x08B

Register 71: USB Transmit Hub Port Endpoint 2 (USBTXHUBPORT2), offset 0x093

Register 72: USB Transmit Hub Port Endpoint 3 (USBTXHUBPORT3), offset 0x09B

Register 73: USB Transmit Hub Port Endpoint 4 (USBTXHUBPORT4), offset 0x0A3

Register 74: USB Transmit Hub Port Endpoint 5 (USBTXHUBPORT5), offset 0x0AB

Register 75: USB Transmit Hub Port Endpoint 6 (USBTXHUBPORT6), offset 0x0B3

Register 76: USB Transmit Hub Port Endpoint 7 (USBTXHUBPORT7), offset 0x0BB

Register 77: USB Transmit Hub Port Endpoint 8 (USBTXHUBPORT8), offset 0x0C3

Register 78: USB Transmit Hub Port Endpoint 9 (USBTXHUBPORT9), offset 0x0CB

Register 79: USB Transmit Hub Port Endpoint 10 (USBTXHUBPORT10), offset 0x0D3

Register 80: USB Transmit Hub Port Endpoint 11 (USBTXHUBPORT11), offset 0x0DB

Register 81: USB Transmit Hub Port Endpoint 12 (USBTXHUBPORT12), offset 0x0E3

Register 82: USB Transmit Hub Port Endpoint 13 (USBTXHUBPORT13), offset 0x0EB

Register 83: USB Transmit Hub Port Endpoint 14 (USBTXHUBPORT14), offset 0x0F3

Register 84: USB Transmit Hub Port Endpoint 15 (USBTXHUBPORT15), offset 0x0FB

OTG A / Host **USBTXHUBPORTn** is an 8-bit read/write register that, like **USBTXHUBADDRn**, only must be written when a full- or low-speed Device is connected to transmit endpoint EPn via a USB 2.0 hub. This register records the port of the USB 2.0 hub through which the target associated with the endpoint is accessed.

Note: USBTXHUBPORT0 is used for both receive and transmit for endpoint 0.

#### USB Transmit Hub Port Endpoint 0 (USBTXHUBPORT0)



Register 85: USB Receive Functional Address Endpoint 1 (USBRXFUNCADDR1), offset 0x08C

Register 86: USB Receive Functional Address Endpoint 2 (USBRXFUNCADDR2), offset 0x094

Register 87: USB Receive Functional Address Endpoint 3 (USBRXFUNCADDR3), offset 0x09C

Register 88: USB Receive Functional Address Endpoint 4 (USBRXFUNCADDR4), offset 0x0A4

Register 89: USB Receive Functional Address Endpoint 5 (USBRXFUNCADDR5), offset 0x0AC

Register 90: USB Receive Functional Address Endpoint 6 (USBRXFUNCADDR6), offset 0x0B4

Register 91: USB Receive Functional Address Endpoint 7 (USBRXFUNCADDR7), offset 0x0BC

Register 92: USB Receive Functional Address Endpoint 8 (USBRXFUNCADDR8), offset 0x0C4

Register 93: USB Receive Functional Address Endpoint 9 (USBRXFUNCADDR9), offset 0x0CC

Register 94: USB Receive Functional Address Endpoint 10 (USBRXFUNCADDR10), offset 0x0D4

Register 95: USB Receive Functional Address Endpoint 11 (USBRXFUNCADDR11), offset 0x0DC

Register 96: USB Receive Functional Address Endpoint 12 (USBRXFUNCADDR12), offset 0x0E4

Register 97: USB Receive Functional Address Endpoint 13 (USBRXFUNCADDR13), offset 0x0EC

Register 98: USB Receive Functional Address Endpoint 14 (USBRXFUNCADDR14), offset 0x0F4

Register 99: USB Receive Functional Address Endpoint 15 (USBRXFUNCADDR15), offset 0x0FC

OTG A / Host **USBRXFUNCADDRn** is an 8-bit read/write register that records the address of the target function accessed through the associated endpoint (EPn). **USBRXFUNCADDRn** must be defined for each receive endpoint that is used.

**Note: USBTXFUNCADDR0** is used for both receive and transmit for endpoint 0.

#### USB Receive Functional Address Endpoint 1 (USBRXFUNCADDR1)

Offse	e 0x4005.0 et 0x08C R/W, rese										
	7	6	5	4	3	2	1	0			
	reserved		1	ı	ADDR		1 1				
Type Reset	RO 0	R/W 0									
	Bit/Field	-	Nam		Ту		Reset		cription		
	7		reserv	ved	R	RO		com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.		
	6:0		ADD	R	R/	W	0x00		ice Address field specifies the USB bus address for the target Device.		

July 03, 2014

Register 100: USB Receive Hub Address Endpoint 1 (USBRXHUBADDR1), offset 0x08E

Register 101: USB Receive Hub Address Endpoint 2 (USBRXHUBADDR2), offset 0x096

Register 102: USB Receive Hub Address Endpoint 3 (USBRXHUBADDR3), offset 0x09E

Register 103: USB Receive Hub Address Endpoint 4 (USBRXHUBADDR4), offset 0x0A6

Register 104: USB Receive Hub Address Endpoint 5 (USBRXHUBADDR5), offset 0x0AE

Register 105: USB Receive Hub Address Endpoint 6 (USBRXHUBADDR6), offset 0x0B6

Register 106: USB Receive Hub Address Endpoint 7 (USBRXHUBADDR7), offset 0x0BE

Register 107: USB Receive Hub Address Endpoint 8 (USBRXHUBADDR8), offset 0x0C6

Register 108: USB Receive Hub Address Endpoint 9 (USBRXHUBADDR9), offset 0x0CE

Register 109: USB Receive Hub Address Endpoint 10 (USBRXHUBADDR10), offset 0x0D6

Register 110: USB Receive Hub Address Endpoint 11 (USBRXHUBADDR11), offset 0x0DE

Register 111: USB Receive Hub Address Endpoint 12 (USBRXHUBADDR12), offset 0x0E6

Register 112: USB Receive Hub Address Endpoint 13 (USBRXHUBADDR13), offset 0x0EE

Register 113: USB Receive Hub Address Endpoint 14 (USBRXHUBADDR14), offset 0x0F6

Register 114: USB Receive Hub Address Endpoint 15 (USBRXHUBADDR15), offset 0x0FE

OTG A / Host **USBRXHUBADDRn** is an 8-bit read/write register that, like **USBRXHUBPORTn**, only must be written when a full- or low-speed Device is connected to receive endpoint EPn via a USB 2.0 hub. This register records the address of the USB 2.0 hub through which the target associated with the endpoint is accessed.

**Note: USBTXHUBADDR0** is used for both receive and transmit for endpoint 0.

USB Receive Hub Address Endpoint 1 (USBRXHUBADDR1)


Register 115: USB Receive Hub Port Endpoint 1 (USBRXHUBPORT1), offset 0x08F

Register 116: USB Receive Hub Port Endpoint 2 (USBRXHUBPORT2), offset 0x097

Register 117: USB Receive Hub Port Endpoint 3 (USBRXHUBPORT3), offset 0x09F

Register 118: USB Receive Hub Port Endpoint 4 (USBRXHUBPORT4), offset 0x0A7

Register 119: USB Receive Hub Port Endpoint 5 (USBRXHUBPORT5), offset 0x0AF

Register 120: USB Receive Hub Port Endpoint 6 (USBRXHUBPORT6), offset 0x0B7

Register 121: USB Receive Hub Port Endpoint 7 (USBRXHUBPORT7), offset 0x0BF

Register 122: USB Receive Hub Port Endpoint 8 (USBRXHUBPORT8), offset 0x0C7

Register 123: USB Receive Hub Port Endpoint 9 (USBRXHUBPORT9), offset 0x0CF

Register 124: USB Receive Hub Port Endpoint 10 (USBRXHUBPORT10), offset 0x0D7

Register 125: USB Receive Hub Port Endpoint 11 (USBRXHUBPORT11), offset 0x0DF

Register 126: USB Receive Hub Port Endpoint 12 (USBRXHUBPORT12), offset 0x0E7

Register 127: USB Receive Hub Port Endpoint 13 (USBRXHUBPORT13), offset 0x0EF

Register 128: USB Receive Hub Port Endpoint 14 (USBRXHUBPORT14), offset 0x0F7

Register 129: USB Receive Hub Port Endpoint 15 (USBRXHUBPORT15), offset 0x0FF

OTG A / Host **USBRXHUBPORTn** is an 8-bit read/write register that, like **USBRXHUBADDRn**, only must be written when a full- or low-speed Device is connected to receive endpoint EPn via a USB 2.0 hub. This register records the port of the USB 2.0 hub through which the target associated with the endpoint is accessed.

**Note: USBTXHUBPORT0** is used for both receive and transmit for endpoint 0.

#### USB Receive Hub Port Endpoint 1 (USBRXHUBPORT1)



Register 130: USB Maximum Transmit Data Endpoint 1 (USBTXMAXP1), offset 0x110

Register 131: USB Maximum Transmit Data Endpoint 2 (USBTXMAXP2), offset 0x120

Register 132: USB Maximum Transmit Data Endpoint 3 (USBTXMAXP3), offset 0x130

Register 133: USB Maximum Transmit Data Endpoint 4 (USBTXMAXP4), offset 0x140

Register 134: USB Maximum Transmit Data Endpoint 5 (USBTXMAXP5), offset 0x150

Register 135: USB Maximum Transmit Data Endpoint 6 (USBTXMAXP6), offset 0x160

Register 136: USB Maximum Transmit Data Endpoint 7 (USBTXMAXP7), offset 0x170

Register 137: USB Maximum Transmit Data Endpoint 8 (USBTXMAXP8), offset 0x180

Register 138: USB Maximum Transmit Data Endpoint 9 (USBTXMAXP9), offset 0x190

Register 139: USB Maximum Transmit Data Endpoint 10 (USBTXMAXP10), offset 0x1A0

Register 140: USB Maximum Transmit Data Endpoint 11 (USBTXMAXP11), offset 0x1B0

Register 141: USB Maximum Transmit Data Endpoint 12 (USBTXMAXP12), offset 0x1C0

Register 142: USB Maximum Transmit Data Endpoint 13 (USBTXMAXP13), offset 0x1D0

Register 143: USB Maximum Transmit Data Endpoint 14 (USBTXMAXP14), offset 0x1E0

Register 144: USB Maximum Transmit Data Endpoint 15 (USBTXMAXP15), offset 0x1F0

**OTG A** / The **USBTXMAXPn** 16-bit register defines the maximum amount of data that can be transferred through the transmit endpoint in a single operation.

Host Bits

OTG B /

Bits 10:0 define (in bytes) the maximum payload transmitted in a single transaction. The value set can be up to 1024 bytes but is subject to the constraints placed by the *USB Specification* on packet sizes for bulk, interrupt and isochronous transfers in full-speed operation.

**Device** The total amount of data represented by the value written to this register must not exceed the FIFO size for the transmit endpoint, and must not exceed half the FIFO size if double-buffering is required.

If this register is changed after packets have been sent from the endpoint, the transmit endpoint FIFO must be completely flushed (using the FLUSH bit in USBTXCSRLn) after writing the new value to this register.

Note: USBTXMAXPn must be set to an even number of bytes for proper interrupt generation in µDMA Basic Mode.

USB Maximum Transmit Data Endpoint 1 (USBTXMAXP1)

Base 0x4005.0000

Offset 0x110 Type R/W, reset 0x0000

15       14       13       12       11       10       9       8       7       6       5       4       3       2       1       0         Type       RO       RO <th></th>																	
Type       RO       <		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset       0 <td></td> <td>Ì</td> <td></td> <td>reserved</td> <td></td> <td></td> <td></td> <td>r r</td> <td></td> <td> </td> <td></td> <td>MAXLOAD</td> <td></td> <td>1 1 1</td> <td></td> <td>1</td> <td></td>		Ì		reserved				r r				MAXLOAD		1 1 1		1	
Bit/FieldNameTypeResetDescription15:11reservedRO0x0Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.10:0MAXLOADR/W0x000Maximum Payload	Туре	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
15:11reservedRO0x0Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.10:0MAXLOADR/W0x000Maximum Payload	Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	E								Soft com	, ware sho patibility	with fut	ure produ	icts, the	value of	a reserv	•	
		10:0		MAXLC	AD	R/	W	0x000			,	he maxim	um payl	load in by	/tes per	transac	tion.

# Register 145: USB Control and Status Endpoint 0 Low (USBCSRL0), offset 0x102

OTG A /

**USBCSRL0** is an 8-bit register that provides control and status bits for endpoint 0.

Host

OTG B /

### Device

#### OTG A / Host Mode

Base Offse	3 Contro 0x4005.0 t 0x102 W1C, res	0000	Status E	ndpoint	0 Low	(USBC	SRL0)		
	7	6	5	4	3	2	1	0	
	NAKTO	STATUS	REQPKT	ERROR	SETUP	STALLED	TXRDY	RXRDY	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
E	Bit/Field		Nam	ie	Ту	be	Reset	Descr	iption
	7		NAK	ГО	R/	W	0	NAK	Timeout
								Value	e Description
								0	No timeout.
								1	Indicates that endpoint 0 is halted following the receipt of NAK responses for longer than the time set by the <b>USBNAKLMT</b> register.
								Softw	are must clear this bit to allow the endpoint to continue.
	6		STAT	US	R/	W	0	STAT	US Packet
								Value	e Description
								0	No transaction.
								1	Initiates a STATUS stage transaction. This bit must be set at the same time as the TXRDY or REQPKT bit is set.
									g this bit ensures that the DT bit is set in the <b>USBCSRH0</b> register at a DATA1 packet is used for the STATUS stage transaction.
									bit is automatically cleared when the STATUS stage is over.
	5		REQF	ΥКТ	R/	W	0	Requ	est Packet
								Value	e Description
								0	No request.
								1	Requests an IN transaction.
								This b	bit is cleared when the RXRDY bit is set.

Bit/Field	Name	Туре	Reset	Description
4	ERROR	R/W	0	Error
				<ul> <li>Value Description</li> <li>No error.</li> <li>Three attempts have been made to perform a transaction with performant the peripheral. The RD0 bit in the USETVIS.</li> </ul>
3	SETUP	R/W	0	no response from the peripheral. The EP0 bit in the USBTXIS register is also set in this situation. Software must clear this bit. Setup Packet
				Value Description 0 Sends an OUT token.
				<ol> <li>Sends a SETUP token instead of an OUT token for the transaction. This bit should be set at the same time as the TXRDY bit is set.</li> </ol>
				Setting this bit always clears the DT bit in the <b>USBCSRH0</b> register to send a DATA0 packet.
2	STALLED	R/W	0	Endpoint Stalled
				Value Description
				0 No handshake has been received.
				1 A STALL handshake has been received.
				Software must clear this bit.
1	TXRDY	R/W	0	Transmit Packet Ready
				Value Description
				0 No transmit packet is ready.
				Software sets this bit after loading a data packet into the TX FIFO. The EPO bit in the USBTXIS register is also set in this situation.
				If both the TXRDY and SETUP bits are set, a setup packet is sent. If just TXRDY is set, an OUT packet is sent.
				This bit is cleared automatically when the data packet has been transmitted.
0	RXRDY	R/W	0	Receive Packet Ready
				Value Description
				0 No received packet has been received.
				1 Indicates that a data packet has been received in the RX FIFO. The EP0 bit in the <b>USBTXIS</b> register is also set in this situation.
				Software must clear this bit after the packet has been read from the FIFO to acknowledge that the data has been read from the FIFO.

USB Control and Status Endpoint 0 Low (USBCSRL0)

Base 0x4005.0000 Offset 0x102 Type W1C, reset 0x00

<b>7</b> 1* -	7	6	5	4	3	2	1	0	
:	SETENDC	RXRDYC	STALL	SETEND	DATAEND	STALLED	TXRDY	RXRDY	
Type Reset	W1C 0	W1C 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	
В	it/Field		Nan	ne	Ту	ре	Reset	Descrip	btion
	7		SETE	NDC	W	1C	0	Setup I	End Clear
								Writing	a 1 to this bit clears the SETEND bit.
	6		RXRE	OYC	W	1C	0	RXRD	/ Clear
								Writing	a 1 to this bit clears the RXRDY bit.
	5		STA	LL	R/	W	0	Send S	tall
								Value	Description
								0	No effect.
								1	Terminates the current transaction and transmits the STALL handshake.
								This bit transm	is cleared automatically after the STALL handshake is itted.
	4		SETE	ND	R	0	0	Setup I	End
								Value	Description
								0	A control transaction has not ended or ended after the DATAEND bit was set.
								1	A control transaction has ended before the DATAEND bit has been set. The EP0 bit in the <b>USBTXIS</b> register is also set in this situation.
								This bit	is cleared by writing a 1 to the SETENDC bit.
	3		DATA	END	R/	W	0	Data E	nd
								Value	Description
								0	No effect.
								1	Set this bit in the following situations:
									<ul> <li>When setting TXRDY for the last data packet</li> </ul>
									<ul> <li>When clearing RXRDY after unloading the last data packet</li> </ul>
									<ul> <li>When setting TXRDY for a zero-length data packet</li> </ul>
								This bit	is cleared automatically.

Bit/Field	Name	Туре	Reset	Description
2	STALLED	R/W	0	Endpoint Stalled
				<ul> <li>Value Description</li> <li>A STALL handshake has not been transmitted.</li> <li>A STALL handshake has been transmitted.</li> <li>Software must clear this bit.</li> </ul>
1	TXRDY	R/W	0	<ul> <li>Transmit Packet Ready</li> <li>Value Description</li> <li>0 No transmit packet is ready.</li> <li>1 Software sets this bit after loading an IN data packet into the TX FIFO. The EP0 bit in the USBTXIS register is also set in this situation.</li> </ul>
0	RXRDY	RO	0	This bit is cleared automatically when the data packet has been transmitted. Receive Packet Ready
ŭ			ŭ	<ul> <li>Value Description</li> <li>0 No data packet has been received.</li> <li>1 A data packet has been received. The EP0 bit in the USBTXIS register is also set in this situation.</li> </ul>

This bit is cleared by writing a 1 to the  $\ensuremath{\mathtt{RXRDYC}}$  bit.

# Register 146: USB Control and Status Endpoint 0 High (USBCSRH0), offset 0x103

OTG A /

**USBSR0H** is an 8-bit register that provides control and status bits for endpoint 0.

Host

OTG B / Device

## OTG A / Host Mode

USB Control and Status Endpoint 0 High (USBCSRH0) Base 0x4005.0000

Offset 0x103 Type W1C, reset 0x00

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	WIC, 165	01 0/100							
_	7	6	5	4	3	2	1	0	
	T		reserved	1		DTWE	DT	USH	
Туре	RO	RO	RO	RO	RO	R/W	R/W	2/W	
Reset	0	0	0	0	0	0	0	0	
E	it/Field		Nam	е	Ту	ре	Reset	Description	
	7:3		reserv	red	R	0	0x0	Software should not rely on the value of compatibility with future products, the val preserved across a read-modify-write op	ue of a reserved bit should be
	2		DTW	Έ	R/	Ŵ	0	Data Toggle Write Enable	
								Value Description	
								0 The DT bit cannot be written.	
								1 Enables the current state of the e written (see DT bit).	endpoint 0 data toggle to be
								This bit is automatically cleared once the	e new value is written.
	1		DT		R/	W	0	Data Toggle	
								When read, this bit indicates the current toggle.	state of the endpoint 0 data
								If DTWE is set, this bit may be written with toggle. If DTWE is Low, this bit cannot be when writing to this bit as it should only be endpoint 0.	written. Care should be taken

Bit/Field	Name	Туре	Reset	Description
0	FLUSH	R/W	0	Flush FIFO
				Value Description
				0 No effect.
				<ol> <li>Flushes the next packet to be transmitted/read from the endpoint 0 FIFO. The FIFO pointer is reset and the TXRDY/RXRDY bit is cleared.</li> </ol>
				This bit is automatically cleared after the flush is performed.
				Important: This bit should only be set when TXRDY is clear and RXRDY is set. At other times, it may cause data to be corrupted.

USB Control and Status Endpoint 0 High (USBCSRH0)

Base 0x4005.0000 Offset 0x103

Туре	W1C, res	set 0x00							
	7	6	5	4	3	2	1	0	
		[	1	reserved			1	FLUSH	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	
E	Bit/Field		Nar	ne	Ту	be	Reset	Description	
	7:1		reser	ved	R	С	0x00	compatibilit	hould not rely on the value of a reserved bit. To provide by with future products, the value of a reserved bit should be across a read-modify-write operation.
	0		FLU	SH	R/	W	0	Flush FIFO	
								Value Des	scription
								0 No	effect.
								0 FI	shes the next packet to be transmitted/read from the endpoint IFO. The FIFO pointer is reset and the TXRDY/RXRDY bit is ared.
								This bit is a	utomatically cleared after the flush is performed.
								Importar	nt: This bit should only be set when TXRDY is clear and

RXRDY is set. At other times, it may cause data to be

corrupted.



**USBCOUNT0** is an 8-bit read-only register that indicates the number of received data bytes in the endpoint 0 FIFO. The value returned changes as the contents of the FIFO change and is only valid OTG A / while the RXRDY bit is set.

OTG B / Device	Base 0> Offset 0	(4005.00	00	Coun	t Endp	oint 0 (I	USBC	OUNT	0)	
		7	6	5	4	3	2	1	0	
		reserved		Î	1	COUNT		1	Î	
	Туре		RO	RO	RO	RO	RO	RO	RO	1
	Reset	0	0	0	0	0	0	0	0	
Bit/Field		Nam	е		Туре	Re	set	Desci	ription	
7		reserv	ed		RO	(	0		atibility	uld not rely on the value of a reserved bit. To provide with future products, the value of a reserved bit should be ross a read-modify-write operation.
6:0		COUN	ΝT		RO	0x	00	FIFO	Count	
										ead-only value that indicates the number of received data endpoint 0 FIFO.

Host

### Register 148: USB Type Endpoint 0 (USBTYPE0), offset 0x10A



This is an 8-bit register that must be written with the operating speed of the targeted Device being communicated with using endpoint 0.

Host
------

USB Type Endpoint 0 (USBTYPE0) Base 0x4005.0000

Offset 0x10	)A
Type R/W,	reset 0x00

Type	17/10, 1656								
_	7	6	5	4	3	2	1	0	
[	I SPEI	ΞD		ı ا	rese	rved	1 I		
Туре	R/W	R/W	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	
E	Bit/Field		Nam	е	Ту	pe	Reset	Descri	ption
	7:6		SPEE	Ð	R/	W	0x0	Operat	ting Speed
									eld specifies the operating speed of the target Device. If selected, get is assumed to have the same connection speed as the USB ler.
								Value	Description
								0x0 - 0	Dx1 Reserved
								0x2	Full
								0x3	Low
	5:0		reserv	ved	R	0	0x0	compa	re should not rely on the value of a reserved bit. To provide tibility with future products, the value of a reserved bit should be ved across a read-modify-write operation.

### Register 149: USB NAK Limit (USBNAKLMT), offset 0x10B

OTG A / Host **USBNAKLMT** is an 8-bit register that sets the number of frames after which endpoint 0 should time out on receiving a stream of NAK responses. (Equivalent settings for other endpoints can be made through their **USBTXINTERVALn** and **USBRXINTERVALn** registers.)

The number of frames selected is  $2^{(m-1)}$  (where *m* is the value set in the register, with valid values of 2–16). If the Host receives NAK responses from the target for more frames than the number represented by the limit set in this register, the endpoint is halted.

**Note:** A value of 0 or 1 disables the NAK timeout function.

USE	3 NAK I	_imit (US	BNAK	LMT)					
Offse	e 0x4005.0 et 0x10B R/W, res								
	7	6	5	4	3	2	1	0	
		reserved				NAKLMT	т т		
Туре	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription
	7:5		reser	ved	R	0	0x0	com	ware should not rely on the value of a reserved bit. To provide apatibility with future products, the value of a reserved bit should be served across a read-modify-write operation.
	4:0		NAKL	.MT	R/	W	0x0	EPO	) NAK Limit
									field specifies the number of frames after receiving a stream of K responses.

Register 150: USB Transmit Control and Status Endpoint 1 Low (USBTXCSRL1), offset 0x112

Register 151: USB Transmit Control and Status Endpoint 2 Low (USBTXCSRL2), offset 0x122

Register 152: USB Transmit Control and Status Endpoint 3 Low (USBTXCSRL3), offset 0x132

Register 153: USB Transmit Control and Status Endpoint 4 Low (USBTXCSRL4), offset 0x142

Register 154: USB Transmit Control and Status Endpoint 5 Low (USBTXCSRL5), offset 0x152

Register 155: USB Transmit Control and Status Endpoint 6 Low (USBTXCSRL6), offset 0x162

Register 156: USB Transmit Control and Status Endpoint 7 Low (USBTXCSRL7), offset 0x172

Register 157: USB Transmit Control and Status Endpoint 8 Low (USBTXCSRL8), offset 0x182

Register 158: USB Transmit Control and Status Endpoint 9 Low (USBTXCSRL9), offset 0x192

Register 159: USB Transmit Control and Status Endpoint 10 Low (USBTXCSRL10), offset 0x1A2

Register 160: USB Transmit Control and Status Endpoint 11 Low (USBTXCSRL11), offset 0x1B2

Register 161: USB Transmit Control and Status Endpoint 12 Low (USBTXCSRL12), offset 0x1C2

Register 162: USB Transmit Control and Status Endpoint 13 Low (USBTXCSRL13), offset 0x1D2

Register 163: USB Transmit Control and Status Endpoint 14 Low (USBTXCSRL14), offset 0x1E2

Register 164: USB Transmit Control and Status Endpoint 15 Low (USBTXCSRL15), offset 0x1F2

**USBTXCSRLn** is an 8-bit register that provides control and status bits for transfers through the currently selected transmit endpoint.

Host

OTG A /

OTG B / Device

#### OTG A / Host Mode

USB Transmit Control and Status Endpoint 1 Low (USBTXCSRL1) Base 0x4005.0000 Offset 0x112 Type R/W, reset 0x00 0 7 6 5 4 3 2 1 CLRDT STALLED SETUP FLUSH ERROR FIFONE TXRDY ΝΑΚΤΟ Туре R/W R/W R/W R/W R/W R/W R/W R/W Reset 0 0 0 0 0 0 0 0 Bit/Field Reset Description Name Туре 7 NAKTO R/W 0 NAK Timeout Value Description 0 No timeout. Bulk endpoints only: Indicates that the transmit endpoint is halted 1 following the receipt of NAK responses for longer than the time set by the NAKLMT field in the USBTXINTERVALn register. Software must clear this bit to allow the endpoint to continue. CLRDT R/W 6 0 Clear Data Toggle Writing a 1 to this bit clears the DT bit in the USBTXCSRHn register. STALLED R/W **Endpoint Stalled** 5 0 Value Description 0 A STALL handshake has not been received. Indicates that a STALL handshake has been received. When 1 this bit is set, any  $\mu$ DMA request that is in progress is stopped, the FIFO is completely flushed, and the TXRDY bit is cleared. Software must clear this bit. R/W 4 SETUP 0 Setup Packet Value Description 0 No SETUP token is sent. Sends a SETUP token instead of an OUT token for the 1 transaction. This bit should be set at the same time as the TXRDY bit is set.

Note: Setting this bit also clears the DT bit in the USBTXCSRHn register.

Bit/Field	Name	Туре	Reset	Description
3	FLUSH	R/W	0	Flush FIFO
				Value Description
				0 No effect.
				1 Flushes the latest packet from the endpoint transmit FIFO. The FIFO pointer is reset and the TXRDY bit is cleared. The EPn bit in the <b>USBTXIS</b> register is also set in this situation.
				This bit may be set simultaneously with the TXRDY bit to abort the packet that is currently being loaded into the FIFO. Note that if the FIFO is double-buffered, FLUSH may have to be set twice to completely clear the FIFO.
				Important: This bit should only be set when the TXRDY bit is clear. At other times, it may cause data to be corrupted.
2	ERROR	R/W	0	Error
				Value Description
				0 No error.
				1 Three attempts have been made to send a packet and no handshake packet has been received. The TXRDY bit is cleared, the EPn bit in the <b>USBTXIS</b> register is set, and the FIFO is completely flushed in this situation.
				Software must clear this bit.
				<b>Note:</b> This is valid only when the endpoint is operating in Bulk or Interrupt mode.
1	FIFONE	R/W	0	FIFO Not Empty
				Value Description
				0 The FIFO is empty.
				1 At least one packet is in the transmit FIFO.
0	TXRDY	R/W	0	Transmit Packet Ready
				Value Description
				0 No transmit packet is ready.
				1 Software sets this bit after loading a data packet into the TX FIFO.
				This bit is cleared automatically when a data packet has been transmitted. The EPn bit in the <b>USBTXIS</b> register is also set at this point. TXRDY is also automatically cleared prior to loading a second packet into a double-buffered FIFO.

USB Transmit Control and Status Endpoint 1 Low (USBTXCSRL1)

Base 0x4005.0000 Offset 0x112 Type R/W, reset 0x00

Туре	R/W, rese	et 0x00							
	7	6	5	4	3	2	1	0	
	reserved	CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY	
Type Reset	RO 0	R/W 0							
E	Bit/Field Name		e	Туре		Reset	Des	cription	
	7		reserved		RO		0	com	ware should not rely on the value of a reserved bit. To provide patibility with future products, the value of a reserved bit should be served across a read-modify-write operation.
	6		CLR	т	R/	Ŵ	0	Clea	ar Data Toggle
									ing a 1 to this bit clears the $DT$ bit in the <b>USBTXCSRHn</b> register.
	5	STALLED		.ED	R/	W	0	End	point Stalled
								Valu	ue Description
								0	A STALL handshake has not been transmitted.
								1	A STALL handshake has been transmitted. The FIFO is flushed and the TXRDY bit is cleared.
								Soft	ware must clear this bit.
	4 STALL		R/W		0	Sen	d STALL		
								Valu	ue Description
								0	No effect.
								1	Issues a STALL handshake to an IN token.
								Soft	ware clears this bit to terminate the STALL condition.
								Note	e: This bit has no effect in isochronous transfers.
	3		FLUS	SH	R/	Ŵ	0	Flus	h FIFO
								Valu	ue Description
								0	No effect.
								1	Flushes the latest packet from the endpoint transmit FIFO. The FIFO pointer is reset and the TXRDY bit is cleared. The EPn bit in the <b>USBTXIS</b> register is also set in this situation.
								that dout	bit may be set simultaneously with the TXRDY bit to abort the packet is currently being loaded into the FIFO. Note that if the FIFO is ble-buffered, FLUSH may have to be set twice to completely clear FIFO.
								Imp	<b>Dortant:</b> This bit should only be set when the TXRDY bit is clear. At other times, it may cause data to be corrupted.

Bit/Field	Name	Туре	Reset	Description
2	UNDRN	R/W	0	Underrun
				<ul> <li>Value Description</li> <li>No underrun.</li> <li>An IN token has been received when TXRDY is not set.</li> <li>Software must clear this bit.</li> </ul>
1	FIFONE	R/W	0	<ul> <li>FIFO Not Empty</li> <li>Value Description</li> <li>0 The FIFO is empty.</li> <li>1 At least one packet is in the transmit FIFO.</li> </ul>
0	TXRDY	R/W	0	<ul> <li>Transmit Packet Ready</li> <li>Value Description</li> <li>0 No transmit packet is ready.</li> <li>1 Software sets this bit after loading a data packet into the TX FIFO.</li> </ul>
				This bit is cleared automatically when a data packet has been transmitted. The EPn bit in the <b>USBTXIS</b> register is also set at this point. TXRDY is also automatically cleared prior to loading a second packet into a double-buffered FIFO.

Register 165: USB Transmit Control and Status Endpoint 1 High (USBTXCSRH1), offset 0x113

Register 166: USB Transmit Control and Status Endpoint 2 High (USBTXCSRH2), offset 0x123

Register 167: USB Transmit Control and Status Endpoint 3 High (USBTXCSRH3), offset 0x133

Register 168: USB Transmit Control and Status Endpoint 4 High (USBTXCSRH4), offset 0x143

Register 169: USB Transmit Control and Status Endpoint 5 High (USBTXCSRH5), offset 0x153

Register 170: USB Transmit Control and Status Endpoint 6 High (USBTXCSRH6), offset 0x163

Register 171: USB Transmit Control and Status Endpoint 7 High (USBTXCSRH7), offset 0x173

Register 172: USB Transmit Control and Status Endpoint 8 High (USBTXCSRH8), offset 0x183

Register 173: USB Transmit Control and Status Endpoint 9 High (USBTXCSRH9), offset 0x193

Register 174: USB Transmit Control and Status Endpoint 10 High (USBTXCSRH10), offset 0x1A3

Register 175: USB Transmit Control and Status Endpoint 11 High (USBTXCSRH11), offset 0x1B3

Register 176: USB Transmit Control and Status Endpoint 12 High (USBTXCSRH12), offset 0x1C3

Register 177: USB Transmit Control and Status Endpoint 13 High (USBTXCSRH13), offset 0x1D3

Register 178: USB Transmit Control and Status Endpoint 14 High (USBTXCSRH14), offset 0x1E3

Register 179: USB Transmit Control and Status Endpoint 15 High (USBTXCSRH15), offset 0x1F3

**USBTXCSRHn** is an 8-bit register that provides additional control for transfers through the currently selected transmit endpoint.

Host

OTG A /

OTG B / Device

#### OTG A / Host Mode

USB Transmit Control and Status Endpoint 1 High (USBTXCSRH1) Base 0x4005.0000 Offset 0x113 Type R/W, reset 0x00 7 6 5 3 2 0 4 1 DMAMOD DT AUTOSE MODE DMAEN FDT DTWF reserved Туре R/W RO R/W R/W R/W R/W R/W R/W Reset 0 0 0 0 0 0 0 0 Bit/Field Description Name Туре Reset 7 AUTOSET R/W 0 Auto Set Value Description 0 The TXRDY bit must be set manually. 1 Enables the TXRDY bit to be automatically set when data of the maximum packet size (value in USBTXMAXPn) is loaded into the transmit FIFO. If a packet of less than the maximum packet size is loaded, then the TXRDY bit must be set manually. 6 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 5 MODE R/W 0 Mode Value Description 0 Enables the endpoint direction as RX. 1 Enables the endpoint direction as TX. This bit only has an effect when the same endpoint FIFO is Note: used for both transmit and receive transactions. DMAEN R/W **DMA Request Enable** 4 0 Value Description 0 Disables the µDMA request for the transmit endpoint. Enables the µDMA request for the transmit endpoint. 1 3 TX and 3 /RX endpoints can be connected to the µDMA Note: module. If this bit is set for a particular endpoint, the DMAATX, DMABTX, or DMACTX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly. 3 FDT R/W 0 Force Data Toggle Value Description 0 No effect. 1 Forces the endpoint DT bit to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK was received. This bit can be used by interrupt transmit endpoints that are used to communicate rate feedback for isochronous endpoints.

Bit/Field	Name	Туре	Reset	Description		
2	DMAMOD	R/W	0	DMA Request Mode		
				<ul> <li>Value Description</li> <li>An interrupt is generated after every µDMA packet transfer.</li> <li>An interrupt is generated only after the entire µDMA transfer is complete.</li> <li>Note: This bit must not be cleared either before or in the same cycle</li> </ul>		
1	DTWE	R/W	0	as the above DMAEN bit is cleared. Data Toggle Write Enable Value Description 0 The DT bit cannot be written. 1 Enables the current state of the transmit endpoint data to be written (see DT bit).		
				This bit is automatically cleared once the new value is written.		
0	DT	R/W	0	Data Toggle When read, this bit indicates the current state of the transmit endpoint data toggle. If DTWE is High, this bit may be written with the required setting of the data toggle. If DTWE is Low, any value written to this bit is ignored. Care should be taken when writing to this bit as it should only be changed to RESET the transmit endpoint.		

USB Transmit Control and Status Endpoint 1 High (USBTXCSRH1) Base 0x4005.0000

Offset 0x113 Type R/W, reset 0x00

	7	6	5	4	3	2	1	0	
	AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD	reser	rved	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	
Reset	0	0	0	0	0	0	0	0	
I	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription
	7 AUTOS			SET	R	W 0		Auto	Set
								Valu	ue Desc
								0	The :

- escription
- ne TXRDY bit must be set manually.
- 1 Enables the TXRDY bit to be automatically set when data of the maximum packet size (value in USBTXMAXPn) is loaded into the transmit FIFO. If a packet of less than the maximum packet size is loaded, then the TXRDY bit must be set manually.

Bit/Field	Name	Туре	Reset	Description
6	ISO	R/W	0	Isochronous Transfers
				<ul> <li>Value Description</li> <li>Enables the transmit endpoint for bulk or interrupt transfers.</li> <li>Enables the transmit endpoint for isochronous transfers.</li> </ul>
5	MODE	R/W	0	Mode
				<ul> <li>Value Description</li> <li>Enables the endpoint direction as RX.</li> <li>Enables the endpoint direction as TX.</li> <li>Note: This bit only has an effect where the same endpoint FIFO is used for both transmit and receive transactions.</li> </ul>
4	DMAEN	R/W	0	DMA Request Enable
3	FDT	R/W	0	<ul> <li>Value Description</li> <li>Disables the µDMA request for the transmit endpoint.</li> <li>Enables the µDMA request for the transmit endpoint.</li> <li>In Enables the µDMA request for the transmit endpoint.</li> <li>In Enables the µDMA request for the transmit endpoint.</li> <li>In Enables the µDMA request for the transmit endpoint.</li> <li>In Enables the µDMA request for the transmit endpoint.</li> <li>In Enables the µDMA request for the transmit endpoint.</li> <li>In Enables the µDMA request for the transmit endpoint.</li> <li>In Enables the µDMA request for the transmit endpoint.</li> <li>In Enables the µDMA request for the transmit endpoint, the µDMA module. If this bit is set for a particular endpoint, the DMAATX, DMAETX, or DMACTX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly.</li> <li>Force Data Toggle</li> <li>Value Description</li> <li>In No effect.</li> <li>In Forces the endpoint DT bit to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK was received. This bit can be used by interrupt transmit endpoints that are used to communicate rate feedback for isochronous endpoints.</li> </ul>
2	DMAMOD	R/W	0	<ul> <li>DMA Request Mode</li> <li>Value Description</li> <li>An interrupt is generated after every µDMA packet transfer.</li> <li>An interrupt is generated only after the entire µDMA transfer is complete.</li> <li>Note: This bit must not be cleared either before or in the same cycle as the above DMAEN bit is cleared.</li> </ul>
1:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 180: USB Maximum Receive Data Endpoint 1 (USBRXMAXP1), offset 0x114

Register 181: USB Maximum Receive Data Endpoint 2 (USBRXMAXP2), offset 0x124

Register 182: USB Maximum Receive Data Endpoint 3 (USBRXMAXP3), offset 0x134

Register 183: USB Maximum Receive Data Endpoint 4 (USBRXMAXP4), offset 0x144

Register 184: USB Maximum Receive Data Endpoint 5 (USBRXMAXP5), offset 0x154

Register 185: USB Maximum Receive Data Endpoint 6 (USBRXMAXP6), offset 0x164

Register 186: USB Maximum Receive Data Endpoint 7 (USBRXMAXP7), offset 0x174

Register 187: USB Maximum Receive Data Endpoint 8 (USBRXMAXP8), offset 0x184

Register 188: USB Maximum Receive Data Endpoint 9 (USBRXMAXP9), offset 0x194

Register 189: USB Maximum Receive Data Endpoint 10 (USBRXMAXP10), offset 0x1A4

Register 190: USB Maximum Receive Data Endpoint 11 (USBRXMAXP11), offset 0x1B4

Register 191: USB Maximum Receive Data Endpoint 12 (USBRXMAXP12), offset 0x1C4

Register 192: USB Maximum Receive Data Endpoint 13 (USBRXMAXP13), offset 0x1D4

Register 193: USB Maximum Receive Data Endpoint 14 (USBRXMAXP14), offset 0x1E4

Register 194: USB Maximum Receive Data Endpoint 15 (USBRXMAXP15), offset 0x1F4

The **USBRXMAXPn** is a 16-bit register which defines the maximum amount of data that can be OTG A / transferred through the selected receive endpoint in a single operation.

Bits 10:0 define (in bytes) the maximum payload transmitted in a single transaction. The value set can be up to 1024 bytes but is subject to the constraints placed by the USB Specification on packet sizes for bulk, interrupt and isochronous transfers in full-speed operations. OTG B /

The total amount of data represented by the value written to this register must not exceed the FIFO Device size for the receive endpoint, and must not exceed half the FIFO size if double-buffering is required.

Host

#### **Note: USBRXMAXPn** must be set to an even number of bytes for proper interrupt generation in µDMA Basic mode.

USB Maximum Receive Data Endpoint 1 (USBRXMAXP1)



Register 195: USB Receive Control and Status Endpoint 1 Low (USBRXCSRL1), offset 0x116

Register 196: USB Receive Control and Status Endpoint 2 Low (USBRXCSRL2), offset 0x126

Register 197: USB Receive Control and Status Endpoint 3 Low (USBRXCSRL3), offset 0x136

Register 198: USB Receive Control and Status Endpoint 4 Low (USBRXCSRL4), offset 0x146

Register 199: USB Receive Control and Status Endpoint 5 Low (USBRXCSRL5), offset 0x156

Register 200: USB Receive Control and Status Endpoint 6 Low (USBRXCSRL6), offset 0x166

Register 201: USB Receive Control and Status Endpoint 7 Low (USBRXCSRL7), offset 0x176

Register 202: USB Receive Control and Status Endpoint 8 Low (USBRXCSRL8), offset 0x186

Register 203: USB Receive Control and Status Endpoint 9 Low (USBRXCSRL9), offset 0x196

Register 204: USB Receive Control and Status Endpoint 10 Low (USBRXCSRL10), offset 0x1A6

Register 205: USB Receive Control and Status Endpoint 11 Low (USBRXCSRL11), offset 0x1B6

Register 206: USB Receive Control and Status Endpoint 12 Low (USBRXCSRL12), offset 0x1C6

Register 207: USB Receive Control and Status Endpoint 13 Low (USBRXCSRL13), offset 0x1D6

Register 208: USB Receive Control and Status Endpoint 14 Low (USBRXCSRL14), offset 0x1E6

Register 209: USB Receive Control and Status Endpoint 15 Low (USBRXCSRL15), offset 0x1F6

**USBRXCSRLn** is an 8-bit register that provides control and status bits for transfers through the currently selected receive endpoint.

Host

OTG A /

OTG B / Device

#### OTG A / Host Mode

USB Receive Control and Status Endpoint 1 Low (USBRXCSRL1)

Base 0x4005.0000 Offset 0x116 Type R/W, reset 0x00

Туре	R/W, res	et 0x00							
	7	6	5	4	3	2	1	0	
	CLRDT	STALLED	REQPKT	FLUSH	DATAERR / NAKTO	ERROR	FULL	RXRDY	
Type Reset	W1C 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	
	Bit/Field	Ū	Nam		Ту		Reset		cription
	7		CLRI	DT	W	1C	0	Clea	ar Data Toggle
									ing a 1 to this bit clears the $DT$ bit in the USBRXCSRHn register.
	6 STALLED		R	W	0	End	point Stalled		
								Valu	ue Description
								0	A STALL handshake has not been received.
								1	A STALL handshake has been received. The ${\tt EPn}$ bit in the USBRXIS register is also set.
								Soft	ware must clear this bit.
	5		REQF	νкт	R/W		0	Req	uest Packet
								Valu	ue Description
								0	No request.
								1	Requests an IN transaction.
								This	bit is cleared when RXRDY is set.
	4		FLUS	SH	R	W	0	Flus	h FIFO
								Valu	ue Description
								0	No effect.
								1	Flushes the next packet to be read from the endpoint receive FIFO. The FIFO pointer is reset and the RXRDY bit is cleared.
									e that if the FIFO is double-buffered, FLUSH may have to be set e to completely clear the FIFO.
								Imp	<b>portant:</b> This bit should only be set when the RXRDY bit is set. At other times, it may cause data to be corrupted.

Bit/Field	Name	Туре	Reset	Description
3	DATAERR / NAKTO	R/W	0	Data Error / NAK Timeout
				Value Description
				0 Normal operation.
				1 Isochronous endpoints only: Indicates that RXRDY is set and the data packet has a CRC or bit-stuff error. This bit is cleared when RXRDY is cleared.
				Bulk endpoints only: Indicates that the receive endpoint is halted following the receipt of NAK responses for longer than the time set by the NAKLMT field in the <b>USBRXINTERVALn</b> register. Software must clear this bit to allow the endpoint to continue.
2	ERROR	R/W	0	Error
				Value Description
				0 No error.
				1 Three attempts have been made to receive a packet and no data packet has been received. The EPn bit in the <b>USBRXIS</b> register is set in this situation.
				Software must clear this bit.
				Note: This bit is only valid when the receive endpoint is operating in Bulk or Interrupt mode. In Isochronous mode, it always returns zero.
1	FULL	RO	0	FIFO Full
				Value Description
				0 The receive FIFO is not full.
				1 No more packets can be loaded into the receive FIFO.
0	RXRDY	R/W	0	Receive Packet Ready
				Value Description
				0 No data packet has been received.
				1 A data packet has been received. The EPn bit in the <b>USBRXIS</b> register is also set in this situation.
				If the AUTOCLR bit in the <b>USBRXCSRHn</b> register is set, then the this bit is automatically cleared when a packet of <b>USBRXMAXPn</b> bytes has been unloaded from the receive FIFO. If the AUTOCLR bit is clear, or if packets of less than the maximum packet size are unloaded, then software must clear this bit manually when the packet has been unloaded from the receive FIFO.

from the receive FIFO.

USB Receive Control and Status Endpoint 1 Low (USBRXCSRL1)

Base 0x4005.0000 Offset 0x116 Type R/W, reset 0x00

Туре	R/W, res	et 0x00							
	7	6	5	4	3	2	1	0	
	CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY	
Type Reset	W1C 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	RO 0	R/W 0	
E	Bit/Field		Nam	ne	Ту	ре	Reset	Descr	ription
	7		CLR	DT	W1C		0	Clear	Data Toggle
								Writin	g a 1 to this bit clears the $DT$ bit in the USBRXCSRHn register.
	6		STALI	_ED	R/W		0	Endpo	oint Stalled
								Value	e Description
								0	A STALL handshake has not been transmitted.
								1	A STALL handshake has been transmitted.
								Softw	are must clear this bit.
	5		STA	LL	R/	W	0	Send	STALL
								Value	e Description
								0	No effect.
								1	Issues a STALL handshake.
								Softw	are must clear this bit to terminate the STALL condition.
								Note:	This bit has no effect where the endpoint is being used for isochronous transfers.
	4		FLU	SH	R/	W	0	Flush	FIFO
								Value	e Description
								0	No effect.
								1	Flushes the next packet from the endpoint receive FIFO. The FIFO pointer is reset and the RXRDY bit is cleared.
								the er is clea	CPU writes a 1 to this bit to flush the next packet to be read from ndpoint receive FIFO. The FIFO pointer is reset and the RXRDY bit ared. Note that if the FIFO is double-buffered, FLUSH may have set twice to completely clear the FIFO.
								Impo	ortant: This bit should only be set when the RXRDY bit is set. At other times, it may cause data to be corrupted.

Bit/Field	Name	Туре	Reset	Description
3	DATAERR	RO	0	Data Error
				Value Description
				0 Normal operation.
				1 Indicates that RXRDY is set and the data packet has a CRC or bit-stuff error.
				This bit is cleared when RXRDY is cleared.
				<b>Note:</b> This bit is only valid when the endpoint is operating in Isochronous mode. In Bulk mode, it always returns zero.
2	OVER	R/W	0	Overrun
				Value Description
				0 No overrun error.
				1 Indicates that an OUT packet cannot be loaded into the receive FIFO.
				Software must clear this bit.
				<b>Note:</b> This bit is only valid when the endpoint is operating in Isochronous mode. In Bulk mode, it always returns zero.
1	FULL	RO	0	FIFO Full
				Value Description
				0 The receive FIFO is not full.
				1 No more packets can be loaded into the receive FIFO.
0	RXRDY	R/W	0	Receive Packet Ready
				Value Description
				0 No data packet has been received.
				1 A data packet has been received. The $EPn$ bit in the <b>USBRXIS</b> register is also set in this situation.
				If the AUTOCLR bit in the <b>USBRXCSRHn</b> register is set, then the this bit is automatically cleared when a packet of <b>USBRXMAXPn</b> bytes has been unloaded from the receive FIFO. If the AUTOCLR bit is clear, or if packets of less than the maximum packet size are unloaded, then software must clear this bit manually when the packet has been unloaded from the receive FIFO.

Register 210: USB Receive Control and Status Endpoint 1 High (USBRXCSRH1), offset 0x117

Register 211: USB Receive Control and Status Endpoint 2 High (USBRXCSRH2), offset 0x127

Register 212: USB Receive Control and Status Endpoint 3 High (USBRXCSRH3), offset 0x137

Register 213: USB Receive Control and Status Endpoint 4 High (USBRXCSRH4), offset 0x147

Register 214: USB Receive Control and Status Endpoint 5 High (USBRXCSRH5), offset 0x157

Register 215: USB Receive Control and Status Endpoint 6 High (USBRXCSRH6), offset 0x167

Register 216: USB Receive Control and Status Endpoint 7 High (USBRXCSRH7), offset 0x177

Register 217: USB Receive Control and Status Endpoint 8 High (USBRXCSRH8), offset 0x187

Register 218: USB Receive Control and Status Endpoint 9 High (USBRXCSRH9), offset 0x197

Register 219: USB Receive Control and Status Endpoint 10 High (USBRXCSRH10), offset 0x1A7

Register 220: USB Receive Control and Status Endpoint 11 High (USBRXCSRH11), offset 0x1B7

Register 221: USB Receive Control and Status Endpoint 12 High (USBRXCSRH12), offset 0x1C7

Register 222: USB Receive Control and Status Endpoint 13 High (USBRXCSRH13), offset 0x1D7

Register 223: USB Receive Control and Status Endpoint 14 High (USBRXCSRH14), offset 0x1E7

Register 224: USB Receive Control and Status Endpoint 15 High (USBRXCSRH15), offset 0x1F7

**USBRXCSRHn** is an 8-bit register that provides additional control and status bits for transfers through the currently selected receive endpoint.

Host

OTG A /

#### OTG B / Device

#### OTG A / Host Mode

USB Receive Control and Status Endpoint 1 High (USBRXCSRH1) Base 0x4005.0000 Offset 0x117 Type R/W, reset 0x00 0 7 6 5 3 2 4 1 AUTORG DMAEN PIDERR DMAMOD DTWE AUTOCI DT reserved Туре R/W R/W R/W RO R/W RO RO RO Reset 0 0 0 0 0 0 0 0 Bit/Field Reset Description Name Туре 7 AUTOCL R/W 0 Auto Clear Value Description 0 No effect. 1 Enables the RXRDY bit to be automatically cleared when a packet of USBRXMAXPn bytes has been unloaded from the receive FIFO. When packets of less than the maximum packet size are unloaded, RXRDY must be cleared manually. Care must be taken when using  $\mu DMA$  to unload the receive FIFO as data is read from the receive FIFO in 4 byte chunks regardless of the value of the MAXLOAD field in the USBRXMAXPn register, see "DMA Operation" on page 989. 6 AUTORQ R/W 0 Auto Request Value Description 0 No effect. 1 Enables the REQPKT bit to be automatically set when the RXRDY bit is cleared. Note: This bit is automatically cleared when a short packet is received. 5 DMAEN R/W **DMA Request Enable** 0 Value Description Disables the µDMA request for the receive endpoint. 0 1 Enables the µDMA request for the receive endpoint. Note: 3 TX and 3 RX endpoints can be connected to the µDMA module. If this bit is set for a particular endpoint, the DMAARX, DMABRX, or DMACRX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly. 4 PIDERR RO 0 **PID Error** Value Description 0 No error. Indicates a PID error in the received packet of an isochronous 1 transaction. This bit is ignored in bulk or interrupt transactions.

Bit/Field	Name	Туре	Reset	Description
3	DMAMOD	R/W	0	DMA Request Mode
				Value Description 0 An interrupt is generated after every µDMA packet transfer.
				An interrupt is generated only after the entire µDMA transfer is complete.
				<b>Note:</b> This bit must not be cleared either before or in the same cycle as the above DMAEN bit is cleared.
2	DTWE	RO	0	Data Toggle Write Enable
				Value Description
				0 The DT bit cannot be written.
				1 Enables the current state of the receive endpoint data to be written (see DT bit).
				This bit is automatically cleared once the new value is written.
1	DT	RO	0	Data Toggle
				When read, this bit indicates the current state of the receive data toggle.
				If DTWE is High, this bit may be written with the required setting of the data toggle. If DTWE is Low, any value written to this bit is ignored. Care should be taken when writing to this bit as it should only be changed to RESET the receive endpoint.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

USB Receive Control and Status Endpoint 1 High (USBRXCSRH1)

Base 0x4005.0000 Offset 0x117 Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description				
7	AUTOCL	R/W	0	Auto Clear				
				Value Description				
				0 No effect.				
				Enables the RXRDY bit to be automatically cleared when a packet of USBRXMAXPn bytes has been unloaded from the receive FIFO. When packets of less than the maximum packet size are unloaded, RXRDY must be cleared manually. Care must be taken when using µDMA to unload the receive FIFO as data is read from the receive FIFO in 4 byte chunks regardless of the value of the MAXLOAD field in the USBRXMAXPn register, see "DMA Operation" on page 989.				
6	ISO	R/W	0	Isochronous Transfers				
				Value Description				
				0 Enables the receive endpoint for isochronous transfers.				
				1 Enables the receive endpoint for bulk/interrupt transfers.				
5	DMAEN	R/W	0	DMA Request Enable				
				Value Description				
				0 Disables the µDMA request for the receive endpoint.				
				1 Enables the µDMA request for the receive endpoint.				
				<ul> <li>Note: 3 TX and 3 RX endpoints can be connected to the µDMA module. If this bit is set for a particular endpoint, the DMAARX, DMABRX, or DMACRX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly.</li> </ul>				
4	DISNYET / PIDERR	R/W	0	Disable NYET / PID Error				
				Value Description				
				0 No effect.				
				1 For bulk or interrupt transactions: Disables the sending of NYET handshakes. When this bit is set, all successfully received packets are acknowledged, including at the point at which the FIFO becomes full.				
				For isochronous transactions: Indicates a PID error in the received packet.				
3	DMAMOD	R/W	0	DMA Request Mode				
				Value Description				
				0 An interrupt is generated after every µDMA packet transfer.				
				<ol> <li>An interrupt is generated only after the entire µDMA transfer is complete.</li> </ol>				
				<b>Note:</b> This bit must not be cleared either before or in the same cycle as the above DMAEN bit is cleared.				

Bit/Field	Name	Туре	Reset	Description
2:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 225: USB Receive Byte Count Endpoint 1 (USBRXCOUNT1), offset 0x118

Register 226: USB Receive Byte Count Endpoint 2 (USBRXCOUNT2), offset 0x128

Register 227: USB Receive Byte Count Endpoint 3 (USBRXCOUNT3), offset 0x138

Register 228: USB Receive Byte Count Endpoint 4 (USBRXCOUNT4), offset 0x148

Register 229: USB Receive Byte Count Endpoint 5 (USBRXCOUNT5), offset 0x158

Register 230: USB Receive Byte Count Endpoint 6 (USBRXCOUNT6), offset 0x168

Register 231: USB Receive Byte Count Endpoint 7 (USBRXCOUNT7), offset 0x178

Register 232: USB Receive Byte Count Endpoint 8 (USBRXCOUNT8), offset 0x188

Register 233: USB Receive Byte Count Endpoint 9 (USBRXCOUNT9), offset 0x198

Register 234: USB Receive Byte Count Endpoint 10 (USBRXCOUNT10), offset 0x1A8

Register 235: USB Receive Byte Count Endpoint 11 (USBRXCOUNT11), offset 0x1B8

Register 236: USB Receive Byte Count Endpoint 12 (USBRXCOUNT12), offset 0x1C8

Register 237: USB Receive Byte Count Endpoint 13 (USBRXCOUNT13), offset 0x1D8

Register 238: USB Receive Byte Count Endpoint 14 (USBRXCOUNT14), offset 0x1E8

Register 239: USB Receive Byte Count Endpoint 15 (USBRXCOUNT15), offset 0x1F8

OTG A /

**Note:** The value returned changes as the FIFO is unloaded and is only valid while the RXRDY bit in the **USBRXCSRLn** register is set.

Heat

Host

**USBRXCOUNTn** is a 16-bit read-only register that holds the number of data bytes in the packet currently in line to be read from the receive FIFO. If the packet is transmitted as multiple bulk packets, the number given is for the combined packet.

OTG B / Device

#### USB Receive Byte Count Endpoint 1 (USBRXCOUNT1)

Offse	0x4005. t 0x118 RO, rese	0000 et 0x0000		·	·											
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved			г т 1		т т		COUNT					1	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Field			Name		Type Reset		Des	Description								
15:13			reserv	ved	RO		0x0	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.							
12:0			COU	NT	RO		0x000		Receive Packet Count Indicates the number of bytes in the receive packet.							
Register 240: USB Host Transmit Configure Type Endpoint 1 (USBTXTYPE1), offset 0x11A

Register 241: USB Host Transmit Configure Type Endpoint 2 (USBTXTYPE2), offset 0x12A

Register 242: USB Host Transmit Configure Type Endpoint 3 (USBTXTYPE3), offset 0x13A

Register 243: USB Host Transmit Configure Type Endpoint 4 (USBTXTYPE4), offset 0x14A

Register 244: USB Host Transmit Configure Type Endpoint 5 (USBTXTYPE5), offset 0x15A

Register 245: USB Host Transmit Configure Type Endpoint 6 (USBTXTYPE6), offset 0x16A

Register 246: USB Host Transmit Configure Type Endpoint 7 (USBTXTYPE7), offset 0x17A

Register 247: USB Host Transmit Configure Type Endpoint 8 (USBTXTYPE8), offset 0x18A

Register 248: USB Host Transmit Configure Type Endpoint 9 (USBTXTYPE9), offset 0x19A

Register 249: USB Host Transmit Configure Type Endpoint 10 (USBTXTYPE10), offset 0x1AA

Register 250: USB Host Transmit Configure Type Endpoint 11 (USBTXTYPE11), offset 0x1BA

Register 251: USB Host Transmit Configure Type Endpoint 12 (USBTXTYPE12), offset 0x1CA

Register 252: USB Host Transmit Configure Type Endpoint 13 (USBTXTYPE13), offset 0x1DA

Register 253: USB Host Transmit Configure Type Endpoint 14 (USBTXTYPE14), offset 0x1EA

Register 254: USB Host Transmit Configure Type Endpoint 15 (USBTXTYPE15), offset 0x1FA

OTG A / Host **USBTXTYPEn** is an 8-bit register that must be written with the endpoint number to be targeted by the endpoint, the transaction protocol to use for the currently selected transmit endpoint, and its operating speed.

#### USB Host Transmit Configure Type Endpoint 1 (USBTXTYPE1)

Base Offse	0x4005.0 t 0x11A R/W, rese	0000	Conng						
	7	6	5	4	3	2	1	0	
	SPE	ED	PRO	ото		Т	EP		
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
110301	Ū	0	0	Ū	0	Ū	Ū	0	
В	it/Field		Nam	ie	Туре		Reset	Descri	ption
	7:6		SPE	ED	R/\	N	0x0	Opera	ting Speed
								This b	it field specifies the operating speed of the target Device:
								Value	Description
								0x0	Default
									The target is assumed to be using the same connection speed as the USB controller.
								0x1	Reserved
								0x2	Full
								0x3	Low
	5:4		PRO <sup>-</sup>	ТО	RЛ	N	0x0	Protoc	xol
									are must configure this bit field to select the required protocol for insmit endpoint:
								Value	Description
								0x0	Control
								0x1	Isochronous
								0x2	Bulk
								0x3	Interrupt
	3:0		TEF	C	R/\	N	0x0	Target	Endpoint Number
								Softwa in the	are must configure this value to the endpoint number contained transmit endpoint descriptor returned to the USB controller during e enumeration.

Register 255: USB Host Transmit Interval Endpoint 1 (USBTXINTERVAL1), offset 0x11B

Register 256: USB Host Transmit Interval Endpoint 2 (USBTXINTERVAL2), offset 0x12B

Register 257: USB Host Transmit Interval Endpoint 3 (USBTXINTERVAL3), offset 0x13B

Register 258: USB Host Transmit Interval Endpoint 4 (USBTXINTERVAL4), offset 0x14B

Register 259: USB Host Transmit Interval Endpoint 5 (USBTXINTERVAL5), offset 0x15B

Register 260: USB Host Transmit Interval Endpoint 6 (USBTXINTERVAL6), offset 0x16B

Register 261: USB Host Transmit Interval Endpoint 7 (USBTXINTERVAL7), offset 0x17B

Register 262: USB Host Transmit Interval Endpoint 8 (USBTXINTERVAL8), offset 0x18B

Register 263: USB Host Transmit Interval Endpoint 9 (USBTXINTERVAL9), offset 0x19B

Register 264: USB Host Transmit Interval Endpoint 10 (USBTXINTERVAL10), offset 0x1AB

Register 265: USB Host Transmit Interval Endpoint 11 (USBTXINTERVAL11), offset 0x1BB

Register 266: USB Host Transmit Interval Endpoint 12 (USBTXINTERVAL12), offset 0x1CB

Register 267: USB Host Transmit Interval Endpoint 13 (USBTXINTERVAL13), offset 0x1DB

Register 268: USB Host Transmit Interval Endpoint 14 (USBTXINTERVAL14), offset 0x1EB

Register 269: USB Host Transmit Interval Endpoint 15 (USBTXINTERVAL15), offset 0x1FB

OTG A / polling Host the num

**USBTXINTERVALn** is an 8-bit register that, for interrupt and isochronous transfers, defines the polling interval for the currently selected transmit endpoint. For bulk endpoints, this register defines the number of frames after which the endpoint should time out on receiving a stream of NAK responses.

The **USBTXINTERVALn** register value defines a number of frames, as follows:

Transfer Type	Speed	Valid values (m)	Interpretation
Interrupt	Low-Speed or Full-Speed	0x01 – 0xFF	The polling interval is <i>m</i> frames.
Isochronous	Full-Speed	0x01 – 0x10	The polling interval is 2 <sup>(m-1)</sup> frames.
Bulk	Full-Speed	0x02 – 0x10	The NAK Limit is 2 <sup>(m-1)</sup> frames. A value of 0 or 1 disables the NAK timeout function.

USB Host Transmit Interval Endpoint 1 (USBTXINTERVAL1)

Base 0x4005.0000

Offset 0x11B Type R/W, reset 0x00



TX Polling / NAK Limit

The polling interval for interrupt/isochronous transfers; the NAK limit for bulk transfers. See table above for valid entries; other values are reserved.

Register 270: USB Host Configure Receive Type Endpoint 1 (USBRXTYPE1), offset 0x11C

Register 271: USB Host Configure Receive Type Endpoint 2 (USBRXTYPE2), offset 0x12C

Register 272: USB Host Configure Receive Type Endpoint 3 (USBRXTYPE3), offset 0x13C

Register 273: USB Host Configure Receive Type Endpoint 4 (USBRXTYPE4), offset 0x14C

Register 274: USB Host Configure Receive Type Endpoint 5 (USBRXTYPE5), offset 0x15C

Register 275: USB Host Configure Receive Type Endpoint 6 (USBRXTYPE6), offset 0x16C

Register 276: USB Host Configure Receive Type Endpoint 7 (USBRXTYPE7), offset 0x17C

Register 277: USB Host Configure Receive Type Endpoint 8 (USBRXTYPE8), offset 0x18C

Register 278: USB Host Configure Receive Type Endpoint 9 (USBRXTYPE9), offset 0x19C

Register 279: USB Host Configure Receive Type Endpoint 10 (USBRXTYPE10), offset 0x1AC

Register 280: USB Host Configure Receive Type Endpoint 11 (USBRXTYPE11), offset 0x1BC

Register 281: USB Host Configure Receive Type Endpoint 12 (USBRXTYPE12), offset 0x1CC

Register 282: USB Host Configure Receive Type Endpoint 13 (USBRXTYPE13), offset 0x1DC

Register 283: USB Host Configure Receive Type Endpoint 14 (USBRXTYPE14), offset 0x1EC

Register 284: USB Host Configure Receive Type Endpoint 15 (USBRXTYPE15), offset 0x1FC

OTG A / Host **USBRXTYPEn** is an 8-bit register that must be written with the endpoint number to be targeted by the endpoint, the transaction protocol to use for the currently selected receive endpoint, and its operating speed.

#### USB Host Configure Receive Type Endpoint 1 (USBRXTYPE1)

Base Offse	0x4005.0 t 0x11C R/W, rese	0000					CODIUC		
	7	6	5	4	3	2	1	0	
	SPE	ED	PRO	ото	'	Т	ΈΡ Ι		
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
В	it/Field		Nam	ie	Тур	e	Reset	Descr	iption
	7:6		SPEE	ED	R۸	N	0x0	Opera	ting Speed
								This b	it field specifies the operating speed of the target Device:
								Value	Description
								0x0	Default
									The target is assumed to be using the same connection speed as the USB controller.
								0x1	Reserved
								0x2	Full
								0x3	Low
	5:4		PR0 <sup>-</sup>	ТО	R۸	N	0x0	Protoc	col
									are must configure this bit field to select the required protocol for ceive endpoint:
								Value	Description
								0x0	Control
								0x1	Isochronous
								0x2	Bulk
								0x3	Interrupt
	3:0		TEF	D	R/\	N	0x0	Target	t Endpoint Number
								Softwareceiv	are must set this value to the endpoint number contained in the e endpoint descriptor returned to the USB controller during Device eration.

Register 285: USB Host Receive Polling Interval Endpoint 1 (USBRXINTERVAL1), offset 0x11D

Register 286: USB Host Receive Polling Interval Endpoint 2 (USBRXINTERVAL2), offset 0x12D

Register 287: USB Host Receive Polling Interval Endpoint 3 (USBRXINTERVAL3), offset 0x13D

Register 288: USB Host Receive Polling Interval Endpoint 4 (USBRXINTERVAL4), offset 0x14D

Register 289: USB Host Receive Polling Interval Endpoint 5 (USBRXINTERVAL5), offset 0x15D

Register 290: USB Host Receive Polling Interval Endpoint 6 (USBRXINTERVAL6), offset 0x16D

Register 291: USB Host Receive Polling Interval Endpoint 7 (USBRXINTERVAL7), offset 0x17D

Register 292: USB Host Receive Polling Interval Endpoint 8 (USBRXINTERVAL8), offset 0x18D

Register 293: USB Host Receive Polling Interval Endpoint 9 (USBRXINTERVAL9), offset 0x19D

Register 294: USB Host Receive Polling Interval Endpoint 10 (USBRXINTERVAL10), offset 0x1AD

Register 295: USB Host Receive Polling Interval Endpoint 11 (USBRXINTERVAL11), offset 0x1BD

Register 296: USB Host Receive Polling Interval Endpoint 12 (USBRXINTERVAL12), offset 0x1CD

Register 297: USB Host Receive Polling Interval Endpoint 13 (USBRXINTERVAL13), offset 0x1DD

Register 298: USB Host Receive Polling Interval Endpoint 14 (USBRXINTERVAL14), offset 0x1ED

Register 299: USB Host Receive Polling Interval Endpoint 15 (USBRXINTERVAL15), offset 0x1FD

OTG A / Host **USBRXINTERVALn** is an 8-bit register that, for interrupt and isochronous transfers, defines the polling interval for the currently selected receive endpoint. For bulk endpoints, this register defines the number of frames after which the endpoint should time out on receiving a stream of NAK responses.

The **USBRXINTERVALn** register value defines a number of frames, as follows:

Transfer Type	Speed	Valid values (m)	Interpretation
Interrupt	Low-Speed or Full-Speed	0x01 – 0xFF	The polling interval is <i>m</i> frames.
Isochronous	Full-Speed	0x01 – 0x10	The polling interval is 2 <sup>(m-1)</sup> frames.

Transfer Type	Speed	Valid values (m)	Interpretation
Bulk	Full-Speed	0x02 – 0x10	The NAK Limit is 2 <sup>(m-1)</sup> frames. A value of 0 or 1 disables the NAK timeout function.

USB Host Receive Polling Interval Endpoint 1 (USBRXINTERVAL1)

Base 0x4005.0000 Offset 0x11D Type R/W, reset 0x00



The polling interval for interrupt/isochronous transfers; the NAK limit for bulk transfers. See table above for valid entries; other values are reserved.

Register 300: USB Request Packet Count in Block Transfer Endpoint 1 (USBRQPKTCOUNT1), offset 0x304

Register 301: USB Request Packet Count in Block Transfer Endpoint 2 (USBRQPKTCOUNT2), offset 0x308

Register 302: USB Request Packet Count in Block Transfer Endpoint 3 (USBRQPKTCOUNT3), offset 0x30C

Register 303: USB Request Packet Count in Block Transfer Endpoint 4 (USBRQPKTCOUNT4), offset 0x310

Register 304: USB Request Packet Count in Block Transfer Endpoint 5 (USBRQPKTCOUNT5), offset 0x314

Register 305: USB Request Packet Count in Block Transfer Endpoint 6 (USBRQPKTCOUNT6), offset 0x318

Register 306: USB Request Packet Count in Block Transfer Endpoint 7 (USBRQPKTCOUNT7), offset 0x31C

Register 307: USB Request Packet Count in Block Transfer Endpoint 8 (USBRQPKTCOUNT8), offset 0x320

Register 308: USB Request Packet Count in Block Transfer Endpoint 9 (USBRQPKTCOUNT9), offset 0x324

Register 309: USB Request Packet Count in Block Transfer Endpoint 10 (USBRQPKTCOUNT10), offset 0x328

Register 310: USB Request Packet Count in Block Transfer Endpoint 11 (USBRQPKTCOUNT11), offset 0x32C

Register 311: USB Request Packet Count in Block Transfer Endpoint 12 (USBRQPKTCOUNT12), offset 0x330

Register 312: USB Request Packet Count in Block Transfer Endpoint 13 (USBRQPKTCOUNT13), offset 0x334

Register 313: USB Request Packet Count in Block Transfer Endpoint 14 (USBRQPKTCOUNT14), offset 0x338

Register 314: USB Request Packet Count in Block Transfer Endpoint 15 (USBRQPKTCOUNT15), offset 0x33C

OTG A / Host This 16-bit read/write register is used in Host mode to specify the number of packets that are to be transferred in a block transfer of one or more bulk packets to receive endpoint n. The USB controller uses the value recorded in this register to determine the number of requests to issue where the AUTORO bit in the **USBRXCSRHn** register has been set. See "IN Transactions as a Host" on page 985.

Note: Multiple packets combined into a single bulk packet within the FIFO count as one packet.

COUNT

15:0

#### Base 0x4005.0000 Offset 0x304 Type R/W, reset 0x0000 15 13 12 11 10 9 8 7 6 5 3 2 14 4 COUNT R/W R/W R/W Туре R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Name Туре Reset Description

### USB Request Packet Count in Block Transfer Endpoint 1 (USBRQPKTCOUNT1)

R/W

0x0000 Block Transfer Packet Count

> Sets the number of packets of the size defined by the MAXLOAD bit field that are to be transferred in a block transfer.

0

R/W

0

1

R/W

0

Note: This is only used in Host mode when AUTORQ is set. The bit has no effect in Device mode or when AUTORQ is not set.

### Register 315: USB Receive Double Packet Buffer Disable (USBRXDPKTBUFDIS), offset 0x340

OTG A / Host

USBRXDPKTBUFDIS is a 16-bit register that indicates which of the receive endpoints have disabled the double-packet buffer functionality (see the section called "Double-Packet Buffering" on page 981).

USB Receive Double Packet Buffer Disable (USBRXDPKTBUFDIS)

Base 0x4005.0000 Offset 0x340 Type R/W, reset 0x0000 OTG B /

Device

	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,							~	-		_				-	
evice		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		EP15	EP14	EP13	EP12	EP11	EP10	EP9	EP8	EP7	EP6	EP5	EP4	EP3	EP2	EP1	reserved
	Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0										
Bit/Field		Nam	ne	-	Туре	Re	eset	Descr	iption								
15		EP1	5		R/W		0	EP15	RX Do	uble-Pa	acket Bi	uffer Dis	sable				
								Value	Desci	iption							
								0			uble-pac	ket but	fferina				
								1			ble-pac		-				
								-									
14		EP1	4		R/W		0	EP14	RX Do	uble-Pa	acket Bu	uffer Dis	sable				
								Same	descrip	otion as	SEP15.						
13		EP1	3		R/W		0	EP13	RX Do	uble-Pa	acket Bi	uffer Dis	sable				
								Same	descrip	otion as	SEP15.						
12		EP1	2		R/W		0	EP12	RX Do	uble-Pa	acket Bi	uffer Dis	sable				
								Same	descrip	otion as	SEP15.						
11		EP1	1		R/W		0	EP11	RX Doi	uble-Pa	icket Bu	uffer Dis	sable				
								Same	descrip	otion as	SEP15.						
10		EP1	0		R/W		0	EP10	RX Do	uble-Pa	acket Bi	uffer Dis	sable				
								Same	descrip	otion as	SEP15.						
9		EP	9		R/W		0	EP9 F	RX Dou	ble-Pac	ket Buf	fer Disa	able				
								Same	descrip	otion as	SEP15.						
8		EP8	В		R/W		0	EP8 F	RX Dou	ble-Pac	ket Buf	fer Disa	able				
								Same	descrip	otion as	SEP15.						
7		EP7	7		R/W		0	EP7 F	RX Dou	ble-Pac	ket Buf	fer Disa	able				
								Same	descrip	otion as	SEP15.						
6		EP6	6		R/W		0	EP6 F	RX Dou	ble-Pac	ket Buf	fer Disa	able				
								Same	descrip	otion as	SEP15.						
5		EP	5		R/W		0	EP5 F	RX Dou	ble-Pac	ket Buf	fer Disa	able				
								Same	descrip	otion as	SEP15.						
4		EP4	4		R/W		0	EP4 F	RX Dou	ble-Pac	ket Buf	fer Disa	able				
								Same	descrip	otion as	SEP15.						

Bit/Field	Name	Туре	Reset	Description
3	EP3	R/W	0	EP3 RX Double-Packet Buffer Disable Same description as EP15.
2	EP2	R/W	0	EP2 RX Double-Packet Buffer Disable Same description as EP15.
1	EP1	R/W	0	EP1 RX Double-Packet Buffer Disable Same description as EP15.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

### Register 316: USB Transmit Double Packet Buffer Disable (USBTXDPKTBUFDIS), offset 0x342

OTG A /

USBTXDPKTBUFDIS is a 16-bit register that indicates which of the transmit endpoints have disabled the double-packet buffer functionality (see the section called "Double-Packet Buffering" on page 980).

Host

USB Transmit Double Packet Buffer Disable (USBTXDPKTBUFDIS)

Base 0x4005.0000 Offset 0x342 Type R/W, reset 0x0000

OTG B / De

	130010	,															
evice		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		EP15	EP14	EP13	EP12	EP11	EP10	EP9	EP8	EP7	EP6	EP5	EP4	EP3	EP2	EP1	reserved
	Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0
					_	_		_									
Bit/Field		Nam	ie	-	Туре	Re	eset	Descr	iption								
15		EP1	5		R/W		0	EP15	TX Dou	uble-Pa	icket Bu	Iffer Dis	sable				
								Value	Desci	ription							
								0			ible-pac		-				
								1	Enabl	es dou	ble-pac	ket buf	fering.				
14		EP1	4		R/W		0	EP14	TX Dou	uble-Pa	icket Bu	Iffer Dis	sable				
								Same	descrip	otion as	SEP15.						
13		EP1	3		R/W		0	EP13	TX Dou	uble-Pa	icket Bu	Iffer Dis	sable				
								Same	descrip	otion as	SEP15.						
12		EP1	2		R/W		0				icket Bu	iffer Dis	sable				
								Same	descrip	otion as	SEP15.						
11		EP1	1		R/W		0				cket Bu EP15.		sable				
40		554	~		<b>D</b> 444		~										
10		EP1	0		R/W		0				ICKET BU EP15.	mer Dis	sable				
9		EPS	9		R/W		0				ket Buff	fer Disa	able				
											SEP15.						
8		EP8	3		R/W		0	EP8 T	X Doul	ole-Pac	ket Buf	fer Disa	able				
								Same	descrip	otion as	SEP15.						
7		EP7	7		R/W		0	EP7 T	X Doul	ole-Pac	ket Buff	fer Disa	able				
								Same	descrip	otion as	SEP15.						
6		EP6	6		R/W		0				ket Buf	fer Disa	able				
							_				SEP15.						
5		EP	5		R/W		0				ket Buff EP15.		able				
Λ		EP4	1		R/W		0				ket Buff		blo				
4		EP4	+		FX/ V V		0				SEP15.		able				

Bit/Field	Name	Туре	Reset	Description
3	EP3	R/W	0	EP3 TX Double-Packet Buffer Disable Same description as EP15.
2	EP2	R/W	0	EP2 TX Double-Packet Buffer Disable Same description as EP15.
1	EP1	R/W	0	EP1 TX Double-Packet Buffer Disable Same description as EP15.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

### Register 317: USB External Power Control (USBEPC), offset 0x400

OTG A / Host This 32-bit register specifies the function of the two-pin external power interface (USB0EPEN and USB0PFLT). The assertion of the power fault input may generate an automatic action, as controlled by the hardware configuration registers. The automatic action is necessary because the fault condition may require a response faster than one provided by firmware.

	G B / vice	Base 0 Offset	USB External Power Control (USBEPC) Base 0x4005.0000 Offset 0x400 Type RW, reset 0x0000.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1 1		rved			-	· · ·			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			rese	rved			PFLTA	АСТ	reserved	PFLTAEN	PFLTSEN	PFLTEN	reserved	EPENDE	EP	EN
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Name		Туре		Reset	Des	Description							
	31:10		reserved			0	0x0000.0	O Software should not rely on the value of a reserved bit. compatibility with future products, the value of a reserve preserved across a read-modify-write operation.								
	9:8 PFLTACT RW		0x0	This dete	ecting a l ue Desc Unch USB( EPEN Trista USB( Low USB( S High	specifies JSB pow ription nanged )EPEN is IDE bits. ate )EPEN is	ver fault.	ed by the n (tristate ow.	e combir	nal is cha	-					
	7 reserved RO 0		com	patibility	with futu		ucts, the	value of	erved bit. a reserv							

Bit/Field	Name	Туре	Reset	Description
6	PFLTAEN	R/W	0	Power Fault Action Enable
				This bit specifies whether a USB power fault triggers any automatic corrective action regarding the driven state of the USB0EPEN signal.
				Value Description
				0 Disabled
				USB0EPEN is controlled by the combination of the EPEN and EPENDE bits.
				1 Enabled
				The USB0EPEN output is automatically changed to the state specified by the PFLTACT field.
5	PFLTSEN	R/W	0	Power Fault Sense
				This bit specifies the logical sense of the USB0PFLT input signal that indicates an error condition.
				The complementary state is the inactive state.
				Value Description
				0 Low Fault
				If USB0PFLT is driven Low, the power fault is signaled internally (if enabled by the PFLTEN bit).
				1 High Fault
				If USB0PFLT is driven High, the power fault is signaled internally (if enabled by the PFLTEN bit).
4	PFLTEN	R/W	0	Power Fault Input Enable
				This bit specifies whether the USBOPFLT input signal is used in internal logic.
				Value Description
				0 Not Used
				The USBOPFLT signal is ignored.
				1 Used
				The USBOPFLT signal is used internally.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
2	EPENDE	R/W	0	EPEN Drive Enable This bit specifies whether the USBOEPEN signal is driven or undriven (tristate). When driven, the signal value is specified by the EPEN field. When not driven, the EPEN field is ignored and the USBOEPEN signal is placed in a high-impedance state.
				<ul> <li>Value Description</li> <li>Not Driven</li> <li>The USB0EPEN signal is high impedance.</li> <li>Driven</li> <li>The USB0EPEN signal is driven to the logical value specified by the value of the EPEN field.</li> </ul>
				The USB0EPEN signal is undriven at reset because the sense of the external power supply enable is unknown. By adding the high-impedance state, system designers may bias the power supply enable to the disabled state using a large resistor (100 k $\Omega$ ) and later configure and drive the output signal to enable the power supply.
1:0	EPEN	R/W	0x0	External Power Supply Enable Configuration This bit field specifies and controls the logical value driven on the USB0EPEN signal.
				<ul> <li>Value Description</li> <li>0x0 Power Enable Active Low The USB0EPEN signal is driven Low if the EPENDE bit is set.</li> <li>0x1 Power Enable Active High The USB0EPEN signal is driven High if the EPENDE bit is set.</li> <li>0x2 Power Enable High if VBUS Low The USB0EPEN signal is driven High when the A device is not recognized.</li> <li>0x3 Power Enable High if VBUS High The USB0EPEN signal is driven High when the A device is recognized.</li> </ul>

### Register 318: USB External Power Control Raw Interrupt Status (USBEPCRIS), offset 0x404

OTG A /	This 3	82-bit r	registe	er spe	ecifies	the ur	nmask	ed int	errupt	statu	s of th	e two	-pin e	xterna	lpowe	er inte	rface.
Host	USB E Base 0x Offset 0x Type RC	4005.00 x404	00		ntrol Ra	aw Inte	rrupt S	Status (	USBE	PCRIS	S)						
OTG B /	Type ive	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Device		ľ		1	Î		Í	i -	rese	rved	1	I	Î			ï	i I
	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		•	1		•	•	reserved		•	•	1			1	PF
	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/Field		Type RO															
31:1		reserv	ed		RO	0x000	0.000	comp	are sho atibility rved ac	with fut	ure pro	ducts, t	he valu	e of a r		•	
0		PF			RO		D	USB I	Power F	ault Inf	terrupt	Status					
								Value 1 0		ver Fau		s has b occurre		tected.			

This bit is cleared by writing a 1 to the  ${\tt PF}$  bit in the **USBEPCISC** register.

# Register 319: USB External Power Control Interrupt Mask (USBEPCIM), offset 0x408

OTG A /	This 3	82-bit	regist	er spe	ecifies	the in	terrup	ot mas	k of th	e two	-pin e	xterna	al pow	er inte	erface		
Host	Base 0x	4005.00		er Cor	ntrol In	terrupt	Mask	(USBE	EPCIM)								
OTG B /	Offset 0 Type R/	W, reset			00	07	00	05	0.4	00	00	04		10	10	47	40
Device		31	30	29	28	27	26	25	24 rese	23 rved	22	21	20	19	18	17	16
	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1		1			1	reserved		1	1	1			1	PF
	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0
Bit/Field		Nam	ie		Туре	Re	set	Desci	ription								
31:1		reserv	ved		RO	0x000	0.000	comp	are sho atibility erved ac	with fut	ure pro	ducts, t	he valu	e of a r		•	
0		PF			R/W	(	0	•	Power F			,	nte ope	ration.			
								Value	e Descr	iption							
								1			rrupt sig controll		m a det	ected p	ower fa	ault is s	ent to
								0	A dete	ected p	ower fa	ult doe	s not af	fect the	interru	pt statu	s.

# Register 320: USB External Power Control Interrupt Status and Clear (USBEPCISC), offset 0x40C

OTG A /

This 32-bit register specifies the masked interrupt status of the two-pin external power interface. It also provides a method to clear the interrupt state.

Host		vtorna		or Cor	ntrol Int	orrunt	Status	, and (	loar (l								
OTG B /	Base 0x Offset 0 Type R/	4005.00 x40C	00			enupt	Status			JODEF	(130)						
Device		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•	1	1		•	•	rese	rved	1	1	1		1	•	•
	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	•	1		•	1	reserved		1	1	1		•	•	PF
	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0
Bit/Field		Nam	ne		Туре	Re	eset	Desci	ription								
31:1		reserv	/ed		RO	0x000	00.000	comp	are sho atibility rved ac	with fut	ure pro	ducts, t	the valu	e of a r		•	
0		PF		F	R/W1C		0	USB	Power F	ault In	terrupt \$	Status	and Cle	ar			
								Value	e Descr	iption							
								1	The P	F bits i			CRIS an o the in			0	ers are
								0	No int	errupt	has occ	curred o	or the in	terrupt	is masł	ked.	
								This <sup>t</sup>	oit is cle	ared by	/ writing	ia1 C	learing	this bit	also cle	ears the	PF bit

This bit is cleared by writing a 1. Clearing this bit also clears the  ${\tt PF}$  bit in the USBEPCRIS register.

# Register 321: USB Device RESUME Raw Interrupt Status (USBDRRIS), offset 0x410

OTG A /

The **USBDRRIS** 32-bit register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

Host	USB D	evice	RESU	ME R	aw Inte	errupt S	Status	(USBE	RRIS)								
OTG B /	Base 0x Offset 0x Type RC	(410		0000													
Device		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					•	•		•	rese	rved	_		•				•
	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
		15	14	13	12	RO       RO <th< th=""></th<>											
		ľ		1	1			Î	reserved		r		ı	I		I	RESUME
	Type Reset	RO 0	RO 0	RO 0													
Bit/Field		Nam	е		Туре	Re	set	Descr	iption								
31:1		reserv	ed		RO	0x000	00.000	compa	atibility	with fut	ure pro	ducts, t	he valu	e of a re		•	
0		RESU	ME		RO	(	C	RESL	JME Inte	errupt S	Status						
								Value	e Descr	iption							
								1	A RE	SUME :	status h	as bee	n detec	ted.			
								0	An int	errupt ł	nas not	occurre	ed.				
										ared by	v writing	a 1 to	the RES	sume bi	t in the	USBD	RISC

### Register 322: USB Device RESUME Interrupt Mask (USBDRIM), offset 0x414

OTG A / Host The **USBDRIM** 32-bit register is the masked interrupt status register. On a read, this register gives the current value of the mask on the corresponding interrupt. Setting a bit sets the mask, preventing the interrupt from being signaled to the interrupt controller. Clearing a bit clears the corresponding mask, enabling the interrupt to be sent to the interrupt controller.

	TG B / evice	Base ( Offset	0x4005.00	000		rupt M	ask (US	BDRIM	)							
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		r	r	1	, , , , , , , , , , , , , , , , , , ,		т т	rese	rved	ſ	1	1		I	ſ	1
Туре		RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Rese	t 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	I		· ·			reserved				•		1	1	RESUME
Type Rese		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0
	Bit/Field	Ū	Nam	ne	Ту	pe	Reset	Des	cription	-	-	-			-	
	31:1		reserv	ved	R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	hould be
	0		RESU	ME	R/	W	0	RES	SUME In	terrupt N	lask					
								Valu	ue Desc	ription						
								1	the ir	nterrupt o	controlle	nal from a r. This bi detected	t should	only be	set whe	n a

0

register is set).

A detected RESUME does not affect the interrupt status.

# Register 323: USB Device RESUME Interrupt Status and Clear (USBDRISC), offset 0x418

OTG A /

The **USBDRISC** 32-bit register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

Host	USB D	evice	RESU	ME In	terrupt	Status	and (	Clear (l	JSBDF	RISC)							
OTG B /	Base 0x Offset 0x Type W1	4005.00 «418	00					, , , , , , , , , , , , , , , , , , ,		,							
Device		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				•	•			•	rese	rved	•	1	•		_	•	·
	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				1	1			1	reserved		1	1	1		1	1	RESUME
	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0
Bit/Field		Nam	е		Туре	Re	set	Descr	iption								
31:1		reserv	red		RO	0x000	0.000	compa		with fut	ure pro	ducts, t	he valu			•	ide ould be
0		RESU	ME	F	R/W1C	(	0	RESL	JME Inte	errupt S	Status a	ind Clea	ar				
								Value	e Descr	ription							
								1						S and U ie interr			0
								0	No int	terrupt l	has occ	curred o	or the in	terrupt	is masł	ked.	
								This b	it is clea	ared by	writing	a 1. Cle	earing th	nis bit al	so clea	rs the I	RESUME

This bit is cleared by writing a 1. Clearing this bit also clears the RESUME bit in the **USBDRCRIS** register.

# Register 324: USB General-Purpose Control and Status (USBGPCS), offset 0x41C

**USBGPCS** provides the state of the internal ID signal.

Host

OTG A /

Device

. ....

Note: When used in OTG mode, USB0VBUS and USB0ID do not require any configuration as they are dedicated pins for the USB controller and directly connect to the USB connector's VBUS and ID signals. If the USB controller is used as either a dedicated Host or Device, the DEVMODOTG and DEVMOD bits in the USB General-Purpose Control and Status (USBGPCS) register can be used to connect the USB0VBUS and USB0ID inputs to fixed levels internally, freeing the PB0 and PB1 pins for GPIO use. For proper self-powered Device operation, the VBUS value must still be monitored to assure that if the Host removes VBUS, the self-powered Device disables the D+/D- pull-up resistors. This function can be accomplished by connecting a standard GPIO to VBUS.

The termination resistors for the USB PHY have been added internally, and thus there is no need for external resistors. For a device, there is a 1.5 KOhm pull-up on the D+ and for a host there are 15 KOhm pull-downs on both D+ and D-.

USB General-Purpose Control and Status (USBGPCS)

Offse	0x4005.0 t 0x41C R/W, rese		0.0001													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ĺ	r		1	I	і і і		1 1	rese	rved	ſ	1	1	1 1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ſ		1	1	· ·		reserve	d			1	1	1	1	DEVMODOTO	DEVMOD
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 1
В	it/Field		Nan	ne	Тур	e	Reset	Des	cription							
	31:2		reser	ved	R	C	0x0000.000	com	patibility	with fut	ure prod	ucts, the		a reserv	t. To prov ved bit sł	vide nould be
	1		DEVMO	DOTG	R۸	N	0	This sign	bit enat al in OT ue Desc The i	G mode. ription mode is	DEVMOD	d by the	state of t	he interi	the inter nal ID sig nternal ID	gnal.
	0		DEVN	10D	RA	V	1	This OTC In D	evice mo ue Desc Host	ifies the vhen the ode this	bit is ign	DOTG bit		-	lost mod	e and in

### Register 325: USB VBUS Droop Control (USBVDC), offset 0x430

OTG A / Host This 32-bit register enables a controlled masking of VBUS to compensate for any in-rush current by a Device that is connected to the Host controller. The in-rush current can cause VBUS to droop, causing the USB controller's behavior to be unexpected. The USB Host controller allows VBUS to fall lower than the VBUS Valid level (4.75 V) but not below AValid (2.0 V) for 65 microseconds without signaling a VBUSERR interrupt in the controller. Without this, any glitch on VBUS would force the USB Host controller to remove power from VBUS and then re-enumerate the Device.

#### USB VBUS Droop Control (USBVDC)

Base 0x4005.0000 Offset 0x430

Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	, , , , , , , , , , , , , , , , , , ,		1 1	rese	erved	[	1	1	ı 1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1	, , , , , , , , , , , , , , , , , , ,		1 1	reserved	1		1	1	1 1	1		VBDEN
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field 31:1		Nam		Tyr R(		Reset 0x0000.00	0 Soft	cription		2				•	
									served a		•				'ed bit s	hould be
	0		VBDI	EN	R/	N	0	VBL	JS Droop	Enable						
								Val	ue Desc	ription						
								0	No e	ffect.						
								1	Anv	changes	from VF	SUSVALI	D are m	asked wl	hen VBl	JS ages

Any changes from VBUSVALID are masked when VBUS goes below 4.75 V but not lower than 2.0 V for 65 microseconds. During this time, the VBUS state indicates VBUSVALID.

### Register 326: USB VBUS Droop Control Raw Interrupt Status (USBVDCRIS), offset 0x434

OTG A /

This 32-bit register specifies the unmasked interrupt status of the VBUS droop limit of 65 microseconds.

Host

USB VBUS Droop Control Raw Interrupt Status (USBVDCRIS)

Base 0x4005.0000

Offset 0x434 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I		1 1				1 1	rese	rved			I	1	I	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		1 1				1 1	reserved	1				1			VD
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:1		reserv	ved	R	C	0x0000.00	com	patibility	with futu	ure produ	ucts, the	value of	a reserv	•	
	0		VD	I	R	С	0	VBL	JS Droop	Raw In	terrupt S	tatus				
		P       RO       RO												atected		

- 1 A VBUS droop lasting for 65 microseconds has been detected.
- 0 An interrupt has not occurred.

This bit is cleared by writing a 1 to the  $\mathtt{VD}$  bit in the USBVDCISC register.

# Register 327: USB VBUS Droop Control Interrupt Mask (USBVDCIM), offset 0x438

OTG A /

This 32-bit register specifies the interrupt mask of the VBUS droop.

Host

USB VBUS Droop Control Interrupt Mask (USBVDCIM) Base 0x4005.0000

Base 0x4005.0000 Offset 0x438 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	г <u>г</u>		<del>т т</del>	rese	rved	1		1	r 1	r	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								reserved		•					•	VD
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field 31:1		Nar rese	rved	Typ R0	C	Reset 0x0000.00	0 Soft com pres	patibility erved a	ould not y with futu cross a r	ure prod ead-mo	ucts, the	value of	a reser	•	
	0		VI	D	R/	N	0		JS Droo ue Des	p Interrup cription	ot Mask					
								1		raw inter nterrupt o			a detecte	d VBUS	droop is	s sent to

0 A detected VBUS droop does not affect the interrupt status.

# Register 328: USB VBUS Droop Control Interrupt Status and Clear (USBVDCISC), offset 0x43C

OTG A /

0

This 32-bit register specifies the masked interrupt status of the VBUS droop and provides a method to clear the interrupt state.

Host

USB VBUS Droop Control Interrupt Status and Clear (USBVDCISC)

Base 0x4005.0000

VD

R/W1C

0

Offset 0x43C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			1	rese	rved			1		1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ı	1	1	· · · ·		1	reserved	· · · · ·			1	r 1		1	VD
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:1		reser	ved	R	0 0	x0000.00	com	patibility	with futu	ire prod		value of		•	vide nould be

VBUS Droop Interrupt Status and Clear

Value Description

- 1 The VD bits in the **USBVDCRIS** and **USBVDCIM** registers are set, providing an interrupt to the interrupt controller.
- 0 No interrupt has occurred or the interrupt is masked.

This bit is cleared by writing a 1. Clearing this bit also clears the  ${\rm VD}$  bit in the USBVDCRIS register.

#### Register 329: USB ID Valid Detect Raw Interrupt Status (USBIDVRIS), offset 0x444

OTG

This 32-bit register specifies whether the unmasked interrupt status of the ID value is valid.

USB ID Valid Detect Raw Interrupt Status (USBIDVRIS)

Base 0x4005.0000 Offset 0x444 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	г т 1		1 1	rese	rved		1	I	1	1	I	I
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1	r r		<u>т</u> г	reserved	1 1		1	ſ	r L	1	r	ID
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan		Тур		Reset		cription							
	31:1		reser	ved	R		0x0000.00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		
	0		ID	1	R	C	0	ID V	alid Dete	ect Raw	Interrup	t Status				
								Valu	ue Desc	ription						
								1	A val	id ID ha	s been d	letected.				
								0	An in	torruptk	non not a	agurrad				

0 An interrupt has not occurred.

This bit is cleared by writing a 1 to the ID bit in the **USBIDVISC** register.

### Register 330: USB ID Valid Detect Interrupt Mask (USBIDVIM), offset 0x448

This 32-bit register specifies the interrupt mask of the ID valid detection.

#### OTG

USB ID Valid Detect Interrupt Mask (USBIDVIM)

Base 0x4005.0000 Offset 0x448 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	г г 1		1 1	rese	rved	1		1	1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1		, ,		1 1	reserved	1			1	1	1	1	ID
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field 31:1				Typ		Reset 0x0000.00		cription ware sh	ould not	rely on t	he value	of a res	erved bit	t. To prov	vide
												ucts, the dify-write			/ed bit sl	nould be
	0		ID	ID R/		N	0		D Valid Detect Interrupt Mask							
								Valu	ue Desc	ription						
								1		raw inter rupt cont		nal from a	a detecte	ed ID val	id is sen	t to the
								-								

0 A detected ID valid does not affect the interrupt status.

# Register 331: USB ID Valid Detect Interrupt Status and Clear (USBIDVISC), offset 0x44C

OTG

This 32-bit register specifies the masked interrupt status of the ID valid detect. It also provides a method to clear the interrupt state.

#### USB ID Valid Detect Interrupt Status and Clear (USBIDVISC)

Base 0x4005.0000

Offset 0x44C Type R/W1C, reset 0x0000.0000

	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			T	1	1	1	1	rese	rved		1	1	1	1	ſ	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1	1	I	1	reserved		[	1	1		1	1	ID
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Field 31:1			rese	ime erved	R	pe O	Reset 0x0000.00	00 Softv com pres	patibility erved ac	with futi cross a r	ure prod ead-mo	lucts, the dify-write	e operatio	a reserv	•	ovide hould be
	0		I	D	R/V	V1C	0	ID V	alid Dete	ect Interr	upt Stat	tus and C	Clear			
								Valu	ue Desc	ription						
								1					<b>S</b> and <b>US</b> he interrເ		•	rs are
								0	No in	terrupt h	nas occu	urred or t	he interru	upt is ma	asked.	

This bit is cleared by writing a 1. Clearing this bit also clears the  ${\tt ID}$  bit in the **USBIDVRIS** register.

### Register 332: USB DMA Select (USBDMASEL), offset 0x450

OTG A /

This 32-bit register specifies which endpoints are mapped to the 6 allocated  $\mu$ DMA channels, see Table 7-1 on page 347 for more information on channel assignments.

Host		MA S	elect (		MASEI	)											
OTG B /	Base 0x Offset 0 Type R/	4005.00 x450	00			-)											
Device		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			r	ſ	rese	rved	Ì	1	1		I DMA	I ACTX	1		I DMA	ACRX	
	Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Reset	0	0	0	0	0	0	0	0	0	0	1	1	0	0	1	1
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				ABTX				ABRX				AATX				ARX	
	Type Reset	R/W 0	R/W 0	R/W 1	R/W 0	R/W 0	R/W 0	R/W 1	R/W 0	R/W 0	R/W 0	R/W 0	R/W 1	R/W 0	R/W 0	R/W 0	R/W 1
Bit/Field		Nam	ie		Туре	Re	eset	Descr	ription								
31:24		reserv	ved		RO	0>	<00	comp	atibility	with fut	ure pro	ducts, t	lue of a the valu rite ope	e of a r		-	
23:20		DMAC	тх		R/W	0	x3	DMA	с тх ѕ	elect							
_00		2				Ū		Specifies the TX mapping of the third USB endpoint on µDMA chann 5 (primary assignment).					hannel				
								Value	e Desc	ription							
								0x0	reser	ved							
								0x1	Endp	oint 1 T	X						
								0x2	Endp	oint 2 T	X						
								0x3	Endp	oint 3 T	X						
								0x4	Endp	oint 4 T	X						
								0x5	Endp	oint 5 T	X						
								0x6		oint 6 T							
								0x7		oint 7 T							
								0x8		oint 8 T							
								0x9		oint 9 T							
								0xA		oint 10							
								0xB		oint 11							
								0xC		oint 12							
								0xD		oint 13							
								0xE 0xF		oint 14							
								UXF	Enup	oint 15	17						

Bit/Field	Name	Туре	Reset	Description
19:16	DMACRX	R/W	0x3	DMA C RX Select
				Specifies the RX and TX mapping of the third USB endpoint on $\mu$ DMA channel 4 (primary assignment).
				Value Description
				0x0 reserved
				0x1 Endpoint 1 RX
				0x2 Endpoint 2 RX
				0x3 Endpoint 3 RX
				0x4 Endpoint 4 RX
				0x5 Endpoint 5 RX
				0x6 Endpoint 6 RX
				0x7 Endpoint 7 RX
				0x8 Endpoint 8 RX
				0x9 Endpoint 9 RX
				0xA Endpoint 10 RX
				0xB Endpoint 11 RX
				0xC Endpoint 12 RX
				0xD Endpoint 13 RX
				0xE Endpoint 14 RX
				0xF Endpoint 15 RX
15:12	DMABTX	R/W	0x2	DMA B TX Select
				Specifies the TX mapping of the second USB endpoint on µDMA channel 3 (primary assignment).
				Same bit definitions as the DMACTX field.
11:8	DMABRX	R/W	0x2	DMA B RX Select
				Specifies the RX mapping of the second USB endpoint on µDMA channel 2 (primary assignment).
				Same bit definitions as the DMACRX field.
7:4	DMAATX	R/W	0x1	DMA A TX Select
				Specifies the TX mapping of the first USB endpoint on $\mu$ DMA channel 1 (primary assignment).
				Same bit definitions as the DMACTX field.
3:0	DMAARX	R/W	0x1	DMA A RX Select
				Specifies the RX mapping of the first USB endpoint on µDMA channel 0 (primary assignment).
				Same bit definitions as the DMACRX field.

### 20 Analog Comparators

An analog comparator is a peripheral that compares two analog voltages and provides a logical output that signals the comparison result.

**Note:** Not all comparators have the option to drive an output pin. See "Signal Description" on page 1115 for more information.

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board. In addition, the comparator can signal the application via interrupts or trigger the start of a sample sequence in the ADC. The interrupt generation and ADC triggering logic is separate and independent. This flexibility means, for example, that an interrupt can be generated on a rising edge and the ADC triggered on a falling edge.

The Stellaris<sup>®</sup> LM3S9B92 microcontroller provides three independent integrated analog comparators with the following functions:

- Compare external pin input to external pin input or to internal programmable voltage reference
- Compare a test voltage against any one of the following voltages:
  - An individual external reference voltage
  - A shared single external reference voltage
  - A shared internal reference voltage

### 20.1 Block Diagram



#### Figure 20-1. Analog Comparator Module Block Diagram

### 20.2 Signal Description

The following table lists the external signals of the Analog Comparators and describes the function of each. The Analog Comparator output signals are alternate functions for some GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for the Analog Comparator signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 427) should be set to choose the Analog Comparator function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 445) to assign the Analog Comparator signal to the specified GPIO port pin. The positive and negative input signals are configured by clearing the DEN bit in the **GPIO Digital Enable (GPIODEN)** register. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 404.

Pin Name	Pin Number Pin Mux / Pin Assignment		Pin Type	Buffer Type <sup>a</sup>	Description				
C0+	90	PB6	I	Analog	Analog comparator 0 positive input.				
C0-	92	PB4	I	Analog	Analog comparator 0 negative input.				

Table 20-1. Analog Comparators Signals (100LQFP)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
COo	24	PC5 (3)	0	TTL	Analog comparator 0 output.
	42	PF4 (2)			
	90	PB6 (3)			
	91	PB5 (1)			
	100	PD7 (2)			
C1+	24	PC5	I	Analog	Analog comparator 1 positive input.
C1-	91	PB5	I	Analog	Analog comparator 1 negative input.
Clo	2	PE6 (2)	0	TTL	Analog comparator 1 output.
	22	PC7 (7)			
	24	PC5 (2)			
	41	PF5 (2)			
	84	PH2 (2)			
C2+	23	PC6	I	Analog	Analog comparator 2 positive input.
C2-	22	PC7	I	Analog	Analog comparator 2 negative input.
C2o	1	PE7 (2)	0	TTL	Analog comparator 2 output.
	23	PC6 (3)			

#### Table 20-1. Analog Comparators Signals (100LQFP) (continued)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

#### Table 20-2. Analog Comparators Signals (108BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
C0+	A7	PB6	I	Analog	Analog comparator 0 positive input.
C0-	A6	PB4	I	Analog	Analog comparator 0 negative input.
C0o	M1 K4 A7 B7 A2	PC5 (3) PF4 (2) PB6 (3) PB5 (1) PD7 (2)	0	TTL	Analog comparator 0 output.
C1+	M1	PC5	I	Analog	Analog comparator 1 positive input.
C1-	B7	PB5	I	Analog	Analog comparator 1 negative input.
Clo	A1 L2 M1 K3 D11	PE6 (2) PC7 (7) PC5 (2) PF5 (2) PH2 (2)	0	TTL	Analog comparator 1 output.
C2+	M2	PC6	I	Analog	Analog comparator 2 positive input.
C2-	L2	PC7	I	Analog	Analog comparator 2 negative input.
C2o	B1 M2	PE7 (2) PC6 (3)	0	TTL	Analog comparator 2 output.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

### 20.3 Functional Description

The comparator compares the VIN- and VIN+ inputs to produce an output, VOUT.

VIN- < VIN+, VOUT = 1 VIN- > VIN+, VOUT = 0
As shown in Figure 20-2 on page 1117, the input source for VIN- is an external input, Cn-. In addition to an external input, Cn+, input sources for VIN+ can be the C0+ or an internal reference, V<sub>IREF</sub>.

#### Figure 20-2. Structure of Comparator Unit



A comparator is configured through two status/control registers, Analog Comparator Control (ACCTL) and Analog Comparator Status (ACSTAT). The internal reference is configured through one control register, Analog Comparator Reference Voltage Control (ACREFCTL). Interrupt status and control are configured through three registers, Analog Comparator Masked Interrupt Status (ACMIS), Analog Comparator Raw Interrupt Status (ACRIS), and Analog Comparator Interrupt Enable (ACINTEN).

Typically, the comparator output is used internally to generate an interrupt as controlled by the ISEN bit in the **ACCTL** register. The output may also be used to drive an external pin, Co or generate an analog-to-digital converter (ADC) trigger.

**Important:** The ASRCP bits in the **ACCTL** register must be set before using the analog comparators.

#### 20.3.1 Internal Reference Programming

The structure of the internal reference is shown in Figure 20-3 on page 1117. The internal reference is controlled by a single configuration register (**ACREFCTL**).

#### Figure 20-3. Comparator Internal Reference Structure



The internal reference can be programmed in one of two modes (low range or high range) depending on the RNG bit in the **ACREFCTL** register. When RNG is clear, the internal reference is in high-range mode, and when RNG is set the internal reference is in low-range mode.

In each range, the internal reference,  $V_{IREF}$ , has 16 pre-programmed thresholds or step values. The threshold to be used to compare the external input voltage against is selected using the VREF field in the **ACREFCTL** register.

In the high-range mode, the V<sub>IREF</sub> threshold voltages start at the ideal high-range starting voltage of V<sub>DDA</sub>/3.875 and increase in ideal constant voltage steps of V<sub>DDA</sub>/31.

In the low-range mode, the V<sub>IREF</sub> threshold voltages start at:0V and increase in ideal constant voltage steps of V<sub>DDA</sub>/23. The ideal V<sub>IREF</sub> step voltages for each mode and their dependence on the RNG and VREF fields are summarized in Table 20-3 on page 1118.

ACREFCTL	Register									
EN Bit Value	RNG Bit Value	Output Reference Voltage Based on VREF Field Value								
EN=0	rng=X	0 V (GND) for any value of VREF. It is recommended that RNG=1 and VREF=0 to minimize noise on the reference ground.								
	RNG <b>=0</b>	Total resistance in ladder is 31 R. $V_{IREF} = V_{DDA} \times \frac{R_{VREF}}{R_T}$								
		$V_{IREF} = V_{DDA} \times \frac{(VREF + 8)}{31}$								
		$V_{IREF} = 0.85 + 0.106 \times VREF$								
		The range of internal reference in this mode is 0.85-2.448 V.								
EN=1	rng=1	Total resistance in ladder is 23 R.								
		$V_{IREF} = V_{DDA} \times \frac{R_{VREF}}{R_T}$								
		$V_{IREF} = V_{DDA} \times \frac{VREF}{23}$								
		$V_{IREF} = 0.143 \times VREF$								
		The range of internal reference for this mode is 0-2.152 V.								

# 20.4 Initialization and Configuration

The following example shows how to configure an analog comparator to read back its output value from an internal register.

- 1. Enable the analog comparator clock by writing a value of 0x0010.0000 to the **RCGC1** register in the System Control module (see page 280).
- 2. Enable the clock to the appropriate GPIO modules via the **RCGC2** register (see page 292). To find out which GPIO ports to enable, refer to Table 24-5 on page 1262.
- **3.** In the GPIO module, enable the GPIO port/pin associated with the input signals as GPIO inputs. To determine which GPIO to configure, see Table 24-4 on page 1253.
- **4.** Configure the PMCn fields in the **GPIOPCTL** register to assign the analog comparator output signals to the appropriate pins (see page 445 and Table 24-5 on page 1262).
- **5.** Configure the internal voltage reference to 1.65 V by writing the **ACREFCTL** register with the value 0x0000.030C.
- 6. Configure the comparator to use the internal voltage reference and to *not* invert the output by writing the **ACCTLn** register with the value of 0x0000.040C.
- 7. Delay for 10 µs.
- 8. Read the comparator output value by reading the **ACSTATn** register's OVAL value.

Change the level of the comparator negative input signal C- to see the OVAL value change.

### 20.5 Register Map

Table 20-4 on page 1119 lists the comparator registers. The offset listed is a hexadecimal increment to the register's address, relative to the Analog Comparator base address of 0x4003.C000. Note that the analog comparator clock must be enabled before the registers can be programmed (see page 280). There must be a delay of 3 system clocks after the analog comparator module clock is enabled before any analog comparator module registers are accessed.

Offset	Name	Туре	Reset	Description	See page
0x000	ACMIS	R/W1C	0x0000.0000	Analog Comparator Masked Interrupt Status	1121
0x004	ACRIS	RO	0x0000.0000	Analog Comparator Raw Interrupt Status	1122
0x008	ACINTEN	R/W	0x0000.0000	Analog Comparator Interrupt Enable	1123
0x010	ACREFCTL	R/W	0x0000.0000	Analog Comparator Reference Voltage Control	1124
0x020	ACSTAT0	RO	0x0000.0000	Analog Comparator Status 0	1125
0x024	ACCTL0	R/W	0x0000.0000	Analog Comparator Control 0	1126
0x040	ACSTAT1	RO	0x0000.0000	Analog Comparator Status 1	1125
0x044	ACCTL1	R/W	0x0000.0000	Analog Comparator Control 1	1126
0x060	ACSTAT2	RO	0x0000.0000	Analog Comparator Status 2	1125
0x064	ACCTL2	R/W	0x0000.0000	Analog Comparator Control 2	1126

Table 20-4. Analog Comparators Register Map

# 20.6 Register Descriptions

The remainder of this section lists and describes the Analog Comparator registers, in numerical order by address offset.

# Register 1: Analog Comparator Masked Interrupt Status (ACMIS), offset 0x000

This register provides a summary of the interrupt status (masked) of the comparators.

Analog Comparator Maske	d Interrupt Status (ACMIS)
-------------------------	----------------------------

Base 0x4003.C000

Offset 0x000 Type R/W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[			1		1	20	1 1		erved			1	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	15	14	1		11	10	reserved	0	1			1	1	IN2	IN1	INO
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:3		reserv	ved	R	0	0x0000.000	Soft	ware sho	ould not	rely on t	he value	of a res	erved bit	t. To prov	vide
									npatibility served ad		•				ved bit sh	ould be
	2		IN2	2	R/W	/1C	0	Con	nparator	2 Maske	d Interru	upt Statu	s			
								Val	ue Desc	ription						
								1			in the A	CRIS reg	jister and	d the AC	INTEN re	egisters
								•		•	-				ontroller.	
								0	No in	iterrupt r	ias occu	rred or ti	ne interr	upt is ma	asked.	
									s bit is cle ne <b>ACRIS</b>	-	-	1. Clear	ring this	bit also c	lears the	e IN2 bit
	1		IN1	1	R/W	/1C	0	Con	nparator	1 Maske	d Interru	upt Statu	S			
								Val	ue Desc	ription						
								1				-			INTEN re	-
								0		•	-			upt is ma		
								This	s bit is cle	ared by	writina a	1 Clear	rina this	bit also c	lears the	TN1 bit
									ne ACRIS							
	0		INC	)	R/W	/1C	0	Con	nparator	0 Maske	d Interru	upt Statu	S			
								Val	ue Desc	ription						
								1				-			INTEN re	-
								0	No ir	terrupt h	as occu	rred or tl	he interr	upt is ma	asked.	
								This	s bit is cle	ared by	writing a	ı 1. Cleai	ring this	bit also c	lears the	IN0 bit
									ne ACRIS	-	-		0			

### Register 2: Analog Comparator Raw Interrupt Status (ACRIS), offset 0x004

This register provides a summary of the interrupt status (raw) of the comparators. The bits in this register must be enabled to generate interrupts using the ACINTEN register.

Analog Comparator Raw Interrupt Status (ACRIS)

Base 0x4003.C000 Offset 0x004 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I				I		1 1	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Γ	10					10	reserved					· · ·		IN2	IN1	INO
<b>Т</b> уре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ne	Тур	be	Reset	Des	cription							
	31:3		reserv	/ed	R	С	0x0000.000	) Soft	ware sho	ould not	rely on tl	he value	of a rese	erved bit	. To prov	vide
								com	patibility	with futu cross a re	ire produ	ucts, the	value of	a reserv		
	2		IN2	2	R	С	0	Com	parator	2 Interru	pt Statu	S				
								Valu	ue Desc	ription						
								1		parator 2 gured by						as
								0	An in	terrupt h	as not o	ccurred.				
								This	bit is cle	eared by	writing a	a 1 to the	e IN2 bit	in the A	CMIS re	gister.
	1		IN1		R	С	0	Corr	nparator	1 Interru	pt Statu	S				
								Valu	ue Desc	ription						
								1		parator 1 gured by	•			•		S
								0	An in	terrupt h	as not o	ccurred.				
								This	bit is cle	eared by	writing a	a 1 to the	e IN1 bit	in the A	CMIS re	gister.
	0		INC	)	R	С	0	Com	parator	0 Interru	pt Statu	S				
								Valu	ue Desc	ription						
								1		parator C gured by						as
								0	An in	terrupt h	as not o	ccurred.				
								This	bit is cle	eared by	writing a	a 1 to the	e INO bit	in the A	CMIS re	gister.

### Register 3: Analog Comparator Interrupt Enable (ACINTEN), offset 0x008

This register provides the interrupt enable for the comparators.

Analog Comparator Interrupt Enable (ACINTEN)
--

Base 0x4003.C000 Offset 0x008 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	I		1 1				1 1	rese	rved			[				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
l	-				1	-	reserved					-	1	IN2	IN1	IN0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
В	it/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:3		reserv	ved	R	0	0x00	Soft	ware sho	ould not	relv on tl	ne value	of a res	erved bit		vide
	01.0		10001	cu	I.	0	0,000	com	patibility	with futu	ire produ	ucts, the	value of	a reserv		
								pres	erved ac	cross a r	ead-mod	lify-write	operatio	on.		
	2		IN2	2	R/	W	0	Con	nparator	2 Interru	pt Enabl	е				
								Valı	ue Desc	ription						
								1		aw inter	rupt sign	al comp	arator 2	is sent to	o the inte	errupt
								0	A cor	nparator	2 interro	upt does	not affe	ct the int	errupt st	atus.
										•		•			•	
	1		IN1		R/	W	0	Con	nparator	1 Interru	pt Enabl	е				
								Valu	ue Desc	ription						
								1	The r		rupt sign	al comp	arator 1	is sent to	o the inte	errupt
								0	A cor	nparator	1 interro	upt does	not affe	ct the int	errupt st	atus.
												•				
	0		INC	)	R/	W	0	Com	nparator	0 Interru	pt Enabl	е				
								Valu	ue Desc	ription						
								1	The r		rupt sign	al comp	arator 0	is sent to	o the inte	errupt
								0	A cor	mparator	0 interro	upt does	not affe	ct the int	errupt st	atus.

### Register 4: Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x010

This register specifies whether the resistor ladder is powered on as well as the range and tap.

#### Analog Comparator Reference Voltage Control (ACREFCTL)

Base 0x4003.C000 Offset 0x010 Type R/W, reset 0x0000.0000

1990	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[	ï		1	1	· · ·	r	т т	rese	rved	I	1	r	1	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
ſ	15	14	13	12 I erved	11	10	9 EN	8 RNG	7	6	5 I erved	4	3	2	1 I REF	0
<b>Т</b> уре	RO	RO	RO	RO	RO	RO	R/W	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:10		reser	ved	R	0	0x0000.0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	9		EN	1	R/	W	0	0 Resistor Ladder Enable								
								Valu	ue Desc	ription						
								0	The	resistor l	adder is	unpowe	red.			
								1	Powe to V <sub>E</sub>		e resisto	or ladder.	The resi	istor lado	der is coi	nnected
												that the not used		referenc	e consu	mes the
	8		RN	G	R/	W	0	Res	istor Lac	lder Ran	ige					
								Valu	ue Desc	ription						
								0		-	adder ha	as a total	l resistar	nce of 31	R.	
								1	The	resistor I	adder ha	as a tota	l resistar	nce of 23	R.	
	7:4		reser	ved	R	0	0x0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	3:0		VRE	F	R/	W	0x0	The an a the i	analog m internal r	field spe ultiplexe reference	ecifies th er. The vo e voltage	e resisto oltage co e availab output re	errespone le for co	ding to th mparisor	ne tap po n. See Ta	osition is able

# Register 5: Analog Comparator Status 0 (ACSTAT0), offset 0x020 Register 6: Analog Comparator Status 1 (ACSTAT1), offset 0x040 Register 7: Analog Comparator Status 2 (ACSTAT2), offset 0x060

These registers specify the current output value of the comparator.

Base Offse	0x4003.C t 0x020	000		s 0 (AC	STAT0)											
Туре	RO, reset															
г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	1		1	1			reserve	ed		[	1	1	ı	1	OVAL	reserved
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	scription							
	31:2		reserv	ved	R	0	0x0000.000	com	tware sho npatibility served ac	with fut	ure produ	ucts, the	value of	a reserv	•	vide hould be
	1		OVA	AL.	R	0	0	Cor	nparator	Output V	Value					
								Val	ue Desc	ription						
								0	VIN-	> VIN+						
								1	VIN-	< VIN+						
								the		or the ir	ternal vo	oltage re		•		Cn+ pin, ed by the
	0		reserv	ved	R	0	0	con	tware sho npatibility served ac	with fut	ure produ	ucts, the	value of	a reserv		vide hould be

# Register 8: Analog Comparator Control 0 (ACCTL0), offset 0x024 Register 9: Analog Comparator Control 1 (ACCTL1), offset 0x044 Register 10: Analog Comparator Control 2 (ACCTL2), offset 0x064

These registers configure the comparator's input and output.

Base Offset	log Com 0x4003.C t 0x024 R/W, rese	000		ol 0 (AC	CTL0)											
Г	31	30	29	28	27	26	25	24	23 rved	22	21	20	19	18 I	17	16 I
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
leset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•	rese	rved	•	TOEN	A	SRCP	reserved	TSLVAL	TS	EN	ISLVAL	IS	EN	CINV	reserved
Type Reset	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
:	31:12		reser	ved	R	0	0x0000.0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		
	11		TOE	N	R/	W	0	Trig	ger Outp	ut Enab	le					
								Valu	ue Desc	ription						
								0	ADC	events a	are supp	oressed a	nd not s	ent to th	e ADC.	
								1	ADC	events	are sent	to the AD	DC.			
	10:9		ASR	СР	R/	W	0x0	Ana	log Sour	ce Posit	ive					
												source of dings for				terminal
								Valu	ue Desc	ription						
								0x0	Pin v	alue of	Cn+					
								0x1	Pin v	alue of o	20+					
								0x2	Inter	nal volta	ge refer	ence (V <sub>IR</sub>	<sub>EF</sub> )			
								0x3	Rese	erved						
	8		reser	ved	R	0	0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		
	7		TSLV	/AL	R/	W	0	Trig	ger Sens	se Level	Value					
								Valu	ue Desc	ription						
								0			-	erated if				
								1	An A	DC ever	nt is gen	erated if	the com	parator o	output is	High.

Bit/Field	Name	Туре	Reset	Description
6:5	TSEN	R/W	0x0	Trigger Sense The TSEN field specifies the sense of the comparator output that
				generates an ADC event. The sense conditioning is as follows:
				Value Description
				0x0 Level sense, see TSLVAL
				0x1 Falling edge
				0x2 Rising edge
				0x3 Either edge
4	ISLVAL	R/W	0	Interrupt Sense Level Value
				Value Description
				0 An interrupt is generated if the comparator output is Low.
				1 An interrupt is generated if the comparator output is High.
3:2	ISEN	R/W	0x0	Interrupt Sense
				The ISEN field specifies the sense of the comparator output that generates an interrupt. The sense conditioning is as follows:
				Value Description
				0x0 Level sense, see ISLVAL
				0x1 Falling edge
				0x2 Rising edge
				0x3 Either edge
1	CINV	R/W	0	Comparator Output Invert
				Value Description
				0 The output of the comparator is unchanged.
				1 The output of the comparator is inverted prior to being processed by hardware.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

# 21 Pulse Width Modulator (PWM)

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control.

The Stellaris<sup>®</sup> microcontroller contains one PWM module, with four PWM generator blocks and a control block, for a total of 8 PWM outputs. The control block determines the polarity of the PWM signals, and which signals are passed through to the pins.

Each PWM generator block produces two PWM signals that share the same timer and frequency and can either be programmed with independent actions or as a single pair of complementary signals with dead-band delays inserted. The output signals, pwmA' and pwmB', of the PWM generation blocks are managed by the output control block before being passed to the device pins as PWM0 and PWM1 or PWM2 and PWM3, and so on.

The Stellaris PWM module provides a great deal of flexibility and can generate simple PWM signals, such as those required by a simple charge pump as well as paired PWM signals with dead-band delays, such as those required by a half-H bridge driver. Three generator blocks can also generate the full six channels of gate controls required by a 3-phase inverter bridge.

Each PWM generator block has the following features:

- Four fault-condition handling inputs to quickly provide low-latency shutdown and prevent damage to the motor being controlled
- One 16-bit counter
  - Runs in Down or Up/Down mode
  - Output frequency controlled by a 16-bit load value
  - Load value updates can be synchronized
  - Produces output signals at zero and load value
- Two PWM comparators
  - Comparator value updates can be synchronized
  - Produces output signals on match
- PWM signal generator
  - Output PWM signal is constructed based on actions taken as a result of the counter and PWM comparator output signals
  - Produces two independent PWM signals
- Dead-band generator
  - Produces two PWM signals with programmable dead-band delays suitable for driving a half-H bridge
  - Can be bypassed, leaving input PWM signals unmodified

• Can initiate an ADC sample sequence

The control block determines the polarity of the PWM signals and which signals are passed through to the pins. The output of the PWM generation blocks are managed by the output control block before being passed to the device pins. The PWM control block has the following options:

- PWM output enable of each PWM signal
- Optional output inversion of each PWM signal (polarity control)
- Optional fault handling for each PWM signal
- Synchronization of timers in the PWM generator blocks
- Synchronization of timer/comparator updates across the PWM generator blocks
- Extended PWM synchronization of timer/comparator updates across the PWM generator blocks
- Interrupt status summary of the PWM generator blocks
- Extended PWM fault handling, with multiple fault signals, programmable polarities, and filtering
- PWM generators can be operated independently or synchronized with other generators

### 21.1 Block Diagram

Figure 21-1 on page 1130 provides the Stellaris PWM module diagram and Figure 21-2 on page 1130 provides a more detailed diagram of a Stellaris PWM generator. The LM3S9B92 controller contains four generator blocks that generate eight independent PWM signals or four paired PWM signals with dead-band delays inserted.



Figure 21-1. PWM Module Diagram





## 21.2 Signal Description

The following table lists the external signals of the PWM module and describes the function of each. The PWM controller signals are alternate functions for some GPIO signals and default to be GPIO

signals at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for these PWM signals. The AFSEL bit in the **GPIO Alternate Function Select** (**GPIOAFSEL**) register (page 427) should be set to choose the PWM function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control** (**GPIOPCTL**) register (page 445) to assign the PWM signal to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 404.

Table 21-1. PWM Signals (100LQFP)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
FaultO	6 39 42 65 75 83 99	PE4 (4) PJ2 (10) PF4 (4) PB3 (2) PE1 (3) PH3 (2) PD6 (1)	I	TTL	PWM Fault 0.
Fault1	90	PB6 (4)	I	TTL	PWM Fault 1.
Fault2	24 63	PC5 (4) PH5 (10)	I	TTL	PWM Fault 2.
Fault3	65 84	PB3 (4) PH2 (4)	I	TTL	PWM Fault 3.
PWMO	10 14 19 34 47	PD0 (1) PJ0 (10) PG0 (2) PA6 (4) PF0 (3)	0	TTL	PWM 0. This signal is controlled by PWM Generator 0.
PWM1	11 18 35 61 87	PD1 (1) PG1 (2) PA7 (4) PF1 (3) PJ1 (10)	0	TTL	PWM 1. This signal is controlled by PWM Generator 0.
PWM2	12 60 66 86	PD2 (3) PF2 (4) PB0 (2) PH0 (2)	0	TTL	PWM 2. This signal is controlled by PWM Generator 1.
PWM3	13 59 67 85	PD3 (3) PF3 (4) PB1 (2) PH1 (2)	0	TTL	PWM 3. This signal is controlled by PWM Generator 1.
PWM4	2 19 28 34 60 62 74 86	PE6 (1) PG0 (4) PA2 (4) PA6 (5) PF2 (2) PH6 (10) PE0 (1) PH0 (9)	0	TTL	PWM 4. This signal is controlled by PWM Generator 2.
PWM5	1 15 18 29 35 59 75 85	PE7 (1) PH7 (10) PG1 (4) PA3 (4) PA7 (5) PF3 (2) PE1 (1) PH1 (9)	0	TTL	PWM 5. This signal is controlled by PWM Generator 2.

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
PWM6	25 30	PC4 (4) PA4 (4)	0	TTL	PWM 6. This signal is controlled by PWM Generator 3.
₽₩М7	23 31 36	PC6 (4) PA5 (4) PG7 (4)	0	TTL	PWM 7. This signal is controlled by PWM Generator 3.

#### Table 21-1. PWM Signals (100LQFP) (continued)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

#### Table 21-2. PWM Signals (108BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
FaultO	B2 K6 K4 E11 A12 D10 A3	PE4 (4) PJ2 (10) PF4 (4) PB3 (2) PE1 (3) PH3 (2) PD6 (1)	I	TTL	PWM Fault 0.
Fault1	A7	PB6 (4)	I	TTL	PWM Fault 1.
Fault2	M1 F10	PC5 (4) PH5 (10)	I	TTL	PWM Fault 2.
Fault3	E11 D11	PB3 (4) PH2 (4)	I	TTL	PWM Fault 3.
PWMO	G1 F3 K1 L6 M9	PD0 (1) PJ0 (10) PG0 (2) PA6 (4) PF0 (3)	0	TTL	PWM 0. This signal is controlled by PWM Generator 0.
PWM1	G2 K2 M6 H12 B6	PD1 (1) PG1 (2) PA7 (4) PF1 (3) PJ1 (10)	0	TTL	PWM 1. This signal is controlled by PWM Generator 0.
PWM2	H2 J11 E12 C9	PD2 (3) PF2 (4) PB0 (2) PH0 (2)	0	TTL	PWM 2. This signal is controlled by PWM Generator 1.
PWM3	H1 J12 D12 C8	PD3 (3) PF3 (4) PB1 (2) PH1 (2)	0	TTL	PWM 3. This signal is controlled by PWM Generator 1.
PWM4	A1 K1 L6 J11 G3 B11 C9	PE6 (1) PG0 (4) PA2 (4) PA6 (5) PF2 (2) PH6 (10) PE0 (1) PH0 (9)	0	TTL	PWM 4. This signal is controlled by PWM Generator 2.

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
PWM5	B1	PE7 (1)	0	TTL	PWM 5. This signal is controlled by PWM Generator
	H3	PH7 (10)			2.
	K2	PG1 (4)			
	L4	PA3 (4)			
	M6	PA7 (5)			
	J12	PF3 (2)			
	A12	PE1 (1)			
	C8	PH1 (9)			
PWM6	L1	PC4 (4)	0	TTL	PWM 6. This signal is controlled by PWM Generator
	L5	PA4 (4)			3.
PWM7	M2	PC6 (4)	0	TTL	PWM 7. This signal is controlled by PWM Generator
	M5	PA5 (4)			3.
	C10	PG7 (4)			

Table 21-2. PWM Signals (108BGA) (continued)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

# 21.3 Functional Description

### 21.3.1 PWM Timer

The timer in each PWM generator runs in one of two modes: Count-Down mode or Count-Up/Down mode. In Count-Down mode, the timer counts from the load value to zero, goes back to the load value, and continues counting down. In Count-Up/Down mode, the timer counts from zero up to the load value, back down to zero, back up to the load value, and so on. Generally, Count-Down mode is used for generating left- or right-aligned PWM signals, while the Count-Up/Down mode is used for generating center-aligned PWM signals.

The timers output three signals that are used in the PWM generation process: the direction signal (this is always Low in Count-Down mode, but alternates between Low and High in Count-Up/Down mode), a single-clock-cycle-width High pulse when the counter is zero, and a single-clock-cycle-width High pulse when the counter is zero, and a single-clock-cycle-width High pulse when the counter is zero, and a single-clock-cycle-width High pulse when the counter is zero, and a single-clock-cycle-width High pulse when the counter is zero, and a single-clock-cycle-width High pulse when the counter is zero, and a single-clock-cycle-width High pulse when the counter is zero, and a single-clock-cycle-width High pulse is immediately followed by the load pulse. In the figures in this chapter, these signals are labelled "dir," "zero," and "load."

### 21.3.2 **PWM Comparators**

Each PWM generator has two comparators that monitor the value of the counter; when either comparator matches the counter, they output a single-clock-cycle-width High pulse, labelled "cmpA" and "cmpB" in the figures in this chapter. When in Count-Up/Down mode, these comparators match both when counting up and when counting down, and thus are qualified by the counter direction signal. These qualified pulses are used in the PWM generation process. If either comparator match value is greater than the counter load value, then that comparator never outputs a High pulse.

Figure 21-3 on page 1134 shows the behavior of the counter and the relationship of these pulses when the counter is in Count-Down mode. Figure 21-4 on page 1134 shows the behavior of the counter and the relationship of these pulses when the counter is in Count-Up/Down mode. In these figures, the following definitions apply:

- LOAD is the value in the **PWMnLOAD** register
- COMPA is the value in the **PWMnCMPA** register
- COMPB is the value in the **PWMnCMPB** register

- 0 is the value zero
- load is the internal signal that has a single-clock-cycle-width High pulse when the counter is equal to the load value
- zero is the internal signal that has a single-clock-cycle-width High pulse when the counter is zero
- cmpA is the internal signal that has a single-clock-cycle-width High pulse when the counter is equal to COMPA
- cmpB is the internal signal that has a single-clock-cycle-width High pulse when the counter is equal to COMPB
- dir is the internal signal that indicates the count direction



#### Figure 21-3. PWM Count-Down Mode





### 21.3.3 PWM Signal Generator

Each PWM generator takes the load, zero, cmpA, and cmpB pulses (qualified by the dir signal) and generates two internal PWM signals, pwmA and pwmB. In Count-Down mode, there are four events that can affect these signals: zero, load, match A down, and match B down. In Count-Up/Down mode, there are six events that can affect these signals: zero, load, match A down, match A down, match A up, match B down, and match B up. The match A or match B events are ignored when they coincide with the zero or load events. If the match A and match B events coincide, the first signal, pwmA, is generated based only on the match A event, and the second signal, pwmB, is generated based only on the match B event.

For each event, the effect on each output PWM signal is programmable: it can be left alone (ignoring the event), it can be toggled, it can be driven Low, or it can be driven High. These actions can be used to generate a pair of PWM signals of various positions and duty cycles, which do or do not overlap. Figure 21-5 on page 1135 shows the use of Count-Up/Down mode to generate a pair of center-aligned, overlapped PWM signals that have different duty cycles. This figure shows the pwmA and pwmB signals before they have passed through the dead-band generator.



Figure 21-5. PWM Generation Example In Count-Up/Down Mode

In this example, the first generator is set to drive High on match A up, drive Low on match A down, and ignore the other four events. The second generator is set to drive High on match B up, drive Low on match B down, and ignore the other four events. Changing the value of comparator A changes the duty cycle of the pwmA signal, and changing the value of comparator B changes the duty cycle of the pwmB signal.

### 21.3.4 Dead-Band Generator

The pwmA and pwmB signals produced by each PWM generator are passed to the dead-band generator. If the dead-band generator is disabled, the PWM signals simply pass through to the pwmA' and pwmB' signals unmodified. If the dead-band generator is enabled, the pwmB signal is lost and two PWM signals are generated based on the pwmA signal. The first output PWM signal, pwmA' is the pwmA signal with the rising edge delayed by a programmable amount. The second output PWM signal, pwmB', is the inversion of the pwmA signal with a programmable delay added between the falling edge of the pwmA signal and the rising edge of the pwmB' signal.

The resulting signals are a pair of active High signals where one is always High, except for a programmable amount of time at transitions where both are Low. These signals are therefore suitable for driving a half-H bridge, with the dead-band delays preventing shoot-through current from damaging the power electronics. Figure 21-6 on page 1136 shows the effect of the dead-band generator on the pwmA signal and the resulting pwmA' and pwmB' signals that are transmitted to the output control block.





### 21.3.5 Interrupt/ADC-Trigger Selector

Each PWM generator also takes the same four (or six) counter events and uses them to generate an interrupt or an ADC trigger. Any of these events or a set of these events can be selected as a source for an interrupt; when any of the selected events occur, an interrupt is generated. Additionally, the same event, a different event, the same set of events, or a different set of events can be selected as a source for an ADC trigger; when any of these selected events occur, an ADC trigger pulse is generated. The selection of events allows the interrupt or ADC trigger to occur at a specific position within the pwmA or pwmB signal. Note that interrupts and ADC triggers are based on the raw events; delays in the PWM signal edges caused by the dead-band generator are not taken into account.

### 21.3.6 Synchronization Methods

The PWM module provides four PWM generators, each providing two PWM outputs that may be used in a wide variety of applications. Generally speaking, the PWM is used in one of two categories of operation:

- Unsynchronized. The PWM generator and its two output signals are used alone, independent of other PWM generators.
- Synchronized. The PWM generator and its two outputs signals are used in conjunction with other PWM generators using a common, unified time base. If multiple PWM generators are configured with the same counter load value, synchronization can be used to guarantee that they also have the same count value (the PWM generators must be configured before they are synchronized). With this feature, more than two PWMn signals can be produced with a known relationship between the edges of those signals because the counters always have the same values. Other states in the module provide mechanisms to maintain the common time base and mutual synchronization.

The counter in a PWM generator can be reset to zero by writing the **PWM Time Base Sync** (**PWMSYNC**) register and setting the SYNCn bit associated with the generator. Multiple PWM generators can be synchronized together by setting all necessary SYNCn bits in one access. For example, setting the SYNC0 and SYNC1 bits in the **PWMSYNC** register causes the counters in PWM generators 0 and 1 to reset together.

Additional synchronization can occur between multiple PWM generators by updating register contents in one of the following three ways:

- **Immediately.** The write value has immediate effect, and the hardware reacts immediately.
- Locally Synchronized. The write value does not affect the logic until the counter reaches the value zero at the end of the PWM cycle. In this case, the effect of the write is deferred, providing a guaranteed defined behavior and preventing overly short or overly long output PWM pulses.
- Globally Synchronized. The write value does not affect the logic until two sequential events have occurred: (1) the Update mode for the generator function is programmed for global

synchronization in the **PWMnCTL** register, and (2) the counter reaches zero at the end of the PWM cycle. In this case, the effect of the write is deferred until the end of the PWM cycle following the end of all updates. This mode allows multiple items in multiple PWM generators to be updated simultaneously without odd effects during the update; everything runs from the old values until a point at which they all run from the new values. The Update mode of the load and comparator match values can be individually configured in each PWM generator block. It typically makes sense to use the synchronous update mechanism across PWM generator blocks when the timers in those blocks are synchronized, although this is not required in order for this mechanism to function properly.

The following registers provide either local or global synchronization based on the state of various Update mode bits and fields in the **PWMnCTL** register (LOADUPD; CMPAUPD; CMPBUPD):

Generator Registers: PWMnLOAD, PWMnCMPA, and PWMnCMPB

The following registers default to immediate update, but are provided with the optional functionality of synchronously updating rather than having all updates take immediate effect:

- Module-Level Register: PWMENABLE (based on the state of the ENUPDn bits in the PWMENUPD register).
- Generator Register: PWMnGENA, PWMnGENB, PWMnDBCTL, PWMnDBRISE, and PWMnDBFALL (based on the state of various Update mode bits and fields in the PWMnCTL register (GENAUPD; GENBUPD; DBCTLUPD; DBRISEUPD; DBFALLUPD)).

All other registers are considered statically provisioned for the execution of an application or are used dynamically for purposes unrelated to maintaining synchronization and therefore do not need synchronous update functionality.

#### 21.3.7 Fault Conditions

A fault condition is one in which the controller must be signaled to stop normal PWM function and then set the PWMn signals to a safe state. Two basic situations cause fault conditions:

- The microcontroller is stalled and cannot perform the necessary computation in the time required for motion control
- An external error or event is detected

The PWM generator can use the following inputs to generate a fault condition, including:

- FAULTn pin assertion
- A stall of the controller generated by the debugger
- The trigger of an ADC digital comparator

Fault conditions are calculated on a per-PWM generator basis. Each PWM generator configures the necessary conditions to indicate a fault condition exists. This method allows the development of applications with dependent and independent control.

Four fault input pins (FAULT0-FAULT3) are available. These inputs may be used with circuits that generate an active High or active Low signal to indicate an error condition. A FAULTn pins may be individually programmed for the appropriate logic sense using the **PWMnFLTSEN** register.

The PWM generator's mode control, including fault condition handling, is provided in the **PWMnCTL** register. This register determines whether the input or a combination of FAULTn input signals and/or digital comparator triggers (as configured by the **PWMnFLTSRC0** and **PWMnFLTSRC1** registers) is used to generate a fault condition. The **PWMnCTL** register also selects whether the fault condition is maintained as long as the external condition lasts or if it is latched until the fault condition until cleared by software. Finally, this register also enables a counter that may be used to extend the period of a fault condition for external events to assure that the duration is a minimum length. The minimum fault period count is specified in the **PWMnMINFLTPER** register.

Status regarding the specific fault cause is provided in the **PWMnFLTSTAT0** and **PWMnFLTSTAT1** registers.

PWM generator fault conditions may be promoted to a controller interrupt using the **PWMINTEN** register.

### 21.3.8 Output Control Block

The output control block takes care of the final conditioning of the pwmA' and pwmB' signals before they go to the pins as the PWMn signals. Via a single register, the **PWM Output Enable** (**PWNENABLE**) register, the set of PWM signals that are actually enabled to the pins can be modified. This function can be used, for example, to perform commutation of a brushless DC motor with a single register write (and without modifying the individual PWM generators, which are modified by the feedback control loop). In addition, the updating of the bits in the **PWMENABLE** register can be configured to be immediate or locally or globally synchronized to the next synchronous update using the **PWM Enable Update (PWMENUPD)** register.

During fault conditions, the PWM output signals, PWMn, usually must be driven to safe values so that external equipment may be safely controlled. The **PWMFAULT** register specifies whether during a fault condition, the generated signal continues to be passed driven or to an encoding specified in the **PWMFAULTVAL** register.

A final inversion can be applied to any of the PWMn signals, making them active Low instead of the default active High using the **PWM Output Inversion (PWMINVERT)**. The inversion is applied even if a value has been enabled in the **PWMFAULT** register and specified in the **PWMFAULTVAL** register. In other words, if a bit is set in the **PWMFAULT, PWMFAULTVAL**, and **PWMINVERT** registers, the output on the PWMn signal is 0, not 1 as specified in the **PWMFAULTVAL** register.

### 21.4 Initialization and Configuration

The following example shows how to initialize PWM Generator 0 with a 25-kHz frequency, a 25% duty cycle on the PWM0 pin, and a 75% duty cycle on the PWM1 pin. This example assumes the system clock is 20 MHz.

- 1. Enable the PWM clock by writing a value of 0x0010.0000 to the **RCGC0** register in the System Control module (see page 272).
- 2. Enable the clock to the appropriate GPIO module via the **RCGC2** register in the System Control module (see page 292).
- **3.** In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register. To determine which GPIOs to configure, see Table 24-4 on page 1253.
- 4. Configure the PMCn fields in the **GPIOPCTL** register to assign the PWM signals to the appropriate pins (see page 445 and Table 24-5 on page 1262).

- 5. Configure the **Run-Mode Clock Configuration (RCC)** register in the System Control module to use the PWM divide (USEPWMDIV) and set the divider (PWMDIV) to divide by 2 (000).
- 6. Configure the PWM generator for countdown mode with immediate updates to the parameters.
  - Write the **PWM0CTL** register with a value of 0x0000.0000.
  - Write the **PWM0GENA** register with a value of 0x0000.008C.
  - Write the **PWM0GENB** register with a value of 0x0000.080C.
- Set the period. For a 25-KHz frequency, the period = 1/25,000, or 40 microseconds. The PWM clock source is 10 MHz; the system clock divided by 2. Thus there are 400 clock ticks per period. Use this value to set the **PWM0LOAD** register. In Count-Down mode, set the LOAD field in the **PWM0LOAD** register to the requested period minus one.
  - Write the **PWM0LOAD** register with a value of 0x0000.018F.
- 8. Set the pulse width of the PWM0 pin for a 25% duty cycle.
  - Write the **PWM0CMPA** register with a value of 0x0000.012B.
- **9.** Set the pulse width of the PWM1 pin for a 75% duty cycle.
  - Write the **PWM0CMPB** register with a value of 0x0000.0063.
- 10. Start the timers in PWM generator 0.
  - Write the **PWM0CTL** register with a value of 0x0000.0001.
- **11.** Enable PWM outputs.
  - Write the **PWMENABLE** register with a value of 0x0000.0003.

### 21.5 Register Map

Table 21-3 on page 1139 lists the PWM registers. The offset listed is a hexadecimal increment to the register's address, relative to the PWM module's base address:

PWM0: 0x4002.8000

Note that the PWM module clock must be enabled before the registers can be programmed (see page 272). There must be a delay of 3 system clocks after the PWM module clock is enabled before any PWM module registers are accessed.

Offset	Name	Туре	Reset	Description	See page
0x000	PWMCTL	R/W	0x0000.0000	PWM Master Control	1143
0x004	PWMSYNC	R/W	0x0000.0000	PWM Time Base Sync	1145
0x008	PWMENABLE	R/W	0x0000.0000	PWM Output Enable	1146
0x00C	PWMINVERT	R/W	0x0000.0000	PWM Output Inversion	1148

Table 21-3. PWM Register Map

Offset	Name	Туре	Reset	Description	See page
0x010	PWMFAULT	R/W	0x0000.0000	PWM Output Fault	1150
0x014	PWMINTEN	R/W	0x0000.0000	PWM Interrupt Enable	1152
0x018	PWMRIS	RO	0x0000.0000	PWM Raw Interrupt Status	1154
0x01C	PWMISC	R/W1C	0x0000.0000	PWM Interrupt Status and Clear	1157
0x020	PWMSTATUS	RO	0x0000.0000	PWM Status	1160
0x024	PWMFAULTVAL	R/W	0x0000.0000	PWM Fault Condition Value	1162
0x028	PWMENUPD	R/W	0x0000.0000	PWM Enable Update	1164
0x040	PWM0CTL	R/W	0x0000.0000	PWM0 Control	1168
0x044	PWM0INTEN	R/W	0x0000.0000	PWM0 Interrupt and Trigger Enable	1173
0x048	PWMORIS	RO	0x0000.0000	PWM0 Raw Interrupt Status	1176
0x04C	PWM0ISC	R/W1C	0x0000.0000	PWM0 Interrupt Status and Clear	1178
0x050	PWM0LOAD	R/W	0x0000.0000	PWM0 Load	1180
0x054	PWM0COUNT	RO	0x0000.0000	PWM0 Counter	1181
0x058	PWM0CMPA	R/W	0x0000.0000	PWM0 Compare A	1182
0x05C	PWM0CMPB	R/W	0x0000.0000	PWM0 Compare B	1183
0x060	PWM0GENA	R/W	0x0000.0000	PWM0 Generator A Control	1184
0x064	PWM0GENB	R/W	0x0000.0000	PWM0 Generator B Control	1187
0x068	PWM0DBCTL	R/W	0x0000.0000	PWM0 Dead-Band Control	1190
0x06C	PWM0DBRISE	R/W	0x0000.0000	PWM0 Dead-Band Rising-Edge Delay	1191
0x070	PWM0DBFALL	R/W	0x0000.0000	PWM0 Dead-Band Falling-Edge-Delay	1192
0x074	PWM0FLTSRC0	R/W	0x0000.0000	PWM0 Fault Source 0	1193
0x078	PWM0FLTSRC1	R/W	0x0000.0000	PWM0 Fault Source 1	1195
0x07C	PWM0MINFLTPER	R/W	0x0000.0000	PWM0 Minimum Fault Period	1198
0x080	PWM1CTL	R/W	0x0000.0000	PWM1 Control	1168
0x084	PWM1INTEN	R/W	0x0000.0000	PWM1 Interrupt and Trigger Enable	1173
0x088	PWM1RIS	RO	0x0000.0000	PWM1 Raw Interrupt Status	1176
0x08C	PWM1ISC	R/W1C	0x0000.0000	PWM1 Interrupt Status and Clear	1178
0x090	PWM1LOAD	R/W	0x0000.0000	PWM1 Load	1180
0x094	PWM1COUNT	RO	0x0000.0000	PWM1 Counter	1181
0x098	PWM1CMPA	R/W	0x0000.0000	PWM1 Compare A	1182
0x09C	PWM1CMPB	R/W	0x0000.0000	PWM1 Compare B	1183
0x0A0	PWM1GENA	R/W	0x0000.0000	PWM1 Generator A Control	1184

Offset	Name	Туре	Reset	Description	See page
0x0A4	PWM1GENB	R/W	0x0000.0000	PWM1 Generator B Control	1187
0x0A8	PWM1DBCTL	R/W	0x0000.0000	PWM1 Dead-Band Control	1190
0x0AC	PWM1DBRISE	R/W	0x0000.0000	PWM1 Dead-Band Rising-Edge Delay	1191
0x0B0	PWM1DBFALL	R/W	0x0000.0000	PWM1 Dead-Band Falling-Edge-Delay	1192
0x0B4	PWM1FLTSRC0	R/W	0x0000.0000	PWM1 Fault Source 0	1193
0x0B8	PWM1FLTSRC1	R/W	0x0000.0000	PWM1 Fault Source 1	1195
0x0BC	PWM1MINFLTPER	R/W	0x0000.0000	PWM1 Minimum Fault Period	1198
0x0C0	PWM2CTL	R/W	0x0000.0000	PWM2 Control	1168
0x0C4	PWM2INTEN	R/W	0x0000.0000	PWM2 Interrupt and Trigger Enable	1173
0x0C8	PWM2RIS	RO	0x0000.0000	PWM2 Raw Interrupt Status	1176
0x0CC	PWM2ISC	R/W1C	0x0000.0000	PWM2 Interrupt Status and Clear	1178
0x0D0	PWM2LOAD	R/W	0x0000.0000	PWM2 Load	1180
0x0D4	PWM2COUNT	RO	0x0000.0000	PWM2 Counter	1181
0x0D8	PWM2CMPA	R/W	0x0000.0000	PWM2 Compare A	1182
0x0DC	PWM2CMPB	R/W	0x0000.0000	PWM2 Compare B	1183
0x0E0	PWM2GENA	R/W	0x0000.0000	PWM2 Generator A Control	1184
0x0E4	PWM2GENB	R/W	0x0000.0000	PWM2 Generator B Control	1187
0x0E8	PWM2DBCTL	R/W	0x0000.0000	PWM2 Dead-Band Control	1190
0x0EC	PWM2DBRISE	R/W	0x0000.0000	PWM2 Dead-Band Rising-Edge Delay	1191
0x0F0	PWM2DBFALL	R/W	0x0000.0000	PWM2 Dead-Band Falling-Edge-Delay	1192
0x0F4	PWM2FLTSRC0	R/W	0x0000.0000	PWM2 Fault Source 0	1193
0x0F8	PWM2FLTSRC1	R/W	0x0000.0000	PWM2 Fault Source 1	1195
0x0FC	PWM2MINFLTPER	R/W	0x0000.0000	PWM2 Minimum Fault Period	1198
0x100	PWM3CTL	R/W	0x0000.0000	PWM3 Control	1168
0x104	PWM3INTEN	R/W	0x0000.0000	PWM3 Interrupt and Trigger Enable	1173
0x108	PWM3RIS	RO	0x0000.0000	PWM3 Raw Interrupt Status	1176
0x10C	PWM3ISC	R/W1C	0x0000.0000	PWM3 Interrupt Status and Clear	1178
0x110	PWM3LOAD	R/W	0x0000.0000	PWM3 Load	1180
0x114	PWM3COUNT	RO	0x0000.0000	PWM3 Counter	1181
0x118	PWM3CMPA	R/W	0x0000.0000	PWM3 Compare A	1182
0x11C	PWM3CMPB	R/W	0x0000.0000	PWM3 Compare B	1183
0x120	PWM3GENA	R/W	0x0000.0000	PWM3 Generator A Control	1184

Table 21-3. PWM Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x124	PWM3GENB	R/W	0x0000.0000	PWM3 Generator B Control	1187
0x128	PWM3DBCTL	R/W	0x0000.0000	PWM3 Dead-Band Control	1190
0x12C	PWM3DBRISE	R/W	0x0000.0000	PWM3 Dead-Band Rising-Edge Delay	1191
0x130	PWM3DBFALL	R/W	0x0000.0000	PWM3 Dead-Band Falling-Edge-Delay	1192
0x134	PWM3FLTSRC0	R/W	0x0000.0000	PWM3 Fault Source 0	1193
0x138	PWM3FLTSRC1	R/W	0x0000.0000	PWM3 Fault Source 1	1195
0x13C	<b>PWM3MINFLTPER</b>	R/W	0x0000.0000	PWM3 Minimum Fault Period	1198
0x800	PWM0FLTSEN	R/W	0x0000.0000	PWM0 Fault Pin Logic Sense	1199
0x804	PWM0FLTSTAT0	-	0x0000.0000	PWM0 Fault Status 0	1200
0x808	PWM0FLTSTAT1	-	0x0000.0000	PWM0 Fault Status 1	1202
0x880	PWM1FLTSEN	R/W	0x0000.0000	PWM1 Fault Pin Logic Sense	1199
0x884	PWM1FLTSTAT0	-	0x0000.0000	PWM1 Fault Status 0	1200
0x888	PWM1FLTSTAT1	-	0x0000.0000	PWM1 Fault Status 1	1202
0x900	PWM2FLTSEN	R/W	0x0000.0000	PWM2 Fault Pin Logic Sense	1199
0x904	PWM2FLTSTAT0	-	0x0000.0000	PWM2 Fault Status 0	1200
0x908	PWM2FLTSTAT1	-	0x0000.0000	PWM2 Fault Status 1	1202
0x980	PWM3FLTSEN	R/W	0x0000.0000	PWM3 Fault Pin Logic Sense	1199
0x984	PWM3FLTSTAT0	-	0x0000.0000	PWM3 Fault Status 0	1200
0x988	PWM3FLTSTAT1	-	0x0000.0000	PWM3 Fault Status 1	1202

Table 21-3	. PWM	Register	Мар	(continued)
------------	-------	----------	-----	-------------

# 21.6 Register Descriptions

The remainder of this section lists and describes the PWM registers, in numerical order by address offset.

### Register 1: PWM Master Control (PWMCTL), offset 0x000

This register provides master control over the PWM generation blocks.

PWI	M Maste	er Con	trol (PW	/MCTL)												
Offse	0 base: 0 t 0x000															
Туре	R/W, rese 31	et 0x000 30	0.0000 29	28	27	26	25	24	23	22	21	20	19	18	17	16
]			1	1 1	T	20	1 1		erved		1	1	1	1	1	, <u> </u>
<b>Т</b> уре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R0	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	1		I	res	served				I	I	GLOBALSYNC3	GLOBALSYNC2	GLOBALSYNC1	GLOBALSYNCO
<b>Т</b> уре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	් R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field 31:4		Nan reser		Tyr R0		Reset 0x0000	Sofi com	scription tware sho npatibility served ac	with fut	ure prod	ucts, the	value of	a reserv		
	3	(	GLOBAL	SYNC3	R/	N	0	•	date PWN		ator 3					
								1	gene	queued	s applied		or compa t time the			
								0	No e	ffect.						
									s bit autor cleared b			hen the	updates l	have cor	npleted; i	it cannot
	2	(	GLOBAL	SYNC2	R/\	N	0	Upc	date PWN	/I Gener	ator 2					
								Val	ue Desc	ription						
								1	gene		s applied		or compa t time the		-	
								0	No e	ffect.						
									s bit autor cleared b			hen the	updates l	have cor	npleted; i	it cannot

Bit/Field	Name	Туре	Reset	Description
1	GLOBALSYNC1	R/W	0	Update PWM Generator 1
				Value Description
				<ol> <li>Any queued update to a load or comparator register in PWM generator 1 is applied the next time the corresponding counter becomes zero.</li> </ol>
				0 No effect.
				This bit automatically clears when the updates have completed; it cannot be cleared by software.
0	GLOBALSYNC0	R/W	0	Update PWM Generator 0
				Value Description
				<ol> <li>Any queued update to a load or comparator register in PWM generator 0 is applied the next time the corresponding counter becomes zero.</li> </ol>
				0 No effect.
				This bit automatically clears when the updates have completed; it cannot be cleared by software.

### Register 2: PWM Time Base Sync (PWMSYNC), offset 0x004

This register provides a method to perform synchronization of the counters in the PWM generation blocks. Setting a bit in this register causes the specified counter to reset back to 0; setting multiple bits resets multiple counters simultaneously. The bits auto-clear after the reset has occurred; reading them back as zero indicates that the synchronization has completed.

#### Offset 0x004 Type R/W, reset 0x0000.0000 31 30 29 25 24 23 22 16 28 27 26 21 20 19 18 17 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 13 12 10 8 6 3 2 14 11 9 7 5 4 1 0 SYNC3 SYNC2 SYNC1 SYNC0 reserved Туре RO R/W R/W R/W R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Reset Description Туре 31:4 reserved RO 0x0000.000 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 3 SYNC3 R/W 0 Reset Generator 3 Counter Value Description 1 Resets the PWM generator 3 counter. 0 No effect. 2 SYNC2 R/W 0 Reset Generator 2 Counter Value Description 1 Resets the PWM generator 2 counter. 0 No effect. 1 SYNC1 R/W 0 Reset Generator 1 Counter Value Description 1 Resets the PWM generator 1 counter. 0 No effect. R/W 0 SYNC0 0 Reset Generator 0 Counter Value Description 1 Resets the PWM generator 0 counter. 0 No effect.

July 03, 2014

PWM Time Base Sync (PWMSYNC)

PWM0 base: 0x4002.8000

PWM Output Enable (PWMENABLE)

### Register 3: PWM Output Enable (PWMENABLE), offset 0x008

This register provides a master control of which generated pwmA' and pwmB' signals are output to the PWMn pins. By disabling a PWM output, the generation process can continue (for example, when the time bases are synchronized) without driving PWM signals to the pins. When bits in this register are set, the corresponding pwmA' or pwmB' signal is passed through to the output stage. When bits are clear, the pwmA' or pwmB' signal is replaced by a zero value which is also passed to the output stage. The **PWMINVERT** register controls the output stage, so if the corresponding bit is set in that register, the value seen on the PWMn signal is inverted from what is configured by the bits in this register. Updates to the bits in this register can be immediate or locally or globally synchronized to the next synchronous update as controlled by the ENUPDn fields in the **PWMENUPD** register.

PWM Offse	o base: ( t 0x008 R/W, res	)x4002.8		VIEINAD	))														
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
			1				1 1	res	reserved										
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
					rved I				PWM7EN		PWM5EN	PWM4EN	PWM3EN		PWM1EN	PWM0EN			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0			
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
B	it/Field		Nam	ne	Ту	pe	Reset	Des	scription										
31:8 reserved			R	0	0x0000.00	Software should not rely on the value of a rese compatibility with future products, the value of preserved across a read-modify-write operatio						a reserved bit should be							
	7		PWM7	'EN	R/	W	0	PWM7 Output Enable											
								Va	lue Desc	ription									
								1	The g	generate	ed pwm3	B' signal	is passe	ed to the	рwм7 pi	n.			
								0	The	PWM7 sig	nal has	a zero va	alue.						
	6		PWM6	6EN	R/	W	0	PWN	16 Outpu	t Enable									
								Va	lue Desc	ription									
								1	The	generate	ed pwm3.	A' signal	is passe	ed to the	румб <b>р</b> і	n.			
								0	The	PWM6 sig	inal has	a zero va	alue.						
	5		PWM5	5EN	R/	W	0	PWI	15 Outpu	t Enable									
								Va	lue Desc	ription									
								1		•	d pwm2	B' signal	is passe	ed to the	PWM5 pi	n.			
								0		-	nal has	-			I.				

Bit/Field	Name	Туре	Reset	Description
4	PWM4EN	R/W	0	PWM4 Output Enable
				<ul> <li>Value Description</li> <li>1 The generated pwm2A' signal is passed to the PWM4 pin.</li> <li>0 The PWM4 signal has a zero value.</li> </ul>
3	PWM3EN	R/W	0	PWM3 Output Enable
				<ul> <li>Value Description</li> <li>1 The generated pwm1B' signal is passed to the PWM3 pin.</li> <li>0 The PWM3 signal has a zero value.</li> </ul>
2	PWM2EN	R/W	0	PWM2 Output Enable
				<ul> <li>Value Description</li> <li>1 The generated pwm1A' signal is passed to the PWM2 pin.</li> <li>0 The PWM2 signal has a zero value.</li> </ul>
1	PWM1EN	R/W	0	PWM1 Output Enable
				<ul> <li>Value Description</li> <li>1 The generated pwm0B' signal is passed to the PWM1 pin.</li> <li>0 The PWM1 signal has a zero value.</li> </ul>
0	PWM0EN	R/W	0	PWM0 Output Enable
				<ul> <li>Value Description</li> <li>1 The generated pwm0A' signal is passed to the PWM0 pin.</li> <li>0 The PWM0 signal has a zero value.</li> </ul>

PWM Output Inversion (PWMINVERT)

### Register 4: PWM Output Inversion (PWMINVERT), offset 0x00C

This register provides a master control of the polarity of the PWMn signals on the device pins. The pwmA' and pwmB' signals generated by the PWM generator are active High; but can be made active Low via this register. Disabled PWM channels are also passed through the output inverter (if so configured) so that inactive signals can be High. In addition, if the **PWMFAULT** register enables a specific value to be placed on the PWMn signals during a fault condition, that value is inverted if the corresponding bit in this register is set.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
ſ	1		1			I	r r	rese	erved	1	r		1			1	
Гуре eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	1		1	rese	rved	1	Т		PWM7INV	PWM6INV	PWM5INV	PWM4INV	PWM3INV	PWM2INV	PWM1INV	PWM0I	
Гуре eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription								
	31:8		reserved			0	0x0000.00	Software should not rely on the value of a reserved to compatibility with future products, the value of a rese preserved across a read-modify-write operation.						a reserv			
7			PWM7INV			W	0	Inve	ert PWM7	Signal							
								Val	ue Desc	cription							
								1	The	PWM7 sig	nal is in	verted.					
								0	The	PWM7 sig	inal is no	ot inverte	ed.				
	6		PWM6INV R/W				0	Invert PWM6 Signal									
								Val	ue Desc	ription							
								1	The	PWM6 sig	nal is in	verted.					
								0 The PWM6 signal is not inverted.									
	5		PWM5	SINV	R/	w	0	Inve	ert PWM5	Signal							
								Val	ue Desc	ription							
								1 The ₽₩м5 signal is inverted.									
								0 The PWM5 signal is not inverted.									
	4		PWM4	INV	R/	W	0	Inve	ert PWM4	Signal							
								Val	ue Desc	ription							
								1	The	РWM4 sig	nal is in	verted.					
								0	The	PWM4 sic	nal is no	t inverte	d.				

Bit/Field	Name	Туре	Reset	Description
3	PWM3INV	R/W	0	Invert PWM3 Signal
				<ul> <li>Value Description</li> <li>1 The PWM3 signal is inverted.</li> <li>0 The PWM3 signal is not inverted.</li> </ul>
2	PWM2INV	R/W	0	Invert PWM2 Signal
				Value Description
				1 The PWM2 signal is inverted.
				0 The PWM2 signal is not inverted.
1	PWM1INV	R/W	0	Invert PWM1 Signal
				Value Description
				1 The PWM1 signal is inverted.
				0 The PWM1 signal is not inverted.
0	PWM0INV	R/W	0	Invert PWM0 Signal
				Value Description
				1 The PWM0 signal is inverted.
				0 The PWM0 signal is not inverted.

### Register 5: PWM Output Fault (PWMFAULT), offset 0x010

This register controls the behavior of the PWMn outputs in the presence of fault conditions. Both the fault inputs (FAULTn pins and digital comparator outputs) and debug events are considered fault conditions. On a fault condition, each pwmA' or pwmB' signal can be passed through unmodified or driven to the value specified by the corresponding bit in the **PWMFAULTVAL** register. For outputs that are configured for pass-through, the debug event handling on the corresponding PWM generator also determines if the pwmA' or pwmB' signal continues to be generated.

Fault condition control occurs before the output inverter, so PWM signals driven to a specified value on fault are inverted if the channel is configured for inversion (therefore, the pin is driven to the logical complement of the specified value on a fault condition).

PWN	/I Outpu	ut Fault	(PWM	FAULT)																
Offset	0x010	x4002.80																		
Type I	R/W, rese 31	et 0x0000 30	.0000 29	28	27	26	25	24	23	22	21	20	19	18	17	16				
Г						20			rved				1	10		10				
Type L	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
Г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Туре	RO	RO	RO	rese RO	rved L RO	RO	RO	RO	FAULT7 R/W	FAULT6 R/W	FAULT5 R/W	FAULT4 R/W	FAULT3 R/W	FAULT2 R/W	FAULT1 R/W	FAULT0 R/W				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
В	Bit/Field Name Type Rese					Reset	Description													
	31:8		reserv	ved	R	0	0x0000.00	O Software should not rely on the value of a reserved bit. To p compatibility with future products, the value of a reserved bi preserved across a read-modify-write operation.												
	7		FAULT7			R/W		PWM7 Fault												
										Value Description										
									1 The PWM7 output signal is driven to the value specified by the PWM7 bit in the <b>PWMFAULTVAL</b> register.											
								0 The generated pwm3B' signal is passed to the PWM7 pin.												
	6		FAUL	.T6	R/	W	0	PWM	16 Fault											
								Val	ue Desc	ription										
								<ol> <li>The PWM6 output signal is driven to the value specified by the PWM6 bit in the <b>PWMFAULTVAL</b> register.</li> </ol>												
								0					-	ed to the	РШМ6 р	in.				
	5		FAUL	.T5	R/	W	0	PWM	15 Fault											
								Val	ue Desc	ription										
								<ol> <li>The PWM5 output signal is driven to the value specified by the PWM5 bit in the <b>PWMFAULTVAL</b> register.</li> </ol>												
								0					0	ed to the	РWM5 р	in.				

Bit/Field	Name	Туре	Reset	Description
4	FAULT4	R/W	0	₽₩M4 Fault
				Value Description
				1 The PWM4 output signal is driven to the value specified by the PWM4 bit in the <b>PWMFAULTVAL</b> register.
				0 The generated pwm2A' signal is passed to the $PWM4$ pin.
3	FAULT3	R/W	0	РWM3 Fault
				Value Description
				1 The PWM3 output signal is driven to the value specified by the PWM3 bit in the <b>PWMFAULTVAL</b> register.
				0 The generated pwm1B' signal is passed to the PWM3 pin.
2	FAULT2	R/W	0	PWM2 Fault
				Value Description
				1 The PWM2 output signal is driven to the value specified by the PWM2 bit in the <b>PWMFAULTVAL</b> register.
				0 The generated pwm1A' signal is passed to the PWM2 pin.
1	FAULT1	R/W	0	PWM1 Fault
				Value Description
				1 The PWM1 output signal is driven to the value specified by the PWM1 bit in the <b>PWMFAULTVAL</b> register.
				0 The generated pwm0B' signal is passed to the PWM1 pin.
0	FAULT0	R/W	0	РWM0 Fault
				Value Description
				1 The PWM0 output signal is driven to the value specified by the PWM0 bit in the <b>PWMFAULTVAL</b> register.
				0 The generated pwm0A' signal is passed to the $PWM0$ pin.

### Register 6: PWM Interrupt Enable (PWMINTEN), offset 0x014

This register controls the global interrupt generation capabilities of the PWM module. The events that can cause an interrupt are the fault input and the individual interrupts from the PWM generators.

**Note:** The "n" in the INTFAULTn and INTPWMn bits in this register correspond to the PWM generators, not to the FAULTn signals.

PWM Offset	0 base: 0; t 0x014	x4002.8		VMINTE	EN)													
Туре	R/W, rese				~7		05	~ .					10	10		10		
Г	31	30	29	28	27	26 res	25 IIII	24	23	22	21	20	19 INTFAULT3	18 INTFAULT2	17 INTFAULT1	16 INTFAULT0		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
							erved			-		-	INTPWM3 INTPWM2 INTPWM1 INTPWM0					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0		
В	it/Field	ield Name Type Reset				Reset	Description											
:	31:20		reserved RO 0x000 Software should not rely on the value of a reserved bi compatibility with future products, the value of a reser preserved across a read-modify-write operation.								a reserv	•						
	19		INTFAL	JLT3	R/	W	0	Inter	rupt Fai	ult 3								
								Valu	ue Desc	ription								
								1		•			errupt con 3 is asse		hen the t	fault		
								0 The fault condition for PWM generator 3 is suppresse sent to the interrupt controller.							pressed	and not		
	18		INTFAL	JLT2	R/	W	0	Interrupt Fault 2										
								Value Description										
								An interrupt is sent to the interrupt controller when the fault condition for PWM generator 2 is asserted.										
								0	0 The fault condition for PWM generator 2 is suppressed an sent to the interrupt controller.							and not		
	17		INTFAULT1				0	Interrupt Fault 1										
		Value D						ue Desc	Description									
								1		An interrupt is sent to the interrupt controller when the fault condition for PWM generator 1 is asserted.								
								0			dition for terrupt c	-	generator r.	1 is supp	oressed	and not		
Bit/Field	Name	Туре	Reset	Description														
-----------	-----------	------	-------	---														
16	INTFAULT0	R/W	0	Interrupt Fault 0														
				Value Description														
				1 An interrupt is sent to the interrupt controller when the fault condition for PWM generator 0 is asserted.														
				0 The fault condition for PWM generator 0 is suppressed and not sent to the interrupt controller.														
15:4	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.														
3	INTPWM3	R/W	0	PWM3 Interrupt Enable														
				Value Description														
				1 An interrupt is sent to the interrupt controller when the PWM generator 3 block asserts an interrupt.														
				0 The PWM generator 3 interrupt is suppressed and not sent to the interrupt controller.														
2	INTPWM2	R/W	0	PWM2 Interrupt Enable														
				Value Description														
				1 An interrupt is sent to the interrupt controller when the PWM generator 2 block asserts an interrupt.														
				0 The PWM generator 2 interrupt is suppressed and not sent to the interrupt controller.														
1	INTPWM1	R/W	0	PWM1 Interrupt Enable														
				Value Description														
				An interrupt is sent to the interrupt controller when the PWM generator 1 block asserts an interrupt.														
				0 The PWM generator 1 interrupt is suppressed and not sent to the interrupt controller.														
0	INTPWM0	R/W	0	PWM0 Interrupt Enable														
				Value Description														
				<ol> <li>An interrupt is sent to the interrupt controller when the PWM generator 0 block asserts an interrupt.</li> </ol>														
				0 The PWM generator 0 interrupt is suppressed and not sent to the interrupt controller.														

PWM Raw Interrupt Status (PWMRIS)

## Register 7: PWM Raw Interrupt Status (PWMRIS), offset 0x018

This register provides the current set of interrupt sources that are asserted, regardless of whether they are enabled to cause an interrupt to be asserted to the interrupt controller. The fault interrupt is asserted based on the fault condition source that is specified by the **PWMnCTL**, **PWMnFLTSRC0** and **PWMnFLTSRC1** registers. The fault interrupt is latched on detection and must be cleared through the **PWM Interrupt Status and Clear (PWMISC)** register. The actual value of the FAULTn signals can be observed using the **PWMSTATUS** register.

The PWM generator interrupts simply reflect the status of the PWM generators and are cleared via the interrupt status register in the PWM generator blocks. If a bit is set, the event is active; if a bit is clear the event is not active.

PWM Offse	l0 base: 0 t 0x018 RO, rese	)x4002.8			in alloy											
<b>3</b> 1	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[		1	1	ı	1	res	erved		l .	I	ı	1	INTFAULT3	INTFAULT2	INTFAULT1	INTFAULT0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1		res	erved			I	1	1	INTPWM3	INTPWM2	INTPWM1	INTPWM0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
В	Bit/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:20 reserved RO 0x0							com	patibility	with fut	ure prod	ucts, the	e of a res value of e operatio	a reserv	•	
	19		INTFAL	JLT3	R	0	0	Inte	rrupt Fai	ult PWM	3					
								Valu	ue Desc	ription						
								1	The	fault con	dition for	PWM	generator	3 is ass	erted.	
								0	The	ault con	dition for	PWM g	enerator	3 has no	t been as	serted.
								This regi		eared by	writing a	a 1 to th	e intfa	ULT3 bit	in the P	WMISC
	18		INTFAL	JLT2	R	0	0	Inte	rrupt Fai	ult PWM	2					
								Valu	ue Desc	ription						
								1	The	fault con	dition for	PWM	generator	2 is ass	erted.	
								0	The	ault con	dition for	PWM g	enerator	2 has no	t been as	serted.
								This regi		eared by	writing a	a 1 to th	e intfa	ULT2 bit	in the P	WMISC

Bit/Field	Name	Туре	Reset	Description
17	INTFAULT1	RO	0	Interrupt Fault PWM 1
				<ul> <li>Value Description</li> <li>1 The fault condition for PWM generator 1 is asserted.</li> <li>0 The fault condition for PWM generator 1 has not been asserted.</li> </ul>
				This bit is cleared by writing a 1 to the INTFAULT1 bit in the <b>PWMISC</b> register.
16	INTFAULT0	RO	0	Interrupt Fault PWM 0
				Value Description
				1 The fault condition for PWM generator 0 is asserted.
				0 The fault condition for PWM generator 0 has not been asserted.
				This bit is cleared by writing a 1 to the INTFAULT0 bit in the <b>PWMISC</b> register.
15:4	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	INTPWM3	RO	0	PWM3 Interrupt Asserted
				Value Description
				1 The PWM generator 3 block interrupt is asserted.
				0 The PWM generator 3 block interrupt has not been asserted.
				The <b>PWM3RIS</b> register shows the source of this interrupt. This bit is cleared by writing a 1 to the corresponding bit in the <b>PWM3ISC</b> register.
2	INTPWM2	RO	0	PWM2 Interrupt Asserted
				Value Description
				1 The PWM generator 2 block interrupt is asserted.
				0 The PWM generator 2 block interrupt has not been asserted.
				The <b>PWM2RIS</b> register shows the source of this interrupt. This bit is cleared by writing a 1 to the corresponding bit in the <b>PWM2ISC</b> register.
1	INTPWM1	RO	0	PWM1 Interrupt Asserted
				Value Description
				1 The PWM generator 1 block interrupt is asserted.
				0 The PWM generator 1 block interrupt has not been asserted.
				The <b>PWM1RIS</b> register shows the source of this interrupt. This bit is cleared by writing a 1 to the corresponding bit in the <b>PWM1ISC</b> register.

Bit/Field	Name	Туре	Reset	Description
0	INTPWM0	RO	0	PWM0 Interrupt Asserted
				Value Description
				1 The PWM generator 0 block interrupt is asserted.
				0 The PWM generator 0 block interrupt has not been asserted.

The **PWM0RIS** register shows the source of this interrupt. This bit is cleared by writing a 1 to the corresponding bit in the **PWM0ISC** register.

## Register 8: PWM Interrupt Status and Clear (PWMISC), offset 0x01C

This register provides a summary of the interrupt status of the individual PWM generator blocks. If a fault interrupt is set, the corresponding FAULTn input has caused an interrupt. For the fault interrupt, a write of 1 to that bit position clears the latched interrupt status. If an block interrupt bit is set, the corresponding generator block is asserting an interrupt. The individual interrupt status registers, PWMnISC, in each block must be consulted to determine the reason for the interrupt and used to clear the interrupt.

### PWM Interrupt Status and Clear (PWMISC)

PWM0 base: 0x4002.8000

Offset 0x01C Type R/W1C, reset 0x0000.0000 ~~ ~~ 31 RO Туре Reset 0 15 Туре RO Reset 0 Bit/Field 31:20 19

30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
•				rese	erved					1	INTFAULT3	INTFAULT2	INTFAULT1	INTFAULT0		
RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0		
14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
•				rese	erved					1	INTPWM3	INTPWM2	INTPWM1	INTPWM0		
RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	Nam	ie	Ту	ре	Reset	Desc	ription									
	reserv	ved	R	0	0x000	comp	atibility	with futu	re prod	ucts, the	e of a rese value of e operatio	a reserv				
	INTFAL	JLT3	R/M	/1C	0	FAUL	.T3 Inte	rrupt Ass	erted							
						Value Description										
						1	1 An enabled interrupt for the fault condition for PWM generator 3 is asserted or is latched.									
						0	0 The fault condition for PWM generator 3 has not been asserted or is not enabled.									
						Writir regist		o this bit	clears it	and the	INTFAU	LT3 bit i	n the <b>PV</b>	VMRIS		
	INTFAL	JLT2	R/W	/1C	0	FAUL	.T2 Inte	rrupt Ass	erted							
						Value	e Desc	ription								
						1						tion for F	PWM ge	nerator		
						0 The fault condition for PWM generator 2 has not been asser or is not enabled.								sserted		
								o this bit	clears it	and the	INTFAU	LT2 <b>bit</b> i	n the <b>PV</b>	VMRIS		

18

Bit/Field	Name	Туре	Reset	Description
17	INTFAULT1	R/W1C	0	FAULT1 Interrupt Asserted
				Value Description
				<ol> <li>An enabled interrupt for the fault condition for PWM generator</li> <li>1 is asserted or is latched.</li> </ol>
				0 The fault condition for PWM generator 1 has not been asserted or is not enabled.
				Writing a 1 to this bit clears it and the INTFAULT1 bit in the <b>PWMRIS</b> register.
16	INTFAULT0	R/W1C	0	FAULT0 Interrupt Asserted
				Value Description
				<ol> <li>An enabled interrupt for the fault condition for PWM generator</li> <li>0 is asserted or is latched.</li> </ol>
				0 The fault condition for PWM generator 0 has not been asserted or is not enabled.
				Writing a 1 to this bit clears it and the INTFAULT0 bit in the <b>PWMRIS</b> register.
15:4	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	INTPWM3	RO	0	PWM3 Interrupt Status
				Value Description
				1 An enabled interrupt for the PWM generator 3 block is asserted.
				0 The PWM generator 3 block interrupt is not asserted or is not enabled.
				The <b>PWM3RIS</b> register shows the source of this interrupt. This bit is cleared by writing a 1 to the corresponding bit in the <b>PWM3ISC</b> register.
2	INTPWM2	RO	0	PWM2 Interrupt Status
				Value Description
				1 An enabled interrupt for the PWM generator 2 block is asserted.
				0 The PWM generator 2 block interrupt is not asserted or is not enabled.
				The <b>PWM2RIS</b> register shows the source of this interrupt. This bit is cleared by writing a 1 to the corresponding bit in the <b>PWM2ISC</b> register.
1	INTPWM1	RO	0	PWM1 Interrupt Status
				Value Description
				1 An enabled interrupt for the PWM generator 1 block is asserted.
				0 The PWM generator 1 block interrupt is not asserted or is not enabled.
				The <b>PWM1RIS</b> register shows the source of this interrupt. This bit is cleared by writing a 1 to the corresponding bit in the <b>PWM1ISC</b> register.

Bit/Field	Name	Туре	Reset	Description
0	INTPWM0	RO	0	PWM0 Interrupt Status
				Value Description
				1 An enabled interrupt for the PWM generator 0 block is asserted.
				0 The PWM generator 0 block interrupt is not asserted or is not enabled.
				The <b>PWMORIS</b> register shows the source of this interrupt. This bit is cleared by writing a 1 to the corresponding bit in the <b>PWM0ISC</b> register.

## Register 9: PWM Status (PWMSTATUS), offset 0x020

This register provides the unlatched status of the PWM generator fault condition.

PWM	0 base: 0	•	MSTATL	JS)												
	t 0x020 RO, reset	t 0x0000	.0000													
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				•	· ·			rese	erved	•						
Type eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1	1		re	served			1	1	1	FAULT3	FAULT2	FAULT1	FAULT
Гуре eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
В	it/Field		Nam	ne	Тур	е	Reset	Des	cription							
	31:4		reserv	ved	RC	)	0x0000.000	con	npatibility	with fut	ure prod	ucts, the	e of a res e value of e operatio	a reserv	•	
	3		FAUL	.T3	RC	)	0	Ger	nerator 3	Fault St	atus					
								Val	ue Desc	ription						
								1	The	fault con	dition for	r PWM g	generator	3 is ass	erted.	
													<b>3CTL</b> reg		-	•
								0	The	fault con	dition for	r PWM (	generator	3 is not	asserted	d.
	2		FAUL	.T2	RC	)	0	Ger	nerator 2	Fault St	atus					
								Val	ue Desc	ription						
								1	The	fault con	dition for	r PWM g	generator	2 is ass	erted.	
													l <b>2CTL</b> reg dition, and		-	•
								0	The	fault con	dition for	r PWM (	generator	2 is not	asserted	d.
	1		FAUL	.T1	RC	)	0	Ger	nerator 1	Fault St	atus					
								Val	ue Desc	ription						
								1			dition for	r PWM g	generator	1 is ass	erted.	
									If the	FLTSR	c bit in th	ne PWM	dition, and	gister is o	clear, the	•
								0					generator			

Bit/Field	Name	Туре	Reset	Description
0	FAULT0	RO	0	Generator 0 Fault Status
				Value Description
				1 The fault condition for PWM generator 0 is asserted.
				If the FLTSRC bit in the <b>PWM0CTL</b> register is clear, the input is the source of the fault condition, and is therefore asserted.
				0 The fault condition for PWM generator 0 is not asserted.

## Register 10: PWM Fault Condition Value (PWMFAULTVAL), offset 0x024

This register specifies the output value driven on the PWMn signals during a fault condition if enabled by the corresponding bit in the **PWMFAULT** register. Note that if the corresponding bit in the **PWMINVERT** register is set, the output value is driven to the logical NOT of the bit value in this register.

#### PWM Fault Condition Value (PWMFAULTVAL)

PWM0 base: 0x4002.8000

Offset 0x024 Type R/W, reset 0x0000.0000

туре	R/W, rese		.0000														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
[			1 1				· · · ·	rese	erved	1							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
[			· · · · ·		rved		1 1	-	PWM7	PWM6	PWM5	PWM4	PWM3	PWM2	PWM1	PWM0	
<b>Г</b> уре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
В	it/Field		Nam	ie	Ту	ре	Reset	Des	scription								
	31:8		reserv	/ed	R	0	0x0000.00	com	npatibility	ould not with futu cross a r	ure produ	ucts, the	value of	a reserv			
	7		PWM	/17	R/	W	0		17 Fault Value								
								Val	ue Deso	cription							
								1		PWM7 OU	tout sian	al is driv	en Hiah	durina fa	ault conc	litions if	
										AULT7 k	•		-	-			
							0 The PWM7 output signal is driven Low duri the FAULT7 bit in the <b>PWMFAULT</b> register									itions if	
	6		PWM	/16	R/	W	0	PWM	16 Fault '	Value							
								Val	ue Deso	cription							
								1	The	PWM6 OU TAULT <b>6 b</b>						litions if	
								0		PWM6 OU FAULT6 k						itions if	
	5		PWM	15	R/	Ŵ	0	DWIN	15 Fault '	Value							
	0		1 1 1 1		10	•••	Ũ										
									ue Deso	•							
								1		PWM5 <b>OU</b> AULT5 <b>k</b>						litions if	
								0	The	PWM5 <b>OU</b> FAULT5 k	tput sign	al is driv	en Low	during fa	ult cond	itions if	

Bit/Field	Name	Туре	Reset	Description
4	PWM4	R/W	0	PWM4 Fault Value
				Value Description
				1 The PWM4 output signal is driven High during fault conditions if the FAULT4 bit in the <b>PWMFAULT</b> register is set.
				0 The PWM4 output signal is driven Low during fault conditions if the FAULT4 bit in the <b>PWMFAULT</b> register is set.
3	PWM3	R/W	0	PWM3 Fault Value
				Value Description
				1 The PWM3 output signal is driven High during fault conditions if the FAULT3 bit in the <b>PWMFAULT</b> register is set.
				0 The PWM3 output signal is driven Low during fault conditions if the FAULT3 bit in the <b>PWMFAULT</b> register is set.
2	PWM2	R/W	0	PWM2 Fault Value
				Value Description
				1 The PWM2 output signal is driven High during fault conditions if the FAULT2 bit in the <b>PWMFAULT</b> register is set.
				0 The PWM2 output signal is driven Low during fault conditions if the FAULT2 bit in the <b>PWMFAULT</b> register is set.
1	PWM1	R/W	0	PWM1 Fault Value
				Value Description
				1 The PWM1 output signal is driven High during fault conditions if the FAULT1 bit in the <b>PWMFAULT</b> register is set.
				0 The PWM1 output signal is driven Low during fault conditions if the FAULT1 bit in the <b>PWMFAULT</b> register is set.
0	PWM0	R/W	0	PWM0 Fault Value
				Value Description
				1 The PWM0 output signal is driven High during fault conditions if the FAULT0 bit in the <b>PWMFAULT</b> register is set.
				0 The PWM0 output signal is driven Low during fault conditions if the FAULT0 bit in the <b>PWMFAULT</b> register is set.

## Register 11: PWM Enable Update (PWMENUPD), offset 0x028

This register specifies when updates to the PWMnEN bit in the **PWMENABLE** register are performed. The PWMnEN bit enables the pwmA' or pwmB' output to be passed to the microcontroller's pin. Updates can be immediate or locally or globally synchronized to the next synchronous update.

### PWM Enable Update (PWMENUPD)

PWM0 base: 0x4002.8000 Offset 0x028 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		I	1	1	1	1	1	rese	rved	1		1		1	1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
100001	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		IPD7	1	JPD6		I JPD5	ENU		<u> </u>	UPD3		ı JPD2	r	IPD1	<u> </u>	IPD0		
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription									
	31:16		reser	ved	R	0	0x00	com	patibility	ould not y with futu cross a r	ure prod	ucts, the	value of	a reserv	•			
	15:14 ENUPD7 R/W							PWM	7 Enabl	e Update	Mode							
								Val	Value Description									
								0x0	Imm	ediate								
										es to the I ne PWM g				NABLE r	egister a	re used		
								0x1	Res	erved								
								0x2	Loca	ally Synch	nronized							
										es to the I ne PWM g					0	re used		
								0x3	Glob	ally Synd	chronize	d						
									by tł sync	es to the p ne PWM g chronous ter Contr	generato update l	or the ne has beer	xt time th n request	ne counte	er is 0 af	ter a		

Bit/Field	Name	Туре	Reset	Description
13:12	ENUPD6	R/W	0	DWM6 Enable Update Mode
				<ul> <li>Value Description</li> <li>0x0 Immediate Writes to the PWM6EN bit in the <b>PWMENABLE</b> register are used by the PWM generator immediately.</li> <li>0x1 Reserved</li> <li>0x2 Locally Synchronized Writes to the PWM6EN bit in the <b>PWMENABLE</b> register are used by the PWM generator the next time the counter is 0.</li> <li>0x3 Globally Synchronized Writes to the PWM6EN bit in the <b>PWMENABLE</b> register are used by the PWM generator the next time the counter is 0.</li> <li>0x3 Globally Synchronized Writes to the PWM6EN bit in the <b>PWMENABLE</b> register are used by the PWM generator the next time the counter is 0 after a synchronous update has been requested through the PWM Master Control (<b>PWMCTL</b>) register.</li> </ul>
11:10	ENUPD5	R/W	0	<ul> <li>PWM5 Enable Update Mode</li> <li>Value Description</li> <li>0x0 Immediate Writes to the PWM5EN bit in the <b>PWMENABLE</b> register are used by the PWM generator immediately.</li> <li>0x1 Reserved</li> <li>0x2 Locally Synchronized Writes to the PWM5EN bit in the <b>PWMENABLE</b> register are used by the PWM generator the next time the counter is 0.</li> <li>0x3 Globally Synchronized Writes to the PWM5EN bit in the <b>PWMENABLE</b> register are used by the PWM generator the next time the counter is 0.</li> <li>0x3 Globally Synchronized Writes to the PWM5EN bit in the <b>PWMENABLE</b> register are used by the PWM generator the next time the counter is 0 after a synchronous update has been requested through the PWM Master Control (<b>PWMCTL</b>) register.</li> </ul>
9:8	ENUPD4	R/W	0	<ul> <li>PWM4 Enable Update Mode</li> <li>Value Description</li> <li>0x0 Immediate Writes to the PWM4EN bit in the <b>PWMENABLE</b> register are used by the PWM generator immediately.</li> <li>0x1 Reserved</li> <li>0x2 Locally Synchronized Writes to the PWM4EN bit in the <b>PWMENABLE</b> register are used by the PWM generator the next time the counter is 0.</li> <li>0x3 Globally Synchronized Writes to the PWM4EN bit in the <b>PWMENABLE</b> register are used by the PWM generator the next time the counter is 0.</li> <li>0x3 Globally Synchronized Writes to the PWM4EN bit in the <b>PWMENABLE</b> register are used by the PWM generator the next time the counter is 0 after a synchronous update has been requested through the PWM Master Control (<b>PWMCTL</b>) register.</li> </ul>

Bit/Field	Name	Туре	Reset	Description
7:6	ENUPD3	R/W	0	PWM3 Enable Update Mode
				Value Description
				0x0 Immediate
				Writes to the PWM3EN bit in the <b>PWMENABLE</b> register are used by the PWM generator immediately.
				0x1 Reserved
				0x2 Locally Synchronized
				Writes to the PWM3EN bit in the <b>PWMENABLE</b> register are used by the PWM generator the next time the counter is 0.
				0x3 Globally Synchronized
				Writes to the PWM3EN bit in the <b>PWMENABLE</b> register are used by the PWM generator the next time the counter is 0 after a synchronous update has been requested through the PWM Master Control ( <b>PWMCTL</b> ) register.
5:4	ENUPD2	R/W	0	PWM2 Enable Update Mode
				Value Description
				0x0 Immediate
				Writes to the PWM2EN bit in the <b>PWMENABLE</b> register are used by the PWM generator immediately.
				0x1 Reserved
				0x2 Locally Synchronized
				Writes to the PWM2EN bit in the <b>PWMENABLE</b> register are used by the PWM generator the next time the counter is 0.
				0x3 Globally Synchronized
				Writes to the PWM2EN bit in the <b>PWMENABLE</b> register are used by the PWM generator the next time the counter is 0 after a synchronous update has been requested through the PWM Master Control ( <b>PWMCTL</b> ) register.
3:2	ENUPD1	R/W	0	PWM1 Enable Update Mode
				Value Description
				0x0 Immediate
				Writes to the PWM1EN bit in the <b>PWMENABLE</b> register are used by the PWM generator immediately.
				0x1 Reserved
				0x2 Locally Synchronized
				Writes to the PWM1EN bit in the <b>PWMENABLE</b> register are used by the PWM generator the next time the counter is 0.
				0x3 Globally Synchronized
				Writes to the PWM1EN bit in the <b>PWMENABLE</b> register are used by the PWM generator the next time the counter is 0 after a synchronous update has been requested through the PWM Master Control ( <b>PWMCTL</b> ) register.

Bit/Field	Name	Туре	Reset	Description
1:0	ENUPD0	R/W	0	PWM0 Enable Update Mode
				Value Description
				0x0 Immediate
				Writes to the PWM0EN bit in the <b>PWMENABLE</b> register are used by the PWM generator immediately.
				0x1 Reserved
				0x2 Locally Synchronized
				Writes to the PWM0EN bit in the <b>PWMENABLE</b> register are used by the PWM generator the next time the counter is 0.
				0x3 Globally Synchronized
				Writes to the PWM0EN bit in the <b>PWMENABLE</b> register are used by the PWM generator the next time the counter is 0 after a synchronous update has been requested through the PWM Master Control ( <b>PWMCTL</b> ) register.

# Register 12: PWM0 Control (PWM0CTL), offset 0x040 Register 13: PWM1 Control (PWM1CTL), offset 0x080 Register 14: PWM2 Control (PWM2CTL), offset 0x0C0 Register 15: PWM3 Control (PWM3CTL), offset 0x100

These registers configure the PWM signal generation blocks (PWM0CTL controls the PWM generator 0 block, and so on). The Register Update mode, Debug mode, Counting mode, and Block Enable mode are all controlled via these registers. The blocks produce the PWM signals, which can be either two independent PWM signals (from the same counter), or a paired set of PWM signals with dead-band delays added.

The PWM0 block produces the PWM0 and PWM1 outputs, the PWM1 block produces the PWM2 and PWM3 outputs, the PWM2 block produces the PWM4 and PWM5 outputs, and the PWM3 block produces the PWM6 and PWM7 outputs.

### PWM0 Control (PWM0CTL)

PWM0 base: 0x4002.8000 Offset 0x040 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		г г 1		reserved			1	1	ſ		LATCH	MINFLTPER	FLTSRC
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DBFAI	LLUPD	DBRIS	EUPD	DBCT	LUPD	GENB	GENBUPD R/W R/W		GENAUPD		CMPAUPD	LOADUPD	DEBUG	MODE	ENABLE
Туре	R/W	R/W	R/W	R/W	R/W	R/W			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit/Field 31:19				Typ		Reset 0x000		Description Software should not rely on the value of a reserved bit. To prov				. To prov	ride		
		1:19 reserved RO 0x000			compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.							iould be				
	18		LATO	СН	R/	N	0	Latc	Latch Fault Input							
								Value Description								
								0	0 Fault Condition Not Latched							
									A fault condition is in effect for as long as the generating source s asserting.							
								1	Fault	t Conditi	on Latch	ed				

A fault condition is set as the result of the assertion of the faulting source and is held (latched) while the **PWMISC** INTFAULTn bit is set. Clearing the INTFAULTn bit clears the fault condition.

Bit/Field	Name	Туре	Reset	Description
17	MINFLTPER	R/W	0	Minimum Fault Period
				This bit specifies that the PWM generator enables a one-shot counter to provide a minimum fault condition period.
				The timer begins counting on the rising edge of the fault condition to extend the condition for a minimum duration of the count value. The timer ignores the state of the fault condition while counting.
				The minimum fault delay is in effect only when the MINFLTPER bit is set. If a detected fault is in the process of being extended when the MINFLTPER bit is cleared, the fault condition extension is aborted.
				The delay time is specified by the <b>PWMnMINFLTPER</b> register MFP field value. The effect of this is to pulse stretch the fault condition input.
				The delay value is defined by the PWM clock period. Because the fault input is not synchronized to the PWM clock, the period of the time is PWMClock * (MFP value + 1) or PWMClock * (MFP value + 2).
				The delay function makes sense only if the fault source is unlatched. A latched fault source makes the fault condition appear asserted until cleared by software and negates the utility of the extend feature. It applies to all fault condition sources as specified in the FLTSRC field.
				Value Description
				0 The FAULT input deassertion is unaffected.
				1 The <b>PWMnMINFLTPER</b> one-shot counter is active and extends the period of the fault condition to a minimum period.
16	FLTSRC	R/W	0	Fault Condition Source
				Value Description
				0 The Fault condition is determined by the Fault0 input.
				1 The Fault condition is determined by the configuration of the <b>PWMnFLTSRC0</b> and <b>PWMnFLTSRC1</b> registers.
15:14	DBFALLUPD	R/W	0x0	PWMnDBFALL Update Mode
				Value Description
				0x0 Immediate
				The <b>PWMnDBFALL</b> register value is immediately updated on a write.
				0x1 Reserved
				0x2 Locally Synchronized
				Updates to the register are reflected to the generator the next time the counter is 0.
				0x3 Globally Synchronized
				Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the <b>PWMCTL</b> register.

Bit/Field	Name	Туре	Reset	Description
13:12	DBRISEUPD	R/W	0x0	PWMnDBRISE Update Mode
				Value Description
				0x0 Immediate
				The <b>PWMnDBRISE</b> register value is immediately updated on a write.
				0x1 Reserved
				0x2 Locally Synchronized
				Updates to the register are reflected to the generator the next time the counter is 0.
				0x3 Globally Synchronized
				Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the <b>PWMCTL</b> register.
11:10	DBCTLUPD	R/W	0x0	PWMnDBCTL Update Mode
				Value Description
				0x0 Immediate
				The <b>PWMnDBCTL</b> register value is immediately updated on a write.
				0x1 Reserved
				0x2 Locally Synchronized
				Updates to the register are reflected to the generator the next time the counter is 0.
				0x3 Globally Synchronized
				Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the <b>PWMCTL</b> register.
9:8	GENBUPD	R/W	0x0	PWMnGENB Update Mode
				Value Description
				0x0 Immediate
				The <b>PWMnGENB</b> register value is immediately updated on a write.
				0x1 Reserved
				0x2 Locally Synchronized
				Updates to the register are reflected to the generator the next time the counter is 0.
				0x3 Globally Synchronized
				Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the <b>PWMCTL</b> register.

Bit/Field	Name	Туре	Reset	Description
7:6	GENAUPD	R/W	0x0	PWMnGENA Update Mode
				Value Description 0x0 Immediate The <b>PWMnGENA</b> register value is immediately updated on a write.
				0x1 Reserved 0x2 Locally Synchronized Updates to the register are reflected to the generator the next time the counter is 0.
				0x3 Globally Synchronized Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the <b>PWMCTL</b> register.
5	CMPBUPD	R/W	0	Comparator B Update Mode
				<ul> <li>Value Description</li> <li>Locally Synchronized</li> <li>Updates to the <b>PWMnCMPB</b> register are reflected to the generator the next time the counter is 0.</li> <li>Globally Synchronized</li> <li>Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the <b>PWMCTL</b> register.</li> </ul>
4	CMPAUPD	R/W	0	<ul> <li>Comparator A Update Mode</li> <li>Value Description</li> <li>Locally Synchronized Updates to the <b>PWMnCMPA</b> register are reflected to the generator the next time the counter is 0.</li> <li>Globally Synchronized Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the <b>PWMCTL</b> register.</li> </ul>
3	LOADUPD	R/W	0	<ul> <li>Load Register Update Mode</li> <li>Value Description</li> <li>0 Locally Synchronized Updates to the <b>PWMnLOAD</b> register are reflected to the generator the next time the counter is 0.</li> <li>1 Globally Synchronized Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the <b>PWMCTL</b> register.</li> </ul>

Bit/Field	Name	Туре	Reset	Description
2	DEBUG	R/W	0	Debug Mode
				<ul> <li>Value Description</li> <li>The counter stops running when it next reaches 0 and continues running again when no longer in Debug mode.</li> <li>The counter always runs when in Debug mode.</li> </ul>
1	MODE	R/W	0	Counter Mode
				<ul> <li>Value Description</li> <li>0 The counter counts down from the load value to 0 and then wraps back to the load value (Count-Down mode).</li> </ul>
				1 The counter counts up from 0 to the load value, back down to 0, and then repeats (Count-Up/Down mode).
0	ENABLE	R/W	0	PWM Block Enable
				Value Description
				0 The entire PWM generation block is disabled and not clocked.
				1 The PWM generation block is enabled and produces PWM signals.

Register 16: PWM0 Interrupt and Trigger Enable (PWM0INTEN), offset 0x044 Register 17: PWM1 Interrupt and Trigger Enable (PWM1INTEN), offset 0x084 Register 18: PWM2 Interrupt and Trigger Enable (PWM2INTEN), offset 0x0C4 Register 19: PWM3 Interrupt and Trigger Enable (PWM3INTEN), offset 0x104

These registers control the interrupt and ADC trigger generation capabilities of the PWM generators (**PWM0INTEN** controls the PWM generator 0 block, and so on). The events that can cause an interrupt,or an ADC trigger are:

- The counter being equal to the load register
- The counter being equal to zero
- The counter being equal to the **PWMnCMPA** register while counting up
- The counter being equal to the **PWMnCMPA** register while counting down
- The counter being equal to the **PWMnCMPB** register while counting up
- The counter being equal to the **PWMnCMPB** register while counting down

Any combination of these events can generate either an interrupt or an ADC trigger, though no determination can be made as to the actual event that caused an ADC trigger if more than one is specified. The **PWMnRIS** register provides information about which events have caused raw interrupts.

#### PWM0 Interrupt and Trigger Enable (PWM0INTEN)

PWM0 base: 0x4002.8000 Offset 0x044 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	TRCMPBD	R/W	0	Trigger for Counter=PWMnCMPB Down
				Value Description
				4 An ADO triangle is a structure to the second seco

- 1 An ADC trigger pulse is output when the counter matches the value in the **PWMnCMPB** register value while counting down.
- 0 No ADC trigger is output.

Bit/Field	Name	Туре	Reset	Description
12	TRCMPBU	R/W	0	Trigger for Counter= <b>PWMnCMPB</b> Up
				Value Description
				1 An ADC trigger pulse is output when the counter matches the value in the <b>PWMnCMPB</b> register value while counting up.
				0 No ADC trigger is output.
11	TRCMPAD	R/W	0	Trigger for Counter= <b>PWMnCMPA</b> Down
				Value Description
				1 An ADC trigger pulse is output when the counter matches the value in the <b>PWMnCMPA</b> register value while counting down.
				0 No ADC trigger is output.
10	TRCMPAU	R/W	0	Trigger for Counter= <b>PWMnCMPA</b> Up
				Value Description
				1 An ADC trigger pulse is output when the counter matches the value in the <b>PWMnCMPA</b> register value while counting up.
				0 No ADC trigger is output.
9	TRCNTLOAD	R/W	0	Trigger for Counter= <b>PWMnLOAD</b>
				Value Description
				<ol> <li>An ADC trigger pulse is output when the counter matches the PWMnLOAD register.</li> </ol>
				0 No ADC trigger is output.
8	TRCNTZERO	R/W	0	Trigger for Counter=0
				Value Description
				1 An ADC trigger pulse is output when the counter is 0.
				0 No ADC trigger is output.
7:6	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	INTCMPBD	R/W	0	Interrupt for Counter=PWMnCMPB Down
				Value Description
				1 A raw interrupt occurs when the counter matches the value in the <b>PWMnCMPB</b> register value while counting down.
				0 No interrupt.

Bit/Field	Name	Туре	Reset	Description
4	INTCMPBU	R/W	0	Interrupt for Counter=PWMnCMPB Up
				Value Description
				1 A raw interrupt occurs when the counter matches the value in the <b>PWMnCMPB</b> register value while counting up.
				0 No interrupt.
3	INTCMPAD	R/W	0	Interrupt for Counter=PWMnCMPA Down
				Value Description
				<ol> <li>A raw interrupt occurs when the counter matches the value in the <b>PWMnCMPA</b> register value while counting down.</li> </ol>
				0 No interrupt.
2	INTCMPAU	R/W	0	Interrupt for Counter=PWMnCMPA Up
				Value Description
				<ol> <li>A raw interrupt occurs when the counter matches the value in the <b>PWMnCMPA</b> register value while counting up.</li> </ol>
				0 No interrupt.
1	INTCNTLOAD	R/W	0	Interrupt for Counter=PWMnLOAD
				Value Description
				<ol> <li>A raw interrupt occurs when the counter matches the value in the <b>PWMnLOAD</b> register value.</li> </ol>
				0 No interrupt.
0	INTCNTZERO	R/W	0	Interrupt for Counter=0
				Value Description
				1 A raw interrupt occurs when the counter is zero.
				0 No interrupt.

PWM0 Raw Interrupt Status (PWM0RIS)

# Register 20: PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048 Register 21: PWM1 Raw Interrupt Status (PWM1RIS), offset 0x088 Register 22: PWM2 Raw Interrupt Status (PWM2RIS), offset 0x0C8 Register 23: PWM3 Raw Interrupt Status (PWM3RIS), offset 0x108

These registers provide the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller (**PWM0RIS** controls the PWM generator 0 block, and so on). If a bit is set, the event has occurred; if a bit is clear, the event has not occurred. Bits in this register are cleared by writing a 1 to the corresponding bit in the **PWMnISC** register.

PWM Offse	10 base: ( t 0x048	0x4002.8 et 0x0000		us (1 VV												
г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					1			rese	rved				1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	15	1	1	1	1	rved	<del>, , ,</del>	0	, ,		ІЛТСМРВО		INTCMPAD		1	INTCNTZERO
Turne	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Type Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	compa				patibility	vare should not rely on the value of a reserved bit. To provide batibility with future products, the value of a reserved bit should be erved across a read-modify-write operation.										
	5 INTCMPBD			R	0	0	Comparator B Down Interrupt Status									
								Val	ue Desc	ription						
								1			nas matc g down.	hed the v	/alue in tl	he PWM	nCMPB	register
								0	An in	terrupt I	nas not o	ccurred.				
								This regi		eared by	writing a	a 1 to the	E INTCM	PBD bit i	n the <b>PV</b>	/MnISC
	4		INTCM	IPBU	R	0	0	Comparator B Up Interrupt Status								
								Val	ue Desc	ription						
								1		counter l	nas matcl g up.	hed the v	/alue in tl	he PWM	nCMPB	register
								0	An in	terrupt I	nas not o	ccurred.				
								<ul><li>An interrupt has not occurred.</li><li>This bit is cleared by writing a 1 to the INTCMPBU bit in the <b>PWMnISC</b> register.</li></ul>								

Bit/Field	Name	Туре	Reset	et Description				
3	INTCMPAD	RO	0	Comparator A Down Interrupt Status				
				Value Description				
				1 The counter has matched the value in the <b>PWMnCMPA</b> register while counting down.				
				0 An interrupt has not occurred.				
				This bit is cleared by writing a 1 to the INTCMPAD bit in the <b>PWMnISC</b> register.				
2	INTCMPAU	RO	0	Comparator A Up Interrupt Status				
				Value Description				
				1 The counter has matched the value in the <b>PWMnCMPA</b> register while counting up.				
				0 An interrupt has not occurred.				
				This bit is cleared by writing a 1 to the INTCMPAU bit in the <b>PWMnISC</b> register.				
1	INTCNTLOAD	RO	0	Counter=Load Interrupt Status				
				Value Description				
				1 The counter has matched the value in the <b>PWMnLOAD</b> register.				
				0 An interrupt has not occurred.				
				This bit is cleared by writing a 1 to the INTCNTLOAD bit in the <b>PWMnISC</b> register.				
0	INTCNTZERO	RO	0	Counter=0 Interrupt Status				
				Value Description				
				1 The counter has matched zero.				
				0 An interrupt has not occurred.				
				This bit is cleared by writing a 1 to the INTCNTZERO bit in the <b>PWMnISC</b> register.				

# Register 24: PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x04C Register 25: PWM1 Interrupt Status and Clear (PWM1ISC), offset 0x08C Register 26: PWM2 Interrupt Status and Clear (PWM2ISC), offset 0x0CC Register 27: PWM3 Interrupt Status and Clear (PWM3ISC), offset 0x10C

These registers provide the current set of interrupt sources that are asserted to the interrupt controller (**PWM0ISC** controls the PWM generator 0 block, and so on). A bit is set if the event has occurred and is enabled in the **PWMnINTEN** register; if a bit is clear, the event has not occurred or is not enabled. These are R/W1C registers; writing a 1 to a bit position clears the corresponding interrupt reason.

PWM0 Interrupt Status and Clear (PWM0ISC)

PWM0 base: 0x4002.8000

Offset 0x04C Type R/W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	r		ı 1				1 1	rese	rved				r – – –		1 1	
Type	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
Г	15 T	14	13	12	11	10	9	8	7	6	5	4	3	2		0
					rese						INTCMPBD		INTCMPAD		INTCNTLOAD	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0
В	Bit/Field		Nam	ie	Ту	be	Reset	Des	cription							
	31:6		reserv	ved	R	C	0	com	patibility	with futu	ure produ	ucts, the	value of	a reserv	t. To prov ved bit sh	
								pres	erved ad	cross a r	ead-mod	lify-write	operatio	on.		
	5		INTCM	PBD	R/M	/1C	0	Corr	parator	B Down	Interrup	t				
								Valu	ue Desc	ription						
								1							INTEN re ontroller.	0
								0	No in	terrupt h	nas occu	rred or th	he interru	upt is ma	asked.	
											writing a <b>PWMnR</b>			bit also	clears the	9
	4		INTCM	PBU	R/M	/1C	0	Corr	parator	B Up Int	errupt					
								Valu	ue Desc	ription						
								1							INTEN re ontroller.	0
								0	No in	terrupt h	nas occu	rred or th	he interru	upt is ma	asked.	
											writing a PWMnR			bit also	clears the	e

Bit/Field	Name	Туре	Reset	Description
3	INTCMPAD	R/W1C	0	Comparator A Down Interrupt
				Value Description
				1 The INTCMPAD bits in the <b>PWMnRIS</b> and <b>PWMnINTEN</b> registers are set, providing an interrupt to the interrupt controller.
				0 No interrupt has occurred or the interrupt is masked.
				This bit is cleared by writing a 1. Clearing this bit also clears the INTCMPAD bit in the <b>PWMnRIS</b> register.
2	INTCMPAU	R/W1C	0	Comparator A Up Interrupt
				Value Description
				1 The INTCMPAU bits in the <b>PWMnRIS</b> and <b>PWMnINTEN</b> registers are set, providing an interrupt to the interrupt controller.
				0 No interrupt has occurred or the interrupt is masked.
				This bit is cleared by writing a 1. Clearing this bit also clears the INTCMPAU bit in the <b>PWMnRIS</b> register.
1	INTCNTLOAD	R/W1C	0	Counter=Load Interrupt
				Value Description
				1 The INTCNTLOAD bits in the <b>PWMnRIS</b> and <b>PWMnINTEN</b> registers are set, providing an interrupt to the interrupt controller.
				0 No interrupt has occurred or the interrupt is masked.
				This bit is cleared by writing a 1. Clearing this bit also clears the INTCNTLOAD bit in the <b>PWMnRIS</b> register.
0	INTCNTZERO	R/W1C	0	Counter=0 Interrupt
				Value Description
				1 The INTCNTZERO bits in the <b>PWMnRIS</b> and <b>PWMnINTEN</b> registers are set, providing an interrupt to the interrupt controller.
				0 No interrupt has occurred or the interrupt is masked.
				This bit is cleared by writing a 1. Clearing this bit also clears the INTCNTZERO bit in the <b>PWMnRIS</b> register.

# Register 28: PWM0 Load (PWM0LOAD), offset 0x050 Register 29: PWM1 Load (PWM1LOAD), offset 0x090 Register 30: PWM2 Load (PWM2LOAD), offset 0x0D0 Register 31: PWM3 Load (PWM3LOAD), offset 0x110

These registers contain the load value for the PWM counter (**PWM0LOAD** controls the PWM generator 0 block, and so on). Based on the counter mode configured by the MODE bit in the **PWMnCTL** register, this value is either loaded into the counter after it reaches zero or is the limit of up-counting after which the counter decrements back to zero. When this value matches the counter, a pulse is output which can be configured to drive the generation of the pwmA and/or pwmB signal (via the **PWMnGENA/PWMnGENB** register) or drive an interruptor ADC trigger (via the **PWMnINTEN** register).

If the Load Value Update mode is locally synchronized (based on the LOADUPD field encoding in the **PWMnCTL** register), the 16-bit LOAD value is used the next time the counter reaches zero. If the update mode is globally synchronized, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 1143). If this register is re-written before the actual update occurs, the previous value is never used and is lost.

#### PWM0 Load (PWM0LOAD) PWM0 base: 0x4002.8000 Offset 0x050 Type R/W, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO Type 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 10 9 8 7 6 5 4 3 2 0 11 1 LOAD R/W Туре R/W R/W R/W 0 0 0 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Description Name Туре Reset 31:16 RO 0x0000 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 15:0 LOAD R/W 0x0000 Counter Load Value The counter load value.

# Register 32: PWM0 Counter (PWM0COUNT), offset 0x054 Register 33: PWM1 Counter (PWM1COUNT), offset 0x094 Register 34: PWM2 Counter (PWM2COUNT), offset 0x0D4 Register 35: PWM3 Counter (PWM3COUNT), offset 0x114

These registers contain the current value of the PWM counter (**PWM0COUNT** is the value of the PWM generator 0 block, and so on). When this value matches zero or the value in the **PWMnLOAD**, **PWMnCMPA**, or **PWMnCMPB** registers, a pulse is output which can be configured to drive the generation of a PWM signal or drive an interrupt or ADC trigger.

#### PWM0 Counter (PWM0COUNT) PWM0 base: 0x4002.8000 Offset 0x054 Type RO, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 COUNT RO RO 0 RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Type Reset Description 31:16 0x0000 Software should not rely on the value of a reserved bit. To provide reserved RO compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. COUNT RO 0x0000 Counter Value 15:0 The current value of the counter.

# Register 36: PWM0 Compare A (PWM0CMPA), offset 0x058 Register 37: PWM1 Compare A (PWM1CMPA), offset 0x098 Register 38: PWM2 Compare A (PWM2CMPA), offset 0x0D8 Register 39: PWM3 Compare A (PWM3CMPA), offset 0x118

These registers contain a value to be compared against the counter (**PWM0CMPA** controls the PWM generator 0 block, and so on). When this value matches the counter, a pulse is output which can be configured to drive the generation of the pwmA and pwmB signals (via the **PWMnGENA** and **PWMnGENB** registers) or drive an interrupt or ADC trigger (via the **PWMnINTEN** register). If the value of this register is greater than the **PWMnLOAD** register (see page 1180), then no pulse is ever output.

If the comparator A update mode is locally synchronized (based on the CMPAUPD bit in the **PWMnCTL** register), the 16-bit COMPA value is used the next time the counter reaches zero. If the update mode is globally synchronized, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 1143). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

### PWM0 Compare A (PWM0CMPA)

PWM0 base: 0x4002.8000 Offset 0x058

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				т т	rese	erved	I	1	1		I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•		· ·			CO	MPA	•	•	•			•	'
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:16		reserv	ved	R	0	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	15:0		СОМ	PA	R/	W	0x00		nparator value to			gainst the	e counte	r.		

# Register 40: PWM0 Compare B (PWM0CMPB), offset 0x05C Register 41: PWM1 Compare B (PWM1CMPB), offset 0x09C Register 42: PWM2 Compare B (PWM2CMPB), offset 0x0DC Register 43: PWM3 Compare B (PWM3CMPB), offset 0x11C

These registers contain a value to be compared against the counter (**PWM0CMPB** controls the PWM generator 0 block, and so on). When this value matches the counter, a pulse is output which can be configured to drive the generation of the pwmA and pwmB signals (via the **PWMnGENA** and **PWMnGENB** registers) or drive an interrupt or ADC trigger (via the **PWMnINTEN** register). If the value of this register is greater than the **PWMnLOAD** register, no pulse is ever output.

If the comparator B update mode is locally synchronized (based on the CMPBUPD bit in the **PWMnCTL** register), the 16-bit COMPB value is used the next time the counter reaches zero. If the update mode is globally synchronized, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 1143). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

#### PWM0 Compare B (PWM0CMPB)

PWM0 base: 0x4002.8000 Offset 0x05C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	erved							1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1				1 1	CO	MPB					1		
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	e	Ту	pe	Reset	Des	cription							
	31:16		reserv	ved	R	0	0x0000 Software should not rely on the value of a compatibility with future products, the valu preserved across a read-modify-write ope				value of	a reserv	•			
	15:0		COM	PB	R/	W	0x0000		nparator value to		pared ag	jainst the	e counte	r.		

## Register 44: PWM0 Generator A Control (PWM0GENA), offset 0x060 Register 45: PWM1 Generator A Control (PWM1GENA), offset 0x0A0 Register 46: PWM2 Generator A Control (PWM2GENA), offset 0x0E0 Register 47: PWM3 Generator A Control (PWM3GENA), offset 0x120

These registers control the generation of the pwmA signal based on the load and zero output pulses from the counter, as well as the compare A and compare B pulses from the comparators (**PWM0GENA** controls the PWM generator 0 block, and so on). When the counter is running in Count-Down mode, only four of these events occur; when running in Count-Up/Down mode, all six occur. These events provide great flexibility in the positioning and duty cycle of the resulting PWM signal.

The **PWM0GENA** register controls generation of the pwm0A signal; **PWM1GENA**, the pwm1A signal; **PWM2GENA**, the pwm2A signal; and **PWM3GENA**, the pwm3A signal.

If a zero or load event coincides with a compare A or compare B event, the zero or load action is taken and the compare A or compare B action is ignored. If a compare A event coincides with a compare B event, the compare A action is taken and the compare B action is ignored.

If the Generator A update mode is immediate (based on the GENAUPD field encoding in the **PWMnCTL** register), the ACTCMPBD, ACTCMPBU, ACTCMPAD, ACTCMPAU, ACTLOAD, and ACTZERO values are used immediately. If the update mode is locally synchronized, these values are used the next time the counter reaches zero. If the update mode is globally synchronized, these values are used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 1143). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

### PWM0 Generator A Control (PWM0GENA)

PWM0 base: 0x4002.8000 Offset 0x060 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		rese	rved		ACTC	MPBD	ACTC	<b>I</b> MPBU	ACTC	MPAD	ACTC	MPAU	ACTL	OAD	ACTZ	ZERO
Туре	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:12	reserved	RO	0x0000.0	Software she

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
11:10	ACTCMPBD	R/W	0x0	Action for Comparator B Down
				This field specifies the action to be taken when the counter matches comparator B while counting down.
				Value Description
				0x0 Do nothing.
				0x1 Invert pwmA.
				0x2 Drive pwmA Low.
				0x3 Drive pwmA High.
9:8	ACTCMPBU	R/W	0x0	Action for Comparator B Up
				This field specifies the action to be taken when the counter matches comparator B while counting up. This action can only occur when the MODE bit in the <b>PWMnCTL</b> register is set.
				Value Description
				0x0 Do nothing.
				0x1 Invert pwmA.
				0x2 Drive pwmA Low.
				0x3 Drive pwmA High.
7:6	ACTCMPAD	R/W	0x0	Action for Comparator A Down
				This field specifies the action to be taken when the counter matches comparator A while counting down.
				Value Description
				0x0 Do nothing.
				0x1 Invert pwmA.
				0x2 Drive pwmA Low.
				0x3 Drive pwmA High.
5:4	ACTCMPAU	R/W	0x0	Action for Comparator A Up
				This field specifies the action to be taken when the counter matches comparator A while counting up. This action can only occur when the MODE bit in the <b>PWMnCTL</b> register is set.
				Value Description
				0x0 Do nothing.
				0x1 Invert pwmA.
				0x2 Drive pwmA Low.
				0x3 Drive pwmA High.

Bit/Field	Name	Туре	Reset	Description
3:2	ACTLOAD	R/W	0x0	Action for Counter=LOAD This field specifies the action to be taken when the counter matches the value in the <b>PWMnLOAD</b> register.
				Value Description
				0x0 Do nothing.
				0x1 Invert pwmA.
				0x2 Drive pwmA Low.
				0x3 Drive pwmA High.
1:0	ACTZERO	R/W	0x0	Action for Counter=0
				This field specifies the action to be taken when the counter is zero.
				Value Description
				0x0 Do nothing.
				0x1 Invert pwmA.
				0x2 Drive pwmA Low.
				0x3 Drive pwmA High.

## Register 48: PWM0 Generator B Control (PWM0GENB), offset 0x064 Register 49: PWM1 Generator B Control (PWM1GENB), offset 0x0A4 Register 50: PWM2 Generator B Control (PWM2GENB), offset 0x0E4 Register 51: PWM3 Generator B Control (PWM3GENB), offset 0x124

These registers control the generation of the pwmB signal based on the load and zero output pulses from the counter, as well as the compare A and compare B pulses from the comparators (**PWM0GENB** controls the PWM generator 0 block, and so on). When the counter is running in Count-Down mode, only four of these events occur; when running in Count-Up/Down mode, all six occur. These events provide great flexibility in the positioning and duty cycle of the resulting PWM signal.

The **PWM0GENB** register controls generation of the pwm0B signal; **PWM1GENB**, the pwm1B signal; **PWM2GENB**, the pwm2B signal; and **PWM3GENB**, the pwm3B signal.

If a zero or load event coincides with a compare A or compare B event, the zero or load action is taken and the compare A or compare B action is ignored. If a compare A event coincides with a compare B event, the compare B action is taken and the compare A action is ignored.

If the Generator B update mode is immediate (based on the GENBUPD field encoding in the **PWMnCTL** register), the ACTCMPBD, ACTCMPBU, ACTCMPAD, ACTCMPAU, ACTLOAD, and ACTZERO values are used immediately. If the update mode is locally synchronized, these values are used the next time the counter reaches zero. If the update mode is globally synchronized, these values are used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 1143). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

### PWM0 Generator B Control (PWM0GENB)

PWM0 base: 0x4002.8000 Offset 0x064 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		rese	rved		ACTC	MPBD	ACTC	<b>I</b> MPBU	ACTC	MPAD	ACTC	MPAU	ACTL	OAD	ACTZ	ZERO
Туре	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:12	reserved	RO	0x0000.0	Software sh compatibility

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
11:10	ACTCMPBD	R/W	0x0	Action for Comparator B Down
				This field specifies the action to be taken when the counter matches comparator B while counting down.
				Value Description
				0x0 Do nothing.
				0x1 Invert pwmB.
				0x2 Drive pwmB Low.
				0x3 Drive pwmB High.
9:8	ACTCMPBU	R/W	0x0	Action for Comparator B Up
				This field specifies the action to be taken when the counter matches comparator B while counting up. This action can only occur when the MODE bit in the <b>PWMnCTL</b> register is set.
				Value Description
				0x0 Do nothing.
				0x1 Invert pwmB.
				0x2 Drive pwmB Low.
				0x3 Drive pwmB High.
7:6	ACTCMPAD	R/W	0x0	Action for Comparator A Down
				This field specifies the action to be taken when the counter matches comparator A while counting down.
				Value Description
				0x0 Do nothing.
				0x1 Invert pwmB.
				0x2 Drive pwmB Low.
				0x3 Drive pwmB High.
5:4	ACTCMPAU	R/W	0x0	Action for Comparator A Up This field specifies the action to be taken when the counter matches comparator A while counting up. This action can only occur when the MODE bit in the <b>PWMnCTL</b> register is set.
				Value Description
				0x0 Do nothing.
				0x1 Invert pwmB.
				0x2 Drive pwmB Low.
				0x3 Drive pwmB High
Bit/Field	Name	Туре	Reset	Description
-----------	---------	------	-------	--
3:2	ACTLOAD	R/W	0x0	Action for Counter=LOAD This field specifies the action to be taken when the counter matches the load value.
				Value Description
				0x0 Do nothing.
				0x1 Invert pwmB.
				0x2 Drive pwmB Low.
				0x3 Drive pwmB High.
1:0	ACTZERO	R/W	0x0	Action for Counter=0
				This field specifies the action to be taken when the counter is 0.
				Value Description
				0x0 Do nothing.
				0x1 Invert pwmB.
				0x2 Drive pwmB Low.
				0x3 Drive pwmB High.

### Register 52: PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068 Register 53: PWM1 Dead-Band Control (PWM1DBCTL), offset 0x0A8 Register 54: PWM2 Dead-Band Control (PWM2DBCTL), offset 0x0E8 Register 55: PWM3 Dead-Band Control (PWM3DBCTL), offset 0x128

The **PWMnDBCTL** register controls the dead-band generator, which produces the PWMn signals based on the pwmA and pwmB signals. When disabled, the pwmA signal passes through to the pwmA' signal and the pwmB signal passes through to the pwmB' signal. When dead-band control is enabled, the pwmB signal is ignored, the pwmA' signal is generated by delaying the rising edge(s) of the pwmA signal by the value in the **PWMnDBRISE** register (see page 1191), and the pwmB' signal is generated by inverting the pwmA signal and delaying the falling edge(s) of the pwmA signal by the value in the **PWMnDBRISE** register (see page 1191), and the pwmB' signal is generated by inverting the pwmA signal and delaying the falling edge(s) of the pwmA signal by the value in the **PWMnDBFALL** register (see page 1192). The Output Control block outputs the pwm0A' signal on the PWM0 signal and the pwm0B' signal on the PWM1 signal. In a similar manner, PWM2 and PWM3 are produced from the pwm1A' and pwm1B' signals, PWM4 and PWM5 are produced from the pwm2A' and pwm2B' signals, and PWM6 and PWM7 are produced from the pwm3A' and pwm3B' signals.

If the Dead-Band Control mode is immediate (based on the DBCTLUPD field encoding in the **PWMnCTL** register), the ENABLE bit value is used immediately. If the update mode is locally synchronized, this value is used the next time the counter reaches zero. If the update mode is globally synchronized, this value is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 1143). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

#### PWM0 base: 0x4002.8000 Offset 0x068 Type R/W, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved Type RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 7 6 2 15 13 10 9 8 5 3 0 14 11 4 1 ENABLE reserved Туре RO R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Type Reset Description 31:1 RO 0x0000.000 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 0 ENABLE R/W 0 **Dead-Band Generator Enable** Value Description 1 The dead-band generator modifies the pwmA signal by inserting dead bands into the pwmA' and pwmB' signals. 0 The pwmA and pwmB signals pass through to the pwmA' and pwmB' signals unmodified.

#### PWM0 Dead-Band Control (PWM0DBCTL)

Register 56: PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE), offset 0x06C

Register 57: PWM1 Dead-Band Rising-Edge Delay (PWM1DBRISE), offset 0x0AC

Register 58: PWM2 Dead-Band Rising-Edge Delay (PWM2DBRISE), offset 0x0EC

# Register 59: PWM3 Dead-Band Rising-Edge Delay (PWM3DBRISE), offset 0x12C

The **PWMnDBRISE** register contains the number of clock cycles to delay the rising edge of the pwmA signal when generating the pwmA' signal. If the dead-band generator is disabled through the **PWMnDBCTL** register, this register is ignored. If the value of this register is larger than the width of a High pulse on the pwmA signal, the rising-edge delay consumes the entire High time of the signal, resulting in no High time on the output. Care must be taken to ensure that the pwmA High time always exceeds the rising-edge delay.

If the Dead-Band Rising-Edge Delay mode is immediate (based on the DBRISEUPD field encoding in the **PWMnCTL** register), the 12-bit RISEDELAY value is used immediately. If the update mode is locally synchronized, this value is used the next time the counter reaches zero. If the update mode is globally synchronized, this value is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 1143). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

#### PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE)

PWM0 base: 0x4002.8000 Offset 0x06C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1			ſ	1 1	rese	rved		ſ			r	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		rese	erved				1 1		ı ı	RISE	DELAY			Γ	I	
Туре	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ıe	Ту	ре	Reset	Des	cription							
	31:12 reserved			ved	R	0	0x0000.0	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	11:0		RISEDE	ELAY	R/	W	0x000	Dea	d-Band I	Rise Del	ay					
								number g edge c			o delay t	he rising	edge of	pwmA' a	after the	

# Register 60: PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL), offset 0x070

# Register 61: PWM1 Dead-Band Falling-Edge-Delay (PWM1DBFALL), offset 0x0B0

Register 62: PWM2 Dead-Band Falling-Edge-Delay (PWM2DBFALL), offset 0x0F0

## Register 63: PWM3 Dead-Band Falling-Edge-Delay (PWM3DBFALL), offset 0x130

The **PWMnDBFALL** register contains the number of clock cycles to delay the rising edge of the pwmB' signal from the falling edge of the pwmA signal. If the dead-band generator is disabled through the **PWMnDBCTL** register, this register is ignored. If the value of this register is larger than the width of a Low pulse on the pwmA signal, the falling-edge delay consumes the entire Low time of the signal, resulting in no Low time on the output. Care must be taken to ensure that the pwmA Low time always exceeds the falling-edge delay.

If the Dead-Band Falling-Edge-Delay mode is immediate (based on the DBFALLUP field encoding in the **PWMnCTL** register), the 12-bit FALLDELAY value is used immediately. If the update mode is locally synchronized, this value is used the next time the counter reaches zero. If the update mode is globally synchronized, this value is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 1143). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

#### PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL)

PWM0 base: 0x4002.8000 Offset 0x070 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1	ſ	I	1			1 1	rese	erved			1		r	r	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		rese	rved	r			1 1		1	FALLE	ELAY					
Туре	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Туј	ре	Reset	Des	cription							
	Bit/Field Name 31:12 reserved			ved	R	C	0x0000.0	com	ware sho patibility served ac	with futu	ire prodi	ucts, the	value of	a reserv	•	
	11:0		FALLD	ELAY	R/	W	0x000	Dea	ld-Band I	Fall Dela	у					
							number Ig edge o			o delay tł	ne falling	edge of	pwmB'	from the		

### Register 64: PWM0 Fault Source 0 (PWM0FLTSRC0), offset 0x074 Register 65: PWM1 Fault Source 0 (PWM1FLTSRC0), offset 0x0B4 Register 66: PWM2 Fault Source 0 (PWM2FLTSRC0), offset 0x0F4 Register 67: PWM3 Fault Source 0 (PWM3FLTSRC0), offset 0x134

This register specifies which fault pin inputs are used to generate a fault condition. Each bit in the following register indicates whether the corresponding fault pin is included in the fault condition. All enabled fault pins are ORed together to form the **PWMnFLTSRC0** portion of the fault condition. The **PWMnFLTSRC0** fault condition is then ORed with the **PWMnFLTSRC1** fault condition to generate the final fault condition for the PWM generator.

If the FLTSRC bit in the **PWMnCTL** register (see page 1168) is clear, only the Faulto signal affects the fault condition generated. Otherwise, sources defined in **PWMnFLTSRC0** and **PWMnFLTSRC1** affect the fault condition generated.

#### PWM0 Fault Source 0 (PWM0FLTSRC0)

PWM0 base: 0x4002.8000 Offset 0x074 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		r	1	1		l.	1 1	rese	rved	1	1	1	1	1	l.	ſ	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	1			res	erved		1	T		1	FAULT3	FAULT2	FAULT1	FAULT0	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	)it/Field		Nom		<b>T</b> .(		Deast	Dee	orintian								
C	Bit/Field Name Type Res							Description									
	31:4 reserved RO 0x000							com	patibilit	nould not y with futu across a r	ure prod	ucts, the	e value of	a reserv	•		
	3		FAUL	.T3	R/	W	0	Fault3 Input									
								Value Description									
								0		Fault3 dition.	signal is	suppre	ssed and	cannot	generate	e a fault	
								1		Fault3 eration in	0						
							Note	<b>э:</b> Т	he fltsf	RC bit in t	he <b>PWN</b>	InCTL re	gister m	ust be se	t for this		

bit to affect fault condition generation.

Bit/Field	Name	Туре	Reset	Description
2	FAULT2	R/W	0	Fault2 Input
				Value Description
				0 The Fault2 signal is suppressed and cannot generate a fault condition.
				1 The Fault2 signal value is ORed with all other fault condition generation inputs (Faultn signals and digital comparators).
				<b>Note:</b> The FLTSRC bit in the <b>PWMnCTL</b> register must be set for this bit to affect fault condition generation.
1	FAULT1	R/W	0	Fault1 Input
				Value Description
				0 The Fault1 signal is suppressed and cannot generate a fault condition.
				1 The Fault1 signal value is ORed with all other fault condition generation inputs (Faultn signals and digital comparators).
				<b>Note:</b> The FLTSRC bit in the <b>PWMnCTL</b> register must be set for this bit to affect fault condition generation.
0	FAULT0	R/W	0	Fault0 Input
				Value Description
				0 The Fault0 signal is suppressed and cannot generate a fault condition.
				1 The Fault0 signal value is ORed with all other fault condition generation inputs (Faultn signals and digital comparators).
				<b>Note:</b> The FLTSRC bit in the <b>PWMnCTL</b> register must be set for this bit to affect fault condition generation.

### Register 68: PWM0 Fault Source 1 (PWM0FLTSRC1), offset 0x078 Register 69: PWM1 Fault Source 1 (PWM1FLTSRC1), offset 0x0B8 Register 70: PWM2 Fault Source 1 (PWM2FLTSRC1), offset 0x0F8 Register 71: PWM3 Fault Source 1 (PWM3FLTSRC1), offset 0x138

This register specifies which digital comparator triggers from the ADC are used to generate a fault condition. Each bit in the following register indicates whether the corresponding digital comparator trigger is included in the fault condition. All enabled digital comparator triggers are ORed together to form the **PWMnFLTSRC1** portion of the fault condition. The **PWMnFLTSRC1** fault condition is then ORed with the **PWMnFLTSRC0** fault condition to generate the final fault condition for the PWM generator.

If the FLTSRC bit in the PWMnCTL register (see page 1168) is clear, only the PWM Fault0 pin affects the fault condition generated. Otherwise, sources defined in PWMnFLTSRC0 and PWMnFLTSRC1 affect the fault condition generated.

Offse	10 base: 0 et 0x078 R/W, rese																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	ľ		ı ı		1			rese	erved	1	I		r		r	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	I			reser	ved	l			DCMP7	DCMP6	DCMP5	DCMP4	DCMP3	DCMP2	DCMP1	DCMP0	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription								
31:8 reserved RO 0x0000.00 Softw comp										ould not with futu cross a r	ure produ	ucts, the	value of	a reserv			
	7		DCM	P7	R/	W	0	Digi	tal Comp	al Comparator 7							
								Val	ue Desc	ription							
								0 The trigger from digital comparator 7 is suppressed and canno generate a fault condition.									
								1	cond	trigger fro lition gen parators)	eration i	•					
								Not		ne FLTSF t to affec				•	ust be se	t for this	

#### PWM0 Fault Source 1 (PWM0FLTSRC1)

PWM0 base: 0x4002.8000

Bit/Field	Name	Туре	Reset	Description
6	DCMP6	R/W	0	Digital Comparator 6
				Value Description
				0 The trigger from digital comparator 6 is suppressed and cannot generate a fault condition.
				1 The trigger from digital comparator 6 is ORed with all other fault condition generation inputs (Faultn signals and digital comparators).
				<b>Note:</b> The FLTSRC bit in the <b>PWMnCTL</b> register must be set for this bit to affect fault condition generation.
5	DCMP5	R/W	0	Digital Comparator 5
				Value Description
				0 The trigger from digital comparator 5 is suppressed and cannot generate a fault condition.
				1 The trigger from digital comparator 5 is ORed with all other fault condition generation inputs (Faultn signals and digital comparators).
				<b>Note:</b> The FLTSRC bit in the <b>PWMnCTL</b> register must be set for this bit to affect fault condition generation.
4	DCMP4	R/W	0	Digital Comparator 4
				Value Description
				0 The trigger from digital comparator 4 is suppressed and cannot generate a fault condition.
				1 The trigger from digital comparator 4 is ORed with all other fault condition generation inputs (Faultn signals and digital comparators).
				<b>Note:</b> The FLTSRC bit in the <b>PWMnCTL</b> register must be set for this bit to affect fault condition generation.
3	DCMP3	R/W	0	Digital Comparator 3
				Value Description
				0 The trigger from digital comparator 3 is suppressed and cannot generate a fault condition.
				1 The trigger from digital comparator 3 is ORed with all other fault condition generation inputs (Faultn signals and digital comparators).
				<b>Note:</b> The FLTSRC bit in the <b>PWMnCTL</b> register must be set for this bit to affect fault condition generation.

Bit/Field	Name	Туре	Reset	Description
2	DCMP2	R/W	0	Digital Comparator 2
				<ul> <li>Value Description</li> <li>The trigger from digital comparator 2 is suppressed and cannot generate a fault condition.</li> </ul>
				1 The trigger from digital comparator 2 is ORed with all other fault condition generation inputs (Faultn signals and digital comparators).
				<b>Note:</b> The FLTSRC bit in the <b>PWMnCTL</b> register must be set for this bit to affect fault condition generation.
1	DCMP1	R/W	0	Digital Comparator 1
				Value Description
				0 The trigger from digital comparator 1 is suppressed and cannot generate a fault condition.
				1 The trigger from digital comparator 1 is ORed with all other fault condition generation inputs (Faultn signals and digital comparators).
				<b>Note:</b> The FLTSRC bit in the <b>PWMnCTL</b> register must be set for this bit to affect fault condition generation.
0	DCMP0	R/W	0	Digital Comparator 0
				Value Description
				0 The trigger from digital comparator 0 is suppressed and cannot generate a fault condition.
				1 The trigger from digital comparator 0 is ORed with all other fault condition generation inputs (Faultn signals and digital comparators).
				<b>Note:</b> The FLTSRC bit in the <b>PWMnCTL</b> register must be set for this bit to affect fault condition generation.

## Register 72: PWM0 Minimum Fault Period (PWM0MINFLTPER), offset 0x07C Register 73: PWM1 Minimum Fault Period (PWM1MINFLTPER), offset 0x0BC Register 74: PWM2 Minimum Fault Period (PWM2MINFLTPER), offset 0x0FC Register 75: PWM3 Minimum Fault Period (PWM3MINFLTPER), offset 0x13C

If the MINFLTPER bit in the **PWMnCTL** register is set, this register specifies the 16-bit time-extension value to be used in extending the fault condition. The value is loaded into a 16-bit down counter, and the counter value is used to extend the fault condition. The fault condition is released in the clock immediately after the counter value reaches 0. The fault condition is asynchronous to the PWM clock; and the delay value is the product of the PWM clock period and the (MFP field value + 1) or (MFP field value + 2) depending on when the fault condition asserts with respect to the PWM clock. The counter decrements at the PWM clock rate, without pause or condition.

PWM0 Minimum Fault Period (PWM0MINFLTPER) PWM0 base: 0x4002.8000

Offset 0x07C Type R/W, reset 0x0000.0000

11	,																	
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
			I	1		I	1 1	rese	rved		1	1	1	r	I	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			I	1		I	1 1	М	FP		1	I	r 1	I	i			
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
E	Bit/Field	t/Field Name Type							cription									
	31:16		reser	ved	RO 0x0000				Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
	15:0 MFP R/W 0x0						0x0000	Mini	imum Fa	ult Perio	d							
									number delay is o						sextende	ed when		

## Register 76: PWM0 Fault Pin Logic Sense (PWM0FLTSEN), offset 0x800 Register 77: PWM1 Fault Pin Logic Sense (PWM1FLTSEN), offset 0x880 Register 78: PWM2 Fault Pin Logic Sense (PWM2FLTSEN), offset 0x900 Register 79: PWM3 Fault Pin Logic Sense (PWM3FLTSEN), offset 0x980

This register defines the PWM fault pin logic sense.

PWM0 Fault Pin Logic Sense	(PWM0FLTSEN)
----------------------------	--------------

PWM0 base: 0x4002.8000

Offset 0x800 Type R/W, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•		· ·		• •	rese	rved						•	•
Туре	RO	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO 0	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0			0					0	0	0	0	0	0	0	0
Г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					1		served		[				FAULT3	FAULT2	FAULT1	FAULT0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
В	it/Field		Nam	ne	Тур	e	Reset	Des	cription							
	31:4		reserv	od	R		0x0000.000	) Soft	wara sha	uld not	roly on th	no value	e of a res	arvad hit		vide
	51.4		16361	leu			5,0000.000						value of			
								pres	erved ad	cross a r	ead-moc	lify-write	e operatio	on.		
	3		FAUL	.T3	R٨	v	0	Faul	lt3 Sense	e						
								Valı	ue Desc	rintion						
								0			dicated if	the Fai	ult3 <b>sig</b>	nal is Hi	h	
								1					ult3 sig		-	
								•	7 (11 C)			ine ra	ures <b>o</b> ig			
	2		FAUL	T2	R/\	v	0	Faul	lt2 Sense	9						
									ue Desc		diaatad if	the To		nol io Lliv	~ h	
								0 1					ult2 sig		-	
								1	Anei			ule Fa	ult2 <b>sig</b>	nai is Lu	vv.	
	1		FAUL	Т1	R/\	N	0	Faul	lt1 Sense	ć						
						-	-									
									ue Desc							
								0					ult1 sig		-	
								1	An er	ror is ind	dicated if	the Far	ult1 sig	nal is Lo	W.	
	0		FAUL	то	RЛ	N	0	Faul	t0 Sense	2						
	U		IAUL		1.1.1	•	0									
									ue Desc							
								0					ult0 <b>sig</b>		-	
								1	An er	ror is inc	dicated if	the Far	ult0 <b>sig</b>	nal is Lo	W.	

### Register 80: PWM0 Fault Status 0 (PWM0FLTSTAT0), offset 0x804 Register 81: PWM1 Fault Status 0 (PWM1FLTSTAT0), offset 0x884 Register 82: PWM2 Fault Status 0 (PWM2FLTSTAT0), offset 0x904 Register 83: PWM3 Fault Status 0 (PWM3FLTSTAT0), offset 0x984

Along with the **PWMnFLTSTAT1** register, this register provides status regarding the fault condition inputs.

If the LATCH bit in the **PWMnCTL** register is clear, the contents of the **PWMnFLTSTAT0** register are read-only (RO) and provide the current state of the FAULTn inputs.

If the LATCH bit in the **PWMnCTL** register is set, the contents of the **PWMnFLTSTAT0** register are read / write 1 to clear (R/W1C) and provide a latched version of the FAULTn inputs. In this mode, the register bits are cleared by writing a 1 to a set bit. The FAULTn inputs are recorded after their sense is adjusted in the generator.

The contents of this register can only be written if the fault source extensions are enabled (the FLTSRC bit in the **PWMnCTL** register is set).

PWM0 Fault Status 0 (PWM0FLTSTAT0)

PWM0 base: 0x4002.8000 Offset 0x804

Type -, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		1 1		1 1	rese	rved		1	1	1	I		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
100001	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		· · ·		rved	0	· · · ·				FAULT3	FAULT2	FAULT1	FAULT0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	-	-	-	-
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	be	Reset	Des	cription							
	31:4		reserv	/ed	R	C	0x0000	Software should not rely on the value of a reserved bit. To p compatibility with future products, the value of a reserved bi preserved across a read-modify-write operation.								
	3		FAUL	Τ3	-		0	If the the adju If the repr sen:	current s istment. e <b>PWMn</b> esents a se adjust If FAULT since the	CTL regi tate of th CTL reg sticky v ment. 3 is set, 3 is clea e last tim	ne FAUL ister LA <sup>r</sup> ersion o the inpur ar, the inpur e it was	T3 input FCH bit is f the FAU t transitio out has r cleared.	clear, this signal at s set, this JLT3 inp oned to th not transi	fter the lo s bit is R ut signal ne active tioned to	ogic sens /W1C an after the state pre	se id e logic eviously.
												-	-			

Bit/Field	Name	Туре	Reset	Description
2	FAULT2	-	0	<ul> <li>Fault Input 2</li> <li>If the <b>PWMnCTL</b> register LATCH bit is clear, this bit is RO and represents the current state of the FAULT2 input signal after the logic sense adjustment.</li> <li>If the <b>PWMnCTL</b> register LATCH bit is set, this bit is R/W1C and represents a sticky version of the FAULT2 input signal after the logic sense adjustment.</li> <li>If FAULT2 is set, the input transitioned to the active state previously.</li> </ul>
				<ul> <li>If FAULT2 is clear, the input has not transitioned to the active state since the last time it was cleared.</li> </ul>
				• The FAULT2 bit is cleared by writing it with the value 1.
1	FAULT1	-	0	<ul> <li>Fault Input 1</li> <li>If the <b>PWMnCTL</b> register LATCH bit is clear, this bit is RO and represents the current state of the FAULT1 input signal after the logic sense adjustment.</li> <li>If the <b>PWMnCTL</b> register LATCH bit is set, this bit is R/W1C and represents a sticky version of the FAULT1 input signal after the logic sense adjustment.</li> <li>If FAULT1 is set, the input transitioned to the active state previously.</li> <li>If FAULT1 is clear, the input has not transitioned to the active state since the last time it was cleared.</li> <li>The FAULT1 bit is cleared by writing it with the value 1.</li> </ul>
0	FAULTO	-	0	<ul> <li>Fault Input 0</li> <li>If the <b>PWMnCTL</b> register LATCH bit is clear, this bit is RO and represents the current state of the input signal after the logic sense adjustment.</li> <li>If the <b>PWMnCTL</b> register LATCH bit is set, this bit is R/W1C and represents a sticky version of the input signal after the logic sense adjustment.</li> <li>If FAULT0 is set, the input transitioned to the active state previously.</li> <li>If FAULT0 is clear, the input has not transitioned to the active state since the last time it was cleared.</li> <li>The FAULT0 bit is cleared by writing it with the value 1.</li> </ul>

### Register 84: PWM0 Fault Status 1 (PWM0FLTSTAT1), offset 0x808 Register 85: PWM1 Fault Status 1 (PWM1FLTSTAT1), offset 0x888 Register 86: PWM2 Fault Status 1 (PWM2FLTSTAT1), offset 0x908 Register 87: PWM3 Fault Status 1 (PWM3FLTSTAT1), offset 0x988

Along with the **PWMnFLTSTAT0** register, this register provides status regarding the fault condition inputs.

If the LATCH bit in the **PWMnCTL** register is clear, the contents of the **PWMnFLTSTAT1** register are read-only (RO) and provide the current state of the digital comparator triggers.

If the LATCH bit in the **PWMnCTL** register is set, the contents of the **PWMnFLTSTAT1** register are read / write 1 to clear (R/W1C) and provide a latched version of the digital comparator triggers. In this mode, the register bits are cleared by writing a 1 to a set bit. The contents of this register can only be written if the fault source extensions are enabled (the FLTSRC bit in the **PWMnCTL** register is set).

#### PWM0 Fault Status 1 (PWM0FLTSTAT1)

PWM0 base: 0x4002.8000 Offset 0x808 Type -, reset 0x0000.0000

	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	T	I			1 1	rese	erved	1	I	I	1	1		1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	l		1	rese	rved				DCMP7	DCMP6	DCMP5	DCMP4	DCMP3	DCMP2	DCMP1	DCMP0
Type Reset	RO 0	RO	RO 0	RO 0	RO 0	RO 0	RO 0	RO	- 0	- 0	- 0	- 0	- 0	-	- 0	- 0
Reset	0	0	0	U	0	0	U	0	0	U	U	U	U	0	0	0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	scription							
	31:8		reser	ved	R	0	0x0000.00	com	tware sho npatibility served a	with futu	ure prod	ucts, the	value of	a reserv	•	
	7		DCM	P7	-		0	Digi	ital Comp	parator 7	Trigger					
									e <b>PWMn</b> rent state	0			-		presents	the
									e <b>PWMn</b> sion of th	0		гсн bit is	s set, this	s bit repr	esents a	sticky

- If DCMP7 is set, the trigger transitioned to the active state previously.
- If DCMP7 is clear, the trigger has not transitioned to the active state since the last time it was cleared.
- The DCMP7 bit is cleared by writing it with the value 1.

Bit/Field	Name	Туре	Reset	Description
6	DCMP6	-	0	Digital Comparator 6 Trigger If the <b>PWMnCTL</b> register LATCH bit is clear, this bit represents the current state of the Digital Comparator 6 trigger input. If the <b>PWMnCTL</b> register LATCH bit is set, this bit represents a sticky version of the trigger.
				<ul> <li>If DCMP6 is set, the trigger transitioned to the active state previously.</li> </ul>
				<ul> <li>If DCMP6 is clear, the trigger has not transitioned to the active state since the last time it was cleared.</li> </ul>
				■ The DCMP6 bit is cleared by writing it with the value 1.
5	DCMP5	-	0	<ul> <li>Digital Comparator 5 Trigger</li> <li>If the <b>PWMnCTL</b> register LATCH bit is clear, this bit represents the current state of the Digital Comparator 5 trigger input.</li> <li>If the <b>PWMnCTL</b> register LATCH bit is set, this bit represents a sticky version of the trigger.</li> <li>If DCMP5 is set, the trigger transitioned to the active state previously.</li> <li>If DCMP5 is clear, the trigger has not transitioned to the active state since the last time it was cleared.</li> </ul>
				■ The DCMP5 bit is cleared by writing it with the value 1.
4	DCMP4	-	0	<ul> <li>Digital Comparator 4 Trigger</li> <li>If the <b>PWMnCTL</b> register LATCH bit is clear, this bit represents the current state of the Digital Comparator 4 trigger input.</li> <li>If the <b>PWMnCTL</b> register LATCH bit is set, this bit represents a sticky version of the trigger.</li> <li>If DCMP4 is set, the trigger transitioned to the active state previously.</li> <li>If DCMP4 is clear, the trigger has not transitioned to the active state</li> </ul>
				<ul> <li>The DCMP4 bit is cleared by writing it with the value 1.</li> </ul>
3	DCMP3	-	0	<ul> <li>Digital Comparator 3 Trigger</li> <li>If the <b>PWMnCTL</b> register LATCH bit is clear, this bit represents the current state of the Digital Comparator 3 trigger input.</li> <li>If the <b>PWMnCTL</b> register LATCH bit is set, this bit represents a sticky version of the trigger.</li> <li>If DCMP3 is set, the trigger transitioned to the active state previously.</li> <li>If DCMP3 is clear, the trigger has not transitioned to the active state since the last time it was cleared.</li> <li>The DCMP3 bit is cleared by writing it with the value 1.</li> </ul>

Bit/Field	Name	Туре	Reset	Description
2	DCMP2	-	0	Digital Comparator 2 Trigger If the <b>PWMnCTL</b> register LATCH bit is clear, this bit represents the current state of the Digital Comparator 2 trigger input. If the <b>PWMnCTL</b> register LATCH bit is set, this bit represents a sticky version of the trigger.
				■ If DCMP2 is set, the trigger transitioned to the active state previously.
				<ul> <li>If DCMP2 is clear, the trigger has not transitioned to the active state since the last time it was cleared.</li> </ul>
				■ The DCMP2 bit is cleared by writing it with the value 1.
1	DCMP1	-	0	<ul> <li>Digital Comparator 1 Trigger</li> <li>If the <b>PWMnCTL</b> register LATCH bit is clear, this bit represents the current state of the Digital Comparator 1 trigger input.</li> <li>If the <b>PWMnCTL</b> register LATCH bit is set, this bit represents a sticky version of the trigger.</li> <li>If DCMP1 is set, the trigger transitioned to the active state previously.</li> <li>If DCMP1 is clear, the trigger has not transitioned to the active state since the last time it was cleared.</li> <li>The DCMP1 bit is cleared by writing it with the value 1.</li> </ul>
0	DCMP0	-	0	<ul> <li>Digital Comparator 0 Trigger</li> <li>If the <b>PWMnCTL</b> register LATCH bit is clear, this bit represents the current state of the Digital Comparator 0 trigger input.</li> <li>If the <b>PWMnCTL</b> register LATCH bit is set, this bit represents a sticky version of the trigger.</li> <li>If DCMP0 is set, the trigger transitioned to the active state previously.</li> <li>If DCMP0 is clear, the trigger has not transitioned to the active state since the last time it was cleared.</li> <li>The DCMP0 bit is cleared by writing it with the value 1.</li> </ul>

### 22 Quadrature Encoder Interface (QEI)

A quadrature encoder, also known as a 2-channel incremental encoder, converts linear displacement into a pulse signal. By monitoring both the number of pulses and the relative phase of the two signals, you can track the position, direction of rotation, and speed. In addition, a third channel, or index signal, can be used to reset the position counter.

The LM3S9B92 microcontroller includes two quadrature encoder interface (QEI) modules. Each QEI module interprets the code produced by a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, it can capture a running estimate of the velocity of the encoder wheel.

The Stellaris<sup>®</sup> LM3S9B92 microcontroller includes two QEI modules providing control of two motors at the same time with the following features:

- Position integrator that tracks the encoder position
- Programmable noise filter on the inputs
- Velocity capture using built-in timer
- The input frequency of the QEI inputs may be as high as 1/4 of the processor frequency (for example, 12.5 MHz for a 50-MHz system)
- Interrupt generation on:
  - Index pulse
  - Velocity-timer expiration
  - Direction change
  - Quadrature error detection

#### 22.1 Block Diagram

Figure 22-1 on page 1206 provides a block diagram of a Stellaris QEI module.





### 22.2 Signal Description

The following table lists the external signals of the QEI module and describes the function of each. The QEI signals are alternate functions for some GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for these QEI signals. The AFSEL bit in the **GPIO Alternate Function Select** (**GPIOAFSEL**) register (page 427) should be set to choose the QEI function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control** (**GPIOPCTL**) register (page 445) to assign the QEI signal to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 404.

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
IDX0	10	PD0 (3)	I	TTL	QEI module 0 index.
	72	PB2 (2)			
	90	PB6 (5)			
	92	PB4 (6)			
	100	PD7 (1)			
IDX1	61	PF1 (2)	I	TTL	QEI module 1 index.
	84	PH2 (1)			
PhA0	11	PD1 (3)	I	TTL	QEI module 0 phase A.
	25	PC4 (2)			
	95	PE2 (4)			
PhA1	96	PE3 (3)		TTL	QEI module 1 phase A.

Table 22-1. QEI Signals (100LQFP)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
PhB0	22 23 47 83 96	PC7 (2) PC6 (2) PF0 (2) PH3 (1) PE3 (4)	I	TTL	QEI module 0 phase B.
PhB1	11 36 95	PD1 (11) PG7 (1) PE2 (3)	I	TTL	QEI module 1 phase B.

#### Table 22-1. QEI Signals (100LQFP) (continued)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

#### Table 22-2. QEI Signals (108BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
IDX0	G1 A11 A7 A6 A2	PD0 (3) PB2 (2) PB6 (5) PB4 (6) PD7 (1)	I	TTL	QEI module 0 index.
IDX1	H12 D11	PF1 (2) PH2 (1)	I	TTL	QEI module 1 index.
PhA0	G2 L1 A4	PD1 (3) PC4 (2) PE2 (4)	I	TTL	QEI module 0 phase A.
PhA1	B4	PE3 (3)	I	TTL	QEI module 1 phase A.
PhB0	L2 M2 M9 D10 B4	PC7 (2) PC6 (2) PF0 (2) PH3 (1) PE3 (4)	I	TTL	QEI module 0 phase B.
PhB1	G2 C10 A4	PD1 (11) PG7 (1) PE2 (3)	I	TTL	QEI module 1 phase B.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

### 22.3 Functional Description

The QEI module interprets the two-bit gray code produced by a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, it can capture a running estimate of the velocity of the encoder wheel.

The position integrator and velocity capture can be independently enabled, though the position integrator must be enabled before the velocity capture can be enabled. The two phase signals, PhA and PhB, can be swapped before being interpreted by the QEI module to change the meaning of forward and backward and to correct for miswiring of the system. Alternatively, the phase signals can be interpreted as a clock and direction signal as output by some encoders.

The QEI module input signals have a digital noise filter on them that can be enabled to prevent spurious operation. The noise filter requires that the inputs be stable for a specified number of consecutive clock cycles before updating the edge detector. The filter is enabled by the FILTEN bit in the **QEI Control (QEICTL)** register. The frequency of the input update is programmable using the FILTENT bit field in the **QEICTL** register.

The QEI module supports two modes of signal operation: quadrature phase mode and clock/direction mode. In quadrature phase mode, the encoder produces two clocks that are 90 degrees out of phase; the edge relationship is used to determine the direction of rotation. In clock/direction mode, the encoder produces a clock signal to indicate steps and a direction signal to indicate the direction of rotation. This mode is determined by the SIGMODE bit of the **QEICTL** register (see page 1212).

When the QEI module is set to use the quadrature phase mode (SIGMODE bit is clear), the capture mode for the position integrator can be set to update the position counter on every edge of the PhA signal or to update on every edge of both PhA and PhB. Updating the position counter on every PhA and PhB edge provides more positional resolution at the cost of less range in the positional counter.

When edges on PhA lead edges on PhB, the position counter is incremented. When edges on PhB lead edges on PhA, the position counter is decremented. When a rising and falling edge pair is seen on one of the phases without any edges on the other, the direction of rotation has changed.

The positional counter is automatically reset on one of two conditions: sensing the index pulse or reaching the maximum position value. The reset mode is determined by the RESMODE bit of the **QEICTL** register.

When RESMODE is set, the positional counter is reset when the index pulse is sensed. This mode limits the positional counter to the values [0:N-1], where N is the number of phase edges in a full revolution of the encoder wheel. The **QEI Maximum Position (QEIMAXPOS)** register must be programmed with N-1 so that the reverse direction from position 0 can move the position counter to N-1. In this mode, the position register contains the absolute position of the encoder relative to the index (or home) position once an index pulse has been seen.

When RESMODE is clear, the positional counter is constrained to the range [0:M], where M is the programmable maximum value. The index pulse is ignored by the positional counter in this mode.

Velocity capture uses a configurable timer and a count register. The timer counts the number of phase edges (using the same configuration as for the position integrator) in a given time period. The edge count from the previous time period is available to the controller via the **QEI Velocity** (**QEISPEED**) register, while the edge count for the current time period is being accumulated in the **QEI Velocity Counter (QEICOUNT)** register. As soon as the current time period is complete, the total number of edges counted in that time period is made available in the **QEISPEED** register (overwriting the previous value), the **QEICOUNT** register is cleared, and counting commences on a new time period. The number of edges counted in a given time period is directly proportional to the velocity of the encoder.

Figure 22-2 on page 1208 shows how the Stellaris quadrature encoder converts the phase input signals into clock pulses, the direction signal, and how the velocity predivider operates (in Divide by 4 mode).



#### Figure 22-2. Quadrature Encoder and Velocity Predivider Operation

The period of the timer is configurable by specifying the load value for the timer in the **QEI Timer Load (QEILOAD)** register. When the timer reaches zero, an interrupt can be triggered, and the hardware reloads the timer with the **QEILOAD** value and continues to count down. At lower encoder speeds, a longer timer period is required to be able to capture enough edges to have a meaningful result. At higher encoder speeds, both a shorter timer period and/or the velocity predivider can be used.

The following equation converts the velocity counter value into an rpm value:

rpm = (clock \* (2 ^ VELDIV) \* SPEED \* 60) ÷ (LOAD \* ppr \* edges)

where:

 ${\tt clock}$  is the controller clock rate

ppr is the number of pulses per revolution of the physical encoder

edges is 2 or 4, based on the capture mode set in the **QEICTL** register (2 for CAPMODE clear and 4 for CAPMODE set)

For example, consider a motor running at 600 rpm. A 2048 pulse per revolution quadrature encoder is attached to the motor, producing 8192 phase edges per revolution. With a velocity predivider of ÷1 (VELDIV is clear) and clocking on both PhA and PhB edges, this results in 81,920 pulses per second (the motor turns 10 times per second). If the timer were clocked at 10,000 Hz, and the load value was 2,500 (¼ of a second), it would count 20,480 pulses per update. Using the above equation:

rpm = (10000 \* 1 \* 20480 \* 60) ÷ (2500 \* 2048 \* 4) = 600 rpm

Now, consider that the motor is sped up to 3000 rpm. This results in 409,600 pulses per second, or 102,400 every  $\frac{1}{4}$  of a second. Again, the above equation gives:

rpm = (10000 \* 1 \* 102400 \* 60) ÷ (2500 \* 2048 \* 4) = 3000 rpm

Care must be taken when evaluating this equation because intermediate values may exceed the capacity of a 32-bit integer. In the above examples, the clock is 10,000 and the divider is 2,500; both could be predivided by 100 (at compile time if they are constants) and therefore be 100 and 25. In fact, if they were compile-time constants, they could also be reduced to a simple multiply by 4, cancelled by the ÷4 for the edge-count factor.

**Important:** Reducing constant factors at compile time is the best way to control the intermediate values of this equation and reduce the processing requirement of computing this equation.

The division can be avoided by selecting a timer load value such that the divisor is a power of 2; a simple shift can therefore be done in place of the division. For encoders with a power of 2 pulses per revolution, the load value can be a power of 2. For other encoders, a load value must be selected such that the product is very close to a power of 2. For example, a 100 pulse-per-revolution encoder could use a load value of 82, resulting in 32,800 as the divisor, which is 0.09% above 2<sup>14</sup>. In this case a shift by 15 would be an adequate approximation of the divide in most cases. If absolute accuracy were required, the microcontroller's divide instruction could be used.

The QEI module can produce a controller interrupt on several events: phase error, direction change, reception of the index pulse, and expiration of the velocity timer. Standard masking, raw interrupt status, interrupt status, and interrupt clear capabilities are provided.

### 22.4 Initialization and Configuration

The following example shows how to configure the Quadrature Encoder module to read back an absolute position:

- 1. Enable the QEI clock by writing a value of 0x0000.0100 to the RCGC1 register in the System Control module (see page 280).
- 2. Enable the clock to the appropriate GPIO module via the RCGC2 register in the System Control module (see page 292).
- 3. In the GPIO module, enable the appropriate pins for their alternate function using the GPIOAFSEL register. To determine which GPIOs to configure, see Table 24-4 on page 1253.
- 4. Configure the PMCn fields in the GPIOPCTL register to assign the QEI signals to the appropriate pins (see page 445 and Table 24-5 on page 1262).
- 5. Configure the guadrature encoder to capture edges on both signals and maintain an absolute position by resetting on index pulses. A 1000-line encoder with four edges per line, results in 4000 pulses per revolution; therefore, set the maximum position to 3999 (0xF9F) as the count is zero-based.
  - Write the QEICTL register with the value of 0x0000.0018.
  - Write the QEIMAXPOS register with the value of 0x0000.0F9F.
- 6. Enable the guadrature encoder by setting bit 0 of the **QEICTL** register.
- 7. Delay until the encoder position is required.
- 8. Read the encoder position by reading the QEI Position (QEIPOS) register value.

#### 22.5 **Register Map**

Table 22-3 on page 1210 lists the QEI registers. The offset listed is a hexadecimal increment to the register's address, relative to the module's base address:

- QEI0: 0x4002.C000
- QEI1: 0x4002.D000

Note that the QEI module clock must be enabled before the registers can be programmed (see page 280). There must be a delay of 3 system clocks after the QEI module clock is enabled before any QEI module registers are accessed.

**QEI** Velocity Counter

**QEI** Velocity

Table 22-3. QEI Register Map								
Offset	Name	Туре	Reset	Description				
0x000	QEICTL	R/W	0x0000.0000	QEI Control				
0x004	QEISTAT	RO	0x0000.0000	QEI Status				
0x008	QEIPOS	R/W	0x0000.0000	QEI Position				
0x00C	QEIMAXPOS	R/W	0x0000.0000	QEI Maximum Position				
0x010	QEILOAD	R/W	0x0000.0000	QEI Timer Load				
0x014	QEITIME	RO	0x0000.0000	QEI Timer				

0x0000.0000

0x0000.0000

RO

RO

#### T

QEICOUNT

QEISPEED

0x018

0x01C

1220

1221

Offset	Name	Туре	Reset	Description	See page
0x020	QEIINTEN	R/W	0x0000.0000	QEI Interrupt Enable	1222
0x024	QEIRIS	RO	0x0000.0000	QEI Raw Interrupt Status	1224
0x028	QEIISC	R/W1C	0x0000.0000	QEI Interrupt Status and Clear	1226

#### Table 22-3. QEI Register Map (continued)

## 22.6 Register Descriptions

The remainder of this section lists and describes the QEI registers, in numerical order by address offset.

QEI Control (QEICTL)

#### Register 1: QEI Control (QEICTL), offset 0x000

This register contains the configuration of the QEI module. Separate enables are provided for the quadrature encoder and the velocity capture blocks; the quadrature encoder must be enabled in order to capture the velocity, but the velocity does not need to be captured in applications that do not need it. The phase signal interpretation, phase swap, Position Update mode, Position Reset mode, and velocity predivider are all set via this register.

QEI0 QEI1 Offse	base: 0x base: 0x t 0x000	et 0x0000	00															
ſ	31	30	29	28	27	26 rese	25 I I	24	23	22	21	20	19	18 FILT	17 CNT	16		
T.ma	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W		
Type Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		rved	FILTEN	STALLEN	INVI	INVB	INVA		VELDIV	•	VELEN			SIGMODE	SWAP	ENABLE		
Type Reset	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
В	it/Field		Nan	ne	Ту	pe	Reset	Description										
	compatibility with future		ot rely on the value of a reserved bit. To provide uture products, the value of a reserved bit should be a read-modify-write operation.															
	19:16		FILTC	CNT	NT R/W 0x0 Input Filter Prescale Count This field controls the frequency of the in When this field is clear, the input is sampled this field ix 0x1, the input is sampled after when this field is 0xF, the input is sampled				npled aft after 3 sy	pled after 2 system clocks. When fter 3 system clocks. Similarly,								
	15:14		reser	ved	R	0	0x0	con	npatibility	vare should not rely on the value of a reserved bit. To provide patibility with future products, the value of a reserved bit should erved across a read-modify-write operation.								
	13		FILTI	EN	R/	W	0	Enable Input Filter										
								Val	ue Desc	ription								
								0	The	QEI inpu	its are no	ot filtered	1.					
								1	must		le for 3 c		ise filter on the QEI input signals. Inputs onsecutive clock edges before the edge					
	12		STALI	LEN	R/	W	0	Sta	II QEI									
								Value Description										
								0			lule does debugg		ll when t	he micro	controlle	er is		
								1		QEI mod bugger.	lule stall	s when t	he micro	controlle	r is stop	ped by		

Bit/Field	Name	Туре	Reset	Description
11	INVI	R/W	0	Invert Index Pulse
				ValueDescription0No effect.1Inverts the IDX input.
10	INVB	R/W	0	Invert PhB
				Value Description
				0 No effect.
				1 Inverts the PhB input.
9	INVA	R/W	0	Invert PhA
				Value Description
				0 No effect.
				1 Inverts the PhA input.
8:6	VELDIV	R/W	0x0	Predivide Velocity This field defines the predivider of the input quadrature pulses before being applied to the <b>QEICOUNT</b> accumulator.
				Value Predivider
				0x0 ÷1
				0x1 ÷2
				0x2 ÷4
				0x3 ÷8
				0x4 ÷16
				0x5 ÷32
				0x6 ÷64
				0x7 ÷128
5	VELEN	R/W	0	Capture Velocity
				Value Description
				0 No effect.
				1 Enables capture of the velocity of the quadrature encoder.
4	RESMODE	R/W	0	Reset Mode
				Value Description
				0 The position counter is reset when it reaches the maximum as defined by the MAXPOS field in the <b>QEIMAXPOS</b> register.
				1 The position counter is reset when the index pulse is captured.

Bit/Field	Name	Туре	Reset	Description			
3	CAPMODE	R/W	0	Capture Mode			
				Value Description			
				0 Only the PhA edges are counted.			
				1 The PhA and PhB edges are counted, providing twice the positional resolution but half the range.			
2	SIGMODE	R/W	0	Signal Mode			
				Value Description			
				0 The PhA and PhB signals operate as quadrature phase signals.			
				1 The PhA and PhB signals operate as clock and direction.			
1	SWAP	R/W	0	Swap Signals			
				Value Description			
				0 No effect.			
				1 Swaps the PhA and PhB signals.			
0	ENABLE	R/W	0	Enable QEI			
				Value Description			
				0 No effect.			
				1 Enables the quadrature encoder module.			

### Register 2: QEI Status (QEISTAT), offset 0x004

This register provides status about the operation of the QEI module.

QEI	Status	(QEIS	TAT)													
QEI1 Offse	base: 0x4 base: 0x4 t 0x004 RO, reset	4002.D0	00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[	r		1	1			r r	rese	erved	Í		Ì	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[	ſ		1	Ì			reserv	ved	i	l I		Ì	1	Ì	DIRECTION	ERROR
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:2		reser	ved	R	0 (	0x0000.000	com	patibility	with futu	ure produ	ucts, the		a reserv	t. To prov ved bit sh	
	1		DIREC	TION	R	0	0		ection of		n the en	coder is	rotating.			
													rotating.			
									ue Desc							
								0	The	encoder	is rotatir	ng forwa	rd.			
								1	The	encoder	is rotatir	ig in rev	erse.			
	0		ERR	OR	R	0	0	Erro	or Detect	ed						
								Val	ue Desc	ription						
								0	No e	rror.						
								1		rror was als chang				e sequer	nce (that	is, both

#### Register 3: QEI Position (QEIPOS), offset 0x008

This register contains the current value of the position integrator. The value is updated by the status of the QEI phase inputs and can be set to a specific value by writing to it.



#### Register 4: QEI Maximum Position (QEIMAXPOS), offset 0x00C

This register contains the maximum value of the position integrator. When moving forward, the position register resets to zero when it increments past this value. When moving in reverse, the position register resets to this value when it decrements from zero.

### QEI Maximum Position (QEIMAXPOS)

QEI1 Offse	t 0x00C	4002.D00	00													
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1	1	1	1	1 1	MAX	POS		r	I	1	1	I	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1		1		1 1					1	1	I	1	'
								MAX	POS							
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	MAX R/W	POS R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Type Reset	RW, reset 0x0000.0000         31       30       29       28       27       26       25       24       23       22         MAXPOS         RW       R/W       R/W			R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0							
Reset			0	0	0	0	0	R/W 0	R/W 0							
Reset	<sup>0</sup> Bit/Field		o Nar	0 ne	o Ty	o pe	o Reset	R/W 0 Des	R/W 0	0	0	0				
Reset	0		o Nar	0 ne	o Ty	o pe	o Reset	R/W 0 Des 0 Max	R/W 0 cription imum Po	o osition In	0 tegrator	0 Value	0	0		

#### Register 5: QEI Timer Load (QEILOAD), offset 0x010

This register contains the load value for the velocity timer. Because this value is loaded into the timer on the clock cycle after the timer is zero, this value should be one less than the number of clocks in the desired period. So, for example, to have 2000 decimal clocks per timer period, this register should contain 1999 decimal.



#### Register 6: QEI Timer (QEITIME), offset 0x014

This register contains the current value of the velocity timer. This counter does not increment when the VELEN bit in the **QEICTL** register is clear.



#### Register 7: QEI Velocity Counter (QEICOUNT), offset 0x018

This register contains the running count of velocity pulses for the current time period. Because this count is a running total, the time period to which it applies cannot be known with precision (that is, a read of this register does not necessarily correspond to the time returned by the **QEITIME** register because there is a small window of time between the two reads, during which either value may have changed). The **QEISPEED** register should be used to determine the actual encoder velocity; this register is provided for information purposes only. This counter does not increment when the VELEN bit in the **QEICTL** register is clear.

QEI0 QEI1 Offse	base: 0x base: 0x t 0x018	4002.C0 4002.D0	00 00	ICOUN	Т)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[	1		T	Ĩ	1	1	1 1	CO	UNT		I	I	1	1	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			I	I	1	1	1 1	со	UNT		I	1	1	I	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Type       RO       <															
	31:0		COU	INT	R	XO 0	x0000.000					pulses d	uring thi	s velocit	y timer p	period.

#### Register 8: QEI Velocity (QEISPEED), offset 0x01C

This register contains the most recently measured velocity of the quadrature encoder. This value corresponds to the number of velocity pulses counted in the previous velocity timer period. This register does not update when the VELEN bit in the **QEICTL** register is clear.

QEI0 QEI1 Offse	Velocity base: 0x4 base: 0x4 t 0x01C RO, rese	4002.C00 4002.D00	10 10	)												
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		I	1	1	1	1 1	SPI	I I EED I		1 1		1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			I	T	1	I	т т	SPI	T T EED		1 1		1	1	I	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		0000         29       28       27       26       25       24       23       22       21       20       19       18       17       16         SPEED         RO       RO<													
	31:0		SPE	ED	R	O 0:	«0000.00C		,	ed speed	d of the c	Juadratu	re encoc	ler in pul	ses per	period.

#### Register 9: QEI Interrupt Enable (QEIINTEN), offset 0x020

This register contains enables for each of the QEI module interrupts. An interrupt is asserted to the interrupt controller if the corresponding bit in this register is set.

QEI	Interru	ipt Ena	ble (QEI	INTEN	)											
QEI1 Offse	base: 0x t 0x020	<4002.C0 <4002.D0 set 0x000	00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	r	1		1 1	rese	rved	r 1	[	1	1 1		ı –	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	•			re	eserved					•	INTERROR	INTDIR	INTTIMER	INTINDEX
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	be	Reset	Des	cription							
	31:4		reserv	ved	R	С	0x0000.000	com	patibility	with futu	ire prod	ducts, the	e of a rese value of e operatio	a reserv		
	3		INTER	ROR	R/	W	0	Pha	se Error	Interrupt	Enable	е				
								Valu	ue Desc	ription						
								1		•			rrupt coni register is		hen the	
								0		INTERRO		rupt is su	ppressed	and no	t sent to	the
	2		INTD	IR	R/	W	0	Dire	ction Ch	ange Inte	errupt E	Enable				
								Valu	ue Desc	ription						
								1		•		o the inte jister is s	rrupt cont et.	roller wi	hen the I	NTDIR
								0		INTDIR İ Öller.	nterrup	t is suppr	essed and	d not ser	nt to the i	nterrupt
	1		INTTIN	/IER	R/	W	0	Time	er Expire	es Interru	pt Enal	ble				
								Valu	ue Desc	ription						
								1	An in	terrupt is			rrupt cont register is		hen the	
								0	The		R inter		ppressed		t sent to	the

Bit/Field	Name	Туре	Reset	Description								
0	INTINDEX	R/W	0	Index Pulse Detected Interrupt Enable								
				Value Description								
				1 An interrupt is sent to the interrupt controller when the INTINDEX bit in the <b>QEIRIS</b> register is set.								
				0 The INTINDEX interrupt is suppressed and not sent to the interrupt controller.								

QEI Raw Interrupt Status (QEIRIS)

#### Register 10: QEI Raw Interrupt Status (QEIRIS), offset 0x024

This register provides the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller (configured through the **QEIINTEN** register). If a bit is set, the latched event has occurred; if a bit is clear, the event in question has not occurred.

QEI0 QEI1 Offse	base: 0x4 base: 0x4 t 0x024 RO, rese	4002.C0 4002.D0 t 0x0000	00 .0000													
[	31	30	29	28	27	26	25	24 rese	23 I erved	22	21	20	19 1	18	17 1	16 I
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[			1		r r	re	served		1		Ì	Ì	INTERROR	INTDIR	INTTIMER	INTINDEX
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
В	Bit/Field		Nam	ne	Тур	be	Reset	Des	cription							
	31:4		reserv	ved	R	C	0x0000.000	com	npatibility	with fut	rely on ti ure produ read-mod	ucts, the	value of	a reserv		
	3		INTERI	ROR	R	С	0	Pha	ise Error	Detecte	d					
								Val	ue Desc	ription						
								1	A ph	ase erro	r has bee	en detec	cted.			
								0	An in	terrupt l	nas not o	ccurred				
									s bit is cle ster.	eared by	v writing a	a 1 to the	e interi	ROR <b>bit i</b>	n the <b>QE</b>	IISC
	2		INTD	IR	R	С	0	Dire	ection Ch	ange De	etected					
								Val	ue Desc	ription						
								1	The	rotation	direction	has cha	anged			
								0	An in	terrupt l	nas not o	ccurred				
								This	s bit is cle	ared by	writing a	1 to the	INTDIR	bit in the	QEIISC	register.
	1		INTTIN	/IER	R	С	0	Velo	ocity Time	er Expir	ed					
								Val	ue Desc	ription						
								1	The	velocity	timer has	s expired	d.			
								0	An in	terrupt l	nas not o	ccurred	-			
									s bit is cle ster.	eared by	v writing a	a 1 to the	e inttii	MER bit i	n the <b>QE</b>	IISC
Bit/Field	Name	Туре	Reset	Description												
-----------	----------	------	-------	---												
0	INTINDEX	RO	0	Index Pulse Asserted												
				Value Description												
				1 The index pulse has occurred.												
				0 An interrupt has not occurred.												
				This bit is cleared by writing a 1 to the INTINDEX bit in the <b>QEIISC</b> register.												

### Register 11: QEI Interrupt Status and Clear (QEIISC), offset 0x028

This register provides the current set of interrupt sources that are asserted to the controller. If a bit is set, the latched event has occurred and is enabled to generate an interrupt; if a bit is clear the event in question has not occurred or is not enabled to generate an interrupt. This register is R/W1C; writing a 1 to a bit position clears the bit and the corresponding interrupt reason.

QEI0 QEI1 Offse	Interrup base: 0x4 base: 0x4 t 0x028 R/W1C, re	002.C0	00	Clear (Q	EIISC)											
1900	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	r		1	r	1 1		1 1	rese	erved		1 1	ſ	1 1		r	r
<b>Г</b> уре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
l							eserved		<u> </u>				INTERROR	INTDIR	INTTIMER	INTINDEX
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0
В	it/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:4		reserv	ved	R	0	0x0000.000	com	patibility	with fut	ure produ	ucts, the	e of a rese value of e operatic	a reserv		
	3		INTERI	ROR	R/M	/1C	0	Pha	se Error	Interrup	t					
								Val	ue Desc	ription						
								1					IRIS regi interrupt t			
								0	No in	terrupt ł	nas occu	rred or t	he interru	ipt is ma	asked.	
									s bit is cle ERROR b				aring this	bit also	clears th	е
	2		INTD	IR	R/W	/1C	0	Dire	ction Ch	ange Int	errupt					
								Val	ue Desc	ription						
								1	The :	INTDIR			IS registe interrupt t			
								0	-			-	he interru			
									s bit is cle n the <b>QE</b>	-	-	1. Clear	ing this b	it also cl	ears the	INTDIR
	1		INTTIN	/IER	R/M	/1C	0	Velo	ocity Time	er Expire	ed Interru	ıpt				
								Val	ue Desc	ription						
								1					IRIS regi interrupt t			
								0	-			-	he interru			
									s bit is cle				aring this	bit also	clears th	e

Bit/Field	Name	Туре	Reset	Description
0	INTINDEX	R/W1C	0	Index Pulse Interrupt
				Value Description
				1 The INTINDEX bits in the <b>QEIRIS</b> register and the <b>QEIINTEN</b> registers are set, providing an interrupt to the interrupt controller.
				0 No interrupt has occurred or the interrupt is masked.
				This bit is cleared by writing a 1. Clearing this bit also clears the INTINDEX bit in the <b>QEIRIS</b> register.

## 23 Pin Diagram

The LM3S9B92 microcontroller pin diagram is shown below.

Each GPIO signal is identified by its GPIO port unless it defaults to an alternate function on reset. In this case, the GPIO port name is followed by the default alternate function. To see a complete list of possible functions for each pin, see Table 24-5 on page 1262.







Figure 23-2. 108-Ball BGA Package Pin Diagram (Top View)

# 24 Signal Tables

The following tables list the signals available for each pin. Signals are configured as GPIOs on reset, except for those noted below. Use the **GPIOAMSEL** register (see page 443) to select analog mode. For a GPIO pin to be used for an alternate digital function, the corresponding bit in the **GPIOAFSEL** register (see page 427) must be set. Further pin muxing options are provided through the PMCx bit field in the **GPIOPCTL** register (see page 445), which selects one of several available peripheral functions for that GPIO.

**Important:** All GPIO pins are configured as GPIOs by default with the exception of the pins shown in the table below. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

GPIO Pin	Default State	GPIOAFSEL Bit	GPIOPCTL PMCx Bit Field
PA[1:0]	UART0	0	0x1
PA[5:2]	SSI0	0	0x1
PB[3:2]	I <sup>2</sup> C0	0	0x1
PC[3:0]	JTAG/SWD	1	0x3

#### Table 24-1. GPIO Pins With Default Alternate Functions

Table 24-2 on page 1231 shows the pin-to-signal-name mapping, including functional characteristics of the signals. Each possible alternate analog and digital function is listed for each pin.

Table 24-3 on page 1243 lists the signals in alphabetical order by signal name. If it is possible for a signal to be on multiple pins, each possible pin assignment is listed. The "Pin Mux" column indicates the GPIO and the encoding needed in the PMCx bit field in the **GPIOPCTL** register.

Table 24-4 on page 1253 groups the signals by functionality, except for GPIOs. If it is possible for a signal to be on multiple pins, each possible pin assignment is listed.

Table 24-5 on page 1262 lists the GPIO pins and their analog and digital alternate functions. The AINx and VREFA analog signals are not 5-V tolerant and go through an isolation circuit before reaching their circuitry. These signals are configured by clearing the corresponding DEN bit in the **GPIO Digital Enable (GPIODEN)** register and setting the corresponding AMSEL bit in the **GPIO Analog Mode Select (GPIOAMSEL)** register. Other analog signals are 5-V tolerant and are connected directly to their circuitry (C0-, C0+, C1-, C1+, C2-, C2+, USB0VBUS, USB0ID). These signals are configured by clearing the DEN bit in the **GPIO Digital Enable (GPIODEN)** register. The digital signals are enabled by setting the appropriate bit in the **GPIO Alternate Function Select (GPIOAFSEL)** and **GPIODEN** registers and configuring the PMCx bit field in the **GPIO Port Control (GPIOPCTL)** register to the numeric enoding shown in the table below. Table entries that are shaded gray are the default values for the corresponding GPIO pin.

Table 24-6 on page 1265 lists the signals based on number of possible pin assignments. This table can be used to plan how to configure the pins for a particular functionality. Application Note AN01274 Configuring Stellaris<sup>®</sup> Microcontrollers with Pin Multiplexing provides an overview of the pin muxing implementation, an explanation of how a system designer defines a pin configuration, and examples of the pin configuration process.

Note: All digital inputs are Schmitt triggered.

## 24.1 100-Pin LQFP Package Pin Tables

### 24.1.1 Signals by Pin Number

#### Table 24-2. Signals by Pin Number

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description
	PE7	I/O	TTL	GPIO port E bit 7.
	AIN0	I	Analog	Analog-to-digital converter input 0.
1	C2o	0	TTL	Analog comparator 2 output.
	PWM5	0	TTL	PWM 5. This signal is controlled by PWM Generator 2.
	U1DCD	I	TTL	UART module 1 Data Carrier Detect modem status input signal.
	PE6	I/O	TTL	GPIO port E bit 6.
l l	AIN1	I	Analog	Analog-to-digital converter input 1.
2	Clo	0	TTL	Analog comparator 1 output.
	PWM4	0	TTL	PWM 4. This signal is controlled by PWM Generator 2.
	U1CTS	I	TTL	UART module 1 Clear To Send modem flow control input signal.
3	VDDA	-	Power	The positive supply for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. VDDA pins must be supplied with a voltage that meets the specification in Table 26-2 on page 1309, regardless of system implementation.
4	GNDA	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
	PE5	I/O	TTL	GPIO port E bit 5.
5	AIN2	I	Analog	Analog-to-digital converter input 2.
5	CCP5	I/O	TTL	Capture/Compare/PWM 5.
	I2S0TXSD	I/O	TTL	I <sup>2</sup> S module 0 transmit data.
	PE4	I/O	TTL	GPIO port E bit 4.
	AIN3	I	Analog	Analog-to-digital converter input 3.
	CCP2	I/O	TTL	Capture/Compare/PWM 2.
6	CCP3	I/O	TTL	Capture/Compare/PWM 3.
	Fault0	I	TTL	PWM Fault 0.
	I2S0TXWS	I/O	TTL	I <sup>2</sup> S module 0 transmit word select.
	U2Tx	0	TTL	UART module 2 transmit. When in IrDA mode, this signal has IrDA modulation.
7	LDO	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 $\mu$ F or greater. The LDO pin must also be connected to the VDDC pins at the board level in addition to the decoupling capacitor(s).
8	VDD	-	Power	Positive supply for I/O and some logic.
9	GND	-	Power	Ground reference for logic and I/O pins.

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description
	PD0	I/O	TTL	GPIO port D bit 0.
	AIN15		Analog	Analog-to-digital converter input 15.
	CANORx		TTL	CAN module 0 receive.
	CCP6	I/O	TTL	Capture/Compare/PWM 6.
	I2S0RXSCK	I/O	TTL	I <sup>2</sup> S module 0 receive clock.
10	IDX0	1	TTL	QEI module 0 index.
	PWM0	0	TTL	PWM 0. This signal is controlled by PWM Generator 0.
	U1CTS	1	TTL	UART module 1 Clear To Send modem flow control input signal.
	UlRx	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
	U2Rx	I	TTL	UART module 2 receive. When in IrDA mode, this signal has IrDA modulation.
	PD1	I/O	TTL	GPIO port D bit 1.
	AIN14	I	Analog	Analog-to-digital converter input 14.
	CANOTx	0	TTL	CAN module 0 transmit.
	CCP2	I/O	TTL	Capture/Compare/PWM 2.
	CCP7	I/O	TTL	Capture/Compare/PWM 7.
11	I2SORXWS	I/O	TTL	I <sup>2</sup> S module 0 receive word select.
	PWM1	0	TTL	PWM 1. This signal is controlled by PWM Generator 0.
	PhA0	I	TTL	QEI module 0 phase A.
	PhB1	1	TTL	QEI module 1 phase B.
	U1DCD	I	TTL	UART module 1 Data Carrier Detect modem status input signal.
	UlTx	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
	U2Tx	0	TTL	UART module 2 transmit. When in IrDA mode, this signal has IrDA modulation.
	PD2	I/O	TTL	GPIO port D bit 2.
	AIN13	I	Analog	Analog-to-digital converter input 13.
	CCP5	I/O	TTL	Capture/Compare/PWM 5.
12	CCP6	I/O	TTL	Capture/Compare/PWM 6.
	EPI0S20	I/O	TTL	EPI module 0 signal 20.
	PWM2	0	TTL	PWM 2. This signal is controlled by PWM Generator 1.
	UlRx	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
	PD3	I/O	TTL	GPIO port D bit 3.
	AIN12	I	Analog	Analog-to-digital converter input 12.
	CCP0	I/O	TTL	Capture/Compare/PWM 0.
13	CCP7	I/O	TTL	Capture/Compare/PWM 7.
	EPI0S21	I/O	TTL	EPI module 0 signal 21.
	PWM3	0	TTL	PWM 3. This signal is controlled by PWM Generator 1.
	UlTx	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.

Table 24-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description
	PJ0	I/O	TTL	GPIO port J bit 0.
14	EPI0S16	I/O	TTL	EPI module 0 signal 16.
14	I2C1SCL	I/O	OD	I <sup>2</sup> C module 1 clock.
	PWM0	0	TTL	PWM 0. This signal is controlled by PWM Generator 0.
	PH7	I/O	TTL	GPIO port H bit 7.
15	EPI0S27	I/O	TTL	EPI module 0 signal 27.
15	PWM5	0	TTL	PWM 5. This signal is controlled by PWM Generator 2.
	SSI1Tx	0	TTL	SSI module 1 transmit.
16	XTALPPHY	I	Analog	Ethernet PHY XTALP 25-MHz oscillator crystal input or external clock reference input.
17	XTALNPHY	0	Analog	Ethernet PHY XTALN 25-MHz oscillator crystal output. Leave this pin unconnected when using a single-ended 25-MHz clock input connected to the XTALPPHY pin.
	PG1	I/O	TTL	GPIO port G bit 1.
	EPI0S14	I/O	TTL	EPI module 0 signal 14.
	I2C1SDA	I/O	OD	I <sup>2</sup> C module 1 data.
18	PWM1	0	TTL	PWM 1. This signal is controlled by PWM Generator 0.
	PWM5	0	TTL	PWM 5. This signal is controlled by PWM Generator 2.
	U2Tx	0	TTL	UART module 2 transmit. When in IrDA mode, this signal has IrDA modulation.
	PG0	I/O	TTL	GPIO port G bit 0.
	EPI0S13	I/O	TTL	EPI module 0 signal 13.
	I2C1SCL	I/O	OD	I <sup>2</sup> C module 1 clock.
	PWM0	0	TTL	PWM 0. This signal is controlled by PWM Generator 0.
19	PWM4	0	TTL	PWM 4. This signal is controlled by PWM Generator 2.
	U2Rx	I	TTL	UART module 2 receive. When in IrDA mode, this signal has IrDA modulation.
	USB0EPEN	0	TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.
20	VDD	-	Power	Positive supply for I/O and some logic.
21	GND	-	Power	Ground reference for logic and I/O pins.
	PC7	I/O	TTL	GPIO port C bit 7.
	Clo	0	TTL	Analog comparator 1 output.
	C2-	I	Analog	Analog comparator 2 negative input.
	CCP0	I/O	TTL	Capture/Compare/PWM 0.
	CCP4	I/O	TTL	Capture/Compare/PWM 4.
22	EPI0S5	I/O	TTL	EPI module 0 signal 5.
l l	PhB0	I	TTL	QEI module 0 phase B.
	UlTx	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
	USBOPFLT	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.

Table 24-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description
	PC6	I/O	TTL	GPIO port C bit 6.
	C2+	I	Analog	Analog comparator 2 positive input.
	C20	0	TTL	Analog comparator 2 output.
	CCP0	I/O	TTL	Capture/Compare/PWM 0.
	CCP3	I/O	TTL	Capture/Compare/PWM 3.
23	EPI0S4	I/O	TTL	EPI module 0 signal 4.
	PWM7	0	TTL	PWM 7. This signal is controlled by PWM Generator 3.
	PhB0	I	TTL	QEI module 0 phase B.
	UlRx	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
	USBOPFLT	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.
	PC5	I/O	TTL	GPIO port C bit 5.
	C00	0	TTL	Analog comparator 0 output.
	Cl+	I	Analog	Analog comparator 1 positive input.
	Clo	0	TTL	Analog comparator 1 output.
24	CCP1	I/O	TTL	Capture/Compare/PWM 1.
-	CCP3	I/O	TTL	Capture/Compare/PWM 3.
	EPI0S3	I/O	TTL	EPI module 0 signal 3.
	Fault2	1	TTL	PWM Fault 2.
	USB0EPEN	0	TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.
	PC4	I/O	TTL	GPIO port C bit 4.
	CCP1	I/O	TTL	Capture/Compare/PWM 1.
	CCP2	I/O	TTL	Capture/Compare/PWM 2.
	CCP4	I/O	TTL	Capture/Compare/PWM 4.
25 —	CCP5	I/O	TTL	Capture/Compare/PWM 5.
	EPI0S2	I/O	TTL	EPI module 0 signal 2.
	PWM6	0	TTL	PWM 6. This signal is controlled by PWM Generator 3.
	PhA0	I	TTL	QEI module 0 phase A.
	PAO	I/O	TTL	GPIO port A bit 0.
	I2C1SCL	I/O	OD	l <sup>2</sup> C module 1 clock.
26	UORx	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrD/ modulation.
	UlRx	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
	PA1	I/O	TTL	GPIO port A bit 1.
	I2C1SDA	I/O	OD	I <sup>2</sup> C module 1 data.
27	UOTx	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
	UlTx	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.

Table 24-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description
	PA2	I/O	TTL	GPIO port A bit 2.
	12S0RXSD	I/O	TTL	I <sup>2</sup> S module 0 receive data.
28 -	PWM4	0	TTL	PWM 4. This signal is controlled by PWM Generator 2.
-	SSIOClk	I/O	TTL	SSI module 0 clock.
	PA3	I/O	TTL	GPIO port A bit 3.
29	I2S0RXMCLK	I/O	TTL	I <sup>2</sup> S module 0 receive master clock.
29	PWM5	0	TTL	PWM 5. This signal is controlled by PWM Generator 2.
ŀ	SSIOFss	I/O	TTL	SSI module 0 frame signal.
	PA4	I/O	TTL	GPIO port A bit 4.
-	CANORx	1	TTL	CAN module 0 receive.
30	I2S0TXSCK	I/O	TTL	I <sup>2</sup> S module 0 transmit clock.
-	PWM6	0	TTL	PWM 6. This signal is controlled by PWM Generator 3.
-	SSIORx	1	TTL	SSI module 0 receive.
	PA5	I/O	TTL	GPIO port A bit 5.
-	CANOTx	0	TTL	CAN module 0 transmit.
31	12SOTXWS	I/O	TTL	I <sup>2</sup> S module 0 transmit word select.
-	PWM7	0	TTL	PWM 7. This signal is controlled by PWM Generator 3.
-	SSIOTx	0	TTL	SSI module 0 transmit.
32	VDD	-	Power	Positive supply for I/O and some logic.
33	ERBIAS	0	Analog	12.4-k $\Omega$ resistor (1% precision) used internally for Ethernet PHY.
	PA6	I/O	TTL	GPIO port A bit 6.
-	CANORx	1	TTL	CAN module 0 receive.
-	CCP1	I/O	TTL	Capture/Compare/PWM 1.
ľ	I2C1SCL	I/O	OD	I <sup>2</sup> C module 1 clock.
34	PWM0	0	TTL	PWM 0. This signal is controlled by PWM Generator 0.
-	PWM4	0	TTL	PWM 4. This signal is controlled by PWM Generator 2.
-	U1CTS	1	TTL	UART module 1 Clear To Send modem flow control input signal.
-	USB0EPEN	0	TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.
	PA7	I/O	TTL	GPIO port A bit 7.
ŀ	CANOTx	0	TTL	CAN module 0 transmit.
ŀ	CCP3	I/O	TTL	Capture/Compare/PWM 3.
	CCP4	I/O	TTL	Capture/Compare/PWM 4.
35	I2C1SDA	I/O	OD	I <sup>2</sup> C module 1 data.
	PWM1	0	TTL	PWM 1. This signal is controlled by PWM Generator 0.
ŀ	PWM5	0	TTL	PWM 5. This signal is controlled by PWM Generator 2.
-	U1DCD	1	TTL	UART module 1 Data Carrier Detect modem status input signal.
-	USBOPFLT	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.

Table 24-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description
	PG7	I/O	TTL	GPIO port G bit 7.
	CCP5	I/O	TTL	Capture/Compare/PWM 5.
36	EPI0S31	I/O	TTL	EPI module 0 signal 31.
	PWM7	0	TTL	PWM 7. This signal is controlled by PWM Generator 3.
	PhB1	I	TTL	QEI module 1 phase B.
37	RXIN	I	Analog	RXIN of the Ethernet PHY.
38	VDDC	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals. The voltage on this pin is 1.3 V and is supplied by the on-chip LDO. The VDDC pins should only be connected to the LDO pin and an external capacitor as specified in Table 26-6 on page 1314.
	PJ2	I/O	TTL	GPIO port J bit 2.
20	CCP0	I/O	TTL	Capture/Compare/PWM 0.
39 —	EPI0S18	I/O	TTL	EPI module 0 signal 18.
	Fault0	I	TTL	PWM Fault 0.
40	RXIP	I	Analog	RXIP of the Ethernet PHY.
	PF5	I/O	TTL	GPIO port F bit 5.
	Clo	0	TTL	Analog comparator 1 output.
41	CCP2	I/O	TTL	Capture/Compare/PWM 2.
	EPI0S15	I/O	TTL	EPI module 0 signal 15.
	SSI1Tx	0	TTL	SSI module 1 transmit.
	PF4	I/O	TTL	GPIO port F bit 4.
	COo	0	TTL	Analog comparator 0 output.
42	CCP0	I/O	TTL	Capture/Compare/PWM 0.
42	EPI0S12	I/O	TTL	EPI module 0 signal 12.
	Fault0	I	TTL	PWM Fault 0.
	SSI1Rx	I	TTL	SSI module 1 receive.
43	TXOP	0	TTL	TXOP of the Ethernet PHY.
44	VDD	-	Power	Positive supply for I/O and some logic.
45	GND	-	Power	Ground reference for logic and I/O pins.
46	TXON	0	TTL	TXON of the Ethernet PHY.
	PF0	I/O	TTL	GPIO port F bit 0.
	CAN1Rx	I	TTL	CAN module 1 receive.
47	I2S0TXSD	I/O	TTL	I <sup>2</sup> S module 0 transmit data.
47 –	PWM0	0	TTL	PWM 0. This signal is controlled by PWM Generator 0.
	PhB0	I	TTL	QEI module 0 phase B.
	U1DSR	I	TTL	UART module 1 Data Set Ready modem output control line.
48	OSC0	I	Analog	Main oscillator crystal input or an external clock reference input.
49	OSC1	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.

Table 24-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description
	PJ3	I/O	TTL	GPIO port J bit 3.
50	CCP6	I/O	TTL	Capture/Compare/PWM 6.
50 -	EPI0S19	I/O	TTL	EPI module 0 signal 19.
	U1CTS	I	TTL	UART module 1 Clear To Send modem flow control input signal
51	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
	PJ4	I/O	TTL	GPIO port J bit 4.
E0	CCP4	I/O	TTL	Capture/Compare/PWM 4.
52 _	EPI0S28	I/O	TTL	EPI module 0 signal 28.
	U1DCD	I	TTL	UART module 1 Data Carrier Detect modem status input signal.
	PJ5	I/O	TTL	GPIO port J bit 5.
E2	CCP2	I/O	TTL	Capture/Compare/PWM 2.
53 –	EPI0S29	I/O	TTL	EPI module 0 signal 29.
	U1DSR	I	TTL	UART module 1 Data Set Ready modem output control line.
	PJ6	I/O	TTL	GPIO port J bit 6.
<b>F</b> 4	CCP1	I/O	TTL	Capture/Compare/PWM 1.
54 –	EPI0S30	I/O	TTL	EPI module 0 signal 30.
	U1RTS	0	TTL	UART module 1 Request to Send modem flow control output lin
	PJ7	I/O	TTL	GPIO port J bit 7.
55	CCP0	I/O	TTL	Capture/Compare/PWM 0.
	U1DTR	0	TTL	UART module 1 Data Terminal Ready modem status input signa
56	VDD	-	Power	Positive supply for I/O and some logic.
57	GND	-	Power	Ground reference for logic and I/O pins.
58	MDIO	I/O	OD	MDIO of the Ethernet PHY.
	PF3	I/O	TTL	GPIO port F bit 3.
	LED0	0	TTL	Ethernet LED 0.
59	PWM3	0	TTL	PWM 3. This signal is controlled by PWM Generator 1.
	PWM5	0	TTL	PWM 5. This signal is controlled by PWM Generator 2.
	SSI1Fss	I/O	TTL	SSI module 1 frame signal.
	PF2	I/O	TTL	GPIO port F bit 2.
_	LED1	0	TTL	Ethernet LED 1.
60	PWM2	0	TTL	PWM 2. This signal is controlled by PWM Generator 1.
	PWM4	0	TTL	PWM 4. This signal is controlled by PWM Generator 2.
-	SSI1Clk	I/O	TTL	SSI module 1 clock.
	PF1	I/O	TTL	GPIO port F bit 1.
	CAN1Tx	0	TTL	CAN module 1 transmit.
	CCP3	I/O	TTL	Capture/Compare/PWM 3.
61	I2S0TXMCLK	I/O	TTL	I <sup>2</sup> S module 0 transmit master clock.
-	IDX1		TTL	QEI module 1 index.
-	PWM1	0	TTL	PWM 1. This signal is controlled by PWM Generator 0.
-	U1RTS	0	TTL	UART module 1 Request to Send modem flow control output line

Table 24-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description
	PH6	I/O	TTL	GPIO port H bit 6.
-	EPI0S26	I/O	TTL	EPI module 0 signal 26.
62 –	PWM4	0	TTL	PWM 4. This signal is controlled by PWM Generator 2.
	SSI1Rx	l	TTL	SSI module 1 receive.
	PH5	I/O	TTL	GPIO port H bit 5.
-	EPI0S11	I/O	TTL	EPI module 0 signal 11.
63 –	Fault2	I	TTL	PWM Fault 2.
	SSI1Fss	I/O	TTL	SSI module 1 frame signal.
64	RST	I	TTL	System reset input.
	PB3	I/O	TTL	GPIO port B bit 3.
-	Fault0	I	TTL	PWM Fault 0.
65	Fault3	I	TTL	PWM Fault 3.
	I2C0SDA	I/O	OD	I <sup>2</sup> C module 0 data.
	USB0PFLT	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.
	PB0	I/O	TTL	GPIO port B bit 0. This pin is not 5-V tolerant.
	CCP0	I/O	TTL	Capture/Compare/PWM 0.
-	PWM2	0	TTL	PWM 2. This signal is controlled by PWM Generator 1.
66	UlRx	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
	USBOID	1	Analog	This signal senses the state of the USB ID signal. The USB PHY enables an integrated pull-up, and an external element (USB connector) indicates the initial state of the USB controller (pulled down is the A side of the cable and pulled up is the B side).
	PB1	I/O	TTL	GPIO port B bit 1. This pin is not 5-V tolerant.
_	CCP1	I/O	TTL	Capture/Compare/PWM 1.
_	CCP2	I/O	TTL	Capture/Compare/PWM 2.
~ ~	PWM3	0	TTL	PWM 3. This signal is controlled by PWM Generator 1.
67 —	UlTx	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
	USB0VBUS	I/O	Analog	This signal is used during the session request protocol. This signa allows the USB PHY to both sense the voltage level of VBUS, and pull up VBUS momentarily during VBUS pulsing.
68	VDD	-	Power	Positive supply for I/O and some logic.
69	GND	-	Power	Ground reference for logic and I/O pins.
70	USB0DM	I/O	Analog	Bidirectional differential data pin (D- per USB specification) for USB0.
71	USB0DP	I/O	Analog	Bidirectional differential data pin (D+ per USB specification) for USB0.

Table 24-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description	
	PB2	I/O	TTL	GPIO port B bit 2.	
	CCP0	I/O	TTL	Capture/Compare/PWM 0.	
F	CCP3	I/O	TTL	Capture/Compare/PWM 3.	
72	I2C0SCL	I/O	OD	I <sup>2</sup> C module 0 clock.	
-	IDX0		TTL	QEI module 0 index.	
-	USB0EPEN	0	TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.	
73	USBORBIAS	0	Analog	9.1-k $\Omega$ resistor (1% precision) used internally for USB analog circuitry.	
	PE0	I/O	TTL	GPIO port E bit 0.	
ŀ	CCP3	I/O	TTL	Capture/Compare/PWM 3.	
	EPI0S8	I/O	TTL	EPI module 0 signal 8.	
74	PWM4	0	TTL	PWM 4. This signal is controlled by PWM Generator 2.	
-	SSI1Clk	I/O	TTL	SSI module 1 clock.	
	USB0PFLT	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.	
	PE1	I/O	TTL	GPIO port E bit 1.	
	CCP2	I/O	TTL	Capture/Compare/PWM 2.	
-	CCP6	I/O	TTL	Capture/Compare/PWM 6.	
75	EPI0S9	I/O	TTL	EPI module 0 signal 9.	
	Fault0	I	TTL	PWM Fault 0.	
	PWM5	0	TTL	PWM 5. This signal is controlled by PWM Generator 2.	
	SSI1Fss	I/O	TTL	SSI module 1 frame signal.	
	PH4	I/O	TTL	GPIO port H bit 4.	
	EPI0S10	I/O	TTL	EPI module 0 signal 10.	
76	SSI1Clk	I/O	TTL	SSI module 1 clock.	
	USBOPFLT	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.	
	PC3	I/O	TTL	GPIO port C bit 3.	
77	SWO	0	TTL	JTAG TDO and SWO.	
	TDO	0	TTL	JTAG TDO and SWO.	
70	PC2	I/O	TTL	GPIO port C bit 2.	
78 -	TDI	I	TTL	JTAG TDI.	
	PC1	I/O	TTL	GPIO port C bit 1.	
79	SWDIO	I/O	TTL	JTAG TMS and SWDIO.	
F	TMS		TTL	JTAG TMS and SWDIO.	
	PC0	I/O	TTL	GPIO port C bit 0.	
80	SWCLK		TTL	JTAG/SWD CLK.	
F	TCK		TTL	JTAG/SWD CLK.	
81	VDD	-	Power	Positive supply for I/O and some logic.	
82	GND	-	Power	Ground reference for logic and I/O pins.	

Table 24-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description
	PH3	I/O	TTL	GPIO port H bit 3.
-	EPIOSO	I/O	TTL	EPI module 0 signal 0.
83	Fault0	I	TTL	PWM Fault 0.
00	PhB0	I	TTL	QEI module 0 phase B.
-	USB0EPEN	0	TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.
	PH2	I/O	TTL	GPIO port H bit 2.
	Clo	0	TTL	Analog comparator 1 output.
84	EPIOS1	I/O	TTL	EPI module 0 signal 1.
	Fault3	I	TTL	PWM Fault 3.
	IDX1	I	TTL	QEI module 1 index.
	PH1	I/O	TTL	GPIO port H bit 1.
	CCP7	I/O	TTL	Capture/Compare/PWM 7.
85	EPI0S7	I/O	TTL	EPI module 0 signal 7.
	PWM3	0	TTL	PWM 3. This signal is controlled by PWM Generator 1.
	PWM5	0	TTL	PWM 5. This signal is controlled by PWM Generator 2.
	PH0	I/O	TTL	GPIO port H bit 0.
	CCP6	I/O	TTL	Capture/Compare/PWM 6.
86	EPI0S6	I/O	TTL	EPI module 0 signal 6.
	PWM2	0	TTL	PWM 2. This signal is controlled by PWM Generator 1.
	PWM4	0	TTL	PWM 4. This signal is controlled by PWM Generator 2.
	PJ1	I/O	TTL	GPIO port J bit 1.
	EPIOS17	I/O	TTL	EPI module 0 signal 17.
87	I2C1SDA	I/O	OD	I <sup>2</sup> C module 1 data.
0,	PWM1	0	TTL	PWM 1. This signal is controlled by PWM Generator 0.
-	USBOPFLT	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.
88	VDDC	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals. The voltage on this pin is 1.3 V and is supplied by the on-chip LDO. The VDDC pins should only be connected to the LDO pin and an external capacitor as specified in Table 26-6 on page 1314.
89	PB7	I/O	TTL	GPIO port B bit 7.
09	NMI	I	TTL	Non-maskable interrupt.

Table 24-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description
	PB6	I/O	TTL	GPIO port B bit 6.
	C0+	I	Analog	Analog comparator 0 positive input.
	COo	0	TTL	Analog comparator 0 output.
	CCP1	I/O	TTL	Capture/Compare/PWM 1.
	CCP5	I/O	TTL	Capture/Compare/PWM 5.
	CCP7	I/O	TTL	Capture/Compare/PWM 7.
90	Fault1	I	TTL	PWM Fault 1.
	I2S0TXSCK	I/O	TTL	I <sup>2</sup> S module 0 transmit clock.
	IDX0	I	TTL	QEI module 0 index.
-	VREFA	I	Analog	This input provides a reference voltage used to specify the input voltage at which the ADC converts to a maximum value. In other words, the voltage that is applied to VREFA is the voltage with which an AINn signal is converted to 1023. The VREFA input is limited to the range specified in Table 26-23 on page 1325.
	PB5	I/O	TTL	GPIO port B bit 5.
	AIN11	I	Analog	Analog-to-digital converter input 11.
	COo	0	TTL	Analog comparator 0 output.
	C1-	I	Analog	Analog comparator 1 negative input.
	CAN0Tx	0	TTL	CAN module 0 transmit.
91	CCP0	I/O	TTL	Capture/Compare/PWM 0.
	CCP2	I/O	TTL	Capture/Compare/PWM 2.
	CCP5	I/O	TTL	Capture/Compare/PWM 5.
	CCP6	I/O	TTL	Capture/Compare/PWM 6.
	EPI0S22	I/O	TTL	EPI module 0 signal 22.
	UlTx	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
	PB4	I/O	TTL	GPIO port B bit 4.
	AIN10	I	Analog	Analog-to-digital converter input 10.
	C0-	I	Analog	Analog comparator 0 negative input.
	CANORx	I	TTL	CAN module 0 receive.
92	EPI0S23	I/O	TTL	EPI module 0 signal 23.
	IDX0	I	TTL	QEI module 0 index.
	UlRx	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
	U2Rx	I	TTL	UART module 2 receive. When in IrDA mode, this signal has IrDA modulation.
93	VDD	-	Power	Positive supply for I/O and some logic.
94	GND	-	Power	Ground reference for logic and I/O pins.

Table 24-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description
	PE2	I/O	TTL	GPIO port E bit 2.
	AIN9	I	Analog	Analog-to-digital converter input 9.
	CCP2	I/O	TTL	Capture/Compare/PWM 2.
	CCP4	I/O	TTL	Capture/Compare/PWM 4.
95 —	EPI0S24	I/O	TTL	EPI module 0 signal 24.
	PhA0	l	TTL	QEI module 0 phase A.
	PhB1	1	TTL	QEI module 1 phase B.
	SSI1Rx	1	TTL	SSI module 1 receive.
	PE3	I/O	TTL	GPIO port E bit 3.
	AIN8	I	Analog	Analog-to-digital converter input 8.
	CCP1	I/O	TTL	Capture/Compare/PWM 1.
96	CCP7	I/O	TTL	Capture/Compare/PWM 7.
90 —	EPI0S25	I/O	TTL	EPI module 0 signal 25.
	PhA1	l	TTL	QEI module 1 phase A.
	PhB0	I	TTL	QEI module 0 phase B.
	SSI1Tx	0	TTL	SSI module 1 transmit.
	PD4	I/O	TTL	GPIO port D bit 4.
	AIN7	l	Analog	Analog-to-digital converter input 7.
	CCP0	I/O	TTL	Capture/Compare/PWM 0.
97	CCP3	I/O	TTL	Capture/Compare/PWM 3.
	EPIOS19	I/O	TTL	EPI module 0 signal 19.
	12S0RXSD	I/O	TTL	I <sup>2</sup> S module 0 receive data.
	U1RI	1	TTL	UART module 1 Ring Indicator modem status input signal.
	PD5	I/O	TTL	GPIO port D bit 5.
	AIN6	l	Analog	Analog-to-digital converter input 6.
	CCP2	I/O	TTL	Capture/Compare/PWM 2.
98	CCP4	I/O	TTL	Capture/Compare/PWM 4.
	EPI0S28	I/O	TTL	EPI module 0 signal 28.
	I2S0RXMCLK	I/O	TTL	I <sup>2</sup> S module 0 receive master clock.
	U2Rx	I	TTL	UART module 2 receive. When in IrDA mode, this signal has IrDA modulation.
	PD6	I/O	TTL	GPIO port D bit 6.
	AIN5	1	Analog	Analog-to-digital converter input 5.
	EPI0S29	I/O	TTL	EPI module 0 signal 29.
99	Fault0	I	TTL	PWM Fault 0.
	I2S0TXSCK	I/O	TTL	I <sup>2</sup> S module 0 transmit clock.
	U2Tx	0	TTL	UART module 2 transmit. When in IrDA mode, this signal has IrDA modulation.

Table 24-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description
	PD7	I/O	TTL	GPIO port D bit 7.
	AIN4	I	Analog	Analog-to-digital converter input 4.
	COo	0	TTL	Analog comparator 0 output.
100	CCP1	I/O	TTL	Capture/Compare/PWM 1.
100	EPIOS30	I/O	TTL	EPI module 0 signal 30.
	I2SOTXWS	I/O	TTL	I <sup>2</sup> S module 0 transmit word select.
	IDX0	I	TTL	QEI module 0 index.
	U1DTR	0	TTL	UART module 1 Data Terminal Ready modem status input signal.

Table 24-2. Signals by Pin Number (continued)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

### 24.1.2 Signals by Signal Name

Table 24-3.	Signals	by	Signal	Name
-------------	---------	----	--------	------

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
AIN0	1	PE7	I	Analog	Analog-to-digital converter input 0.
AIN1	2	PE6	I	Analog	Analog-to-digital converter input 1.
AIN2	5	PE5	I	Analog	Analog-to-digital converter input 2.
AIN3	6	PE4	I	Analog	Analog-to-digital converter input 3.
AIN4	100	PD7	I	Analog	Analog-to-digital converter input 4.
AIN5	99	PD6	I	Analog	Analog-to-digital converter input 5.
AIN6	98	PD5	I	Analog	Analog-to-digital converter input 6.
AIN7	97	PD4	Ι	Analog	Analog-to-digital converter input 7.
AIN8	96	PE3	Ι	Analog	Analog-to-digital converter input 8.
AIN9	95	PE2	Ι	Analog	Analog-to-digital converter input 9.
AIN10	92	PB4	Ι	Analog	Analog-to-digital converter input 10.
AIN11	91	PB5	I	Analog	Analog-to-digital converter input 11.
AIN12	13	PD3	Ι	Analog	Analog-to-digital converter input 12.
AIN13	12	PD2	Ι	Analog	Analog-to-digital converter input 13.
AIN14	11	PD1	I	Analog	Analog-to-digital converter input 14.
AIN15	10	PD0	I	Analog	Analog-to-digital converter input 15.
C0+	90	PB6	Ι	Analog	Analog comparator 0 positive input.
C0-	92	PB4	Ι	Analog	Analog comparator 0 negative input.
C0o	24 42 90 91 100	PC5 (3) PF4 (2) PB6 (3) PB5 (1) PD7 (2)	0	TTL	Analog comparator 0 output.
C1+	24	PC5	Ι	Analog	Analog comparator 1 positive input.
C1-	91	PB5	I	Analog	Analog comparator 1 negative input.

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
Clo	2 22 24 41 84	PE6 (2) PC7 (7) PC5 (2) PF5 (2) PH2 (2)	0	TTL	Analog comparator 1 output.
C2+	23	PC6	Ι	Analog	Analog comparator 2 positive input.
C2-	22	PC7	Ι	Analog	Analog comparator 2 negative input.
C20	1 23	PE7 (2) PC6 (3)	0	TTL	Analog comparator 2 output.
CANORx	10 30 34 92	PD0 (2) PA4 (5) PA6 (6) PB4 (5)	I	TTL	CAN module 0 receive.
CANOTx	11 31 35 91	PD1 (2) PA5 (5) PA7 (6) PB5 (5)	0	TTL	CAN module 0 transmit.
CAN1Rx	47	PF0 (1)	Ι	TTL	CAN module 1 receive.
CAN1Tx	61	PF1 (1)	0	TTL	CAN module 1 transmit.
CCP0	13 22 23 39 42 55 66 72 91 97	PD3 (4) PC7 (4) PC6 (6) PJ2 (9) PF4 (1) PJ7 (10) PB0 (1) PB2 (5) PB5 (4) PD4 (1)	I/O	TTL	Capture/Compare/PWM 0.
CCP1	24 25 34 54 67 90 96 100	PC5 (1) PC4 (9) PA6 (2) PJ6 (10) PB1 (4) PB6 (1) PE3 (1) PD7 (3)	I/O	TTL	Capture/Compare/PWM 1.
CCP2	6 11 25 41 53 67 75 91 95 98	PE4 (6) PD1 (10) PC4 (5) PF5 (1) PJ5 (10) PB1 (1) PE1 (4) PB5 (6) PE2 (5) PD5 (1)	I/O	TTL	Capture/Compare/PWM 2.

Table 24-3. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
CCP3	6	PE4 (1)	I/O	TTL	Capture/Compare/PWM 3.
	23	PC6 (1)			
	24 35	PC5 (5) PA7 (7)			
	61	PF1 (10)			
	72	PB2 (4)			
	74 97	PE0 (3) PD4 (2)			
CCP4	22	PC7 (1)	I/O	TTL	Capture/Compare/PWM 4.
	25	PC4 (6)			
	35 52	PA7 (2)			
	95	PJ4 (10) PE2 (1)			
	98	PD5 (2)			
CCP5	5	PE5 (1)	I/O	TTL	Capture/Compare/PWM 5.
	12 25	PD2 (4) PC4 (1)			
	36	PG7 (8)			
	90	PB6 (6)			
	91	PB5 (2)	1/0		
CCP6	10 12	PD0 (6) PD2 (2)	I/O	TTL	Capture/Compare/PWM 6.
	50	PJ3 (10)			
	75	PE1 (5)			
	86 91	PH0 (1) PB5 (3)			
CCP7	11	PD1 (6)	I/O	TTL	Capture/Compare/PWM 7.
	13	PD3 (2)			
	85 90	PH1 (1) PB6 (2)			
	96	PE3 (5)			
EPIOSO	83	PH3 (8)	I/O	TTL	EPI module 0 signal 0.
EPIOS1	84	PH2 (8)	I/O	TTL	EPI module 0 signal 1.
EPI0S2	25	PC4 (8)	I/O	TTL	EPI module 0 signal 2.
EPI0S3	24	PC5 (8)	I/O	TTL	EPI module 0 signal 3.
EPI0S4	23	PC6 (8)	I/O	TTL	EPI module 0 signal 4.
EPI0S5	22	PC7 (8)	I/O	TTL	EPI module 0 signal 5.
EPI0S6	86	PH0 (8)	I/O	TTL	EPI module 0 signal 6.
EPI0S7	85	PH1 (8)	I/O	TTL	EPI module 0 signal 7.
EPI0S8	74	PE0 (8)	I/O	TTL	EPI module 0 signal 8.
EPI0S9	75	PE1 (8)	I/O	TTL	EPI module 0 signal 9.
EPIOS10	76	PH4 (8)	I/O	TTL	EPI module 0 signal 10.
EPI0S11	63	PH5 (8)	I/O	TTL	EPI module 0 signal 11.
EPIOS12	42	PF4 (8)	I/O	TTL	EPI module 0 signal 12.
EPIOS13	19	PG0 (8)	1/0	TTL	EPI module 0 signal 13.
EPIOS14	18	PG1 (8)	1/0	TTL	EPI module 0 signal 14.
EPIOS15	41	PF5 (8)	I/O	TTL	EPI module 0 signal 15.
EPIOS16	14	PJ0 (8)	1/0		EPI module 0 signal 16.
EPI0S17	87	PJ1 (8)	I/O	TTL	EPI module 0 signal 17.

Table 24-3. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
EPIOS18	39	PJ2 (8)	I/O	TTL	EPI module 0 signal 18.
EPIOS19	50 97	PJ3 (8) PD4 (10)	I/O	TTL	EPI module 0 signal 19.
EPI0S20	12	PD2 (8)	I/O	TTL	EPI module 0 signal 20.
EPI0S21	13	PD3 (8)	I/O	TTL	EPI module 0 signal 21.
EPI0S22	91	PB5 (8)	I/O	TTL	EPI module 0 signal 22.
EPI0S23	92	PB4 (8)	I/O	TTL	EPI module 0 signal 23.
EPI0S24	95	PE2 (8)	I/O	TTL	EPI module 0 signal 24.
EPI0S25	96	PE3 (8)	I/O	TTL	EPI module 0 signal 25.
EPIOS26	62	PH6 (8)	I/O	TTL	EPI module 0 signal 26.
EPI0S27	15	PH7 (8)	I/O	TTL	EPI module 0 signal 27.
EPIOS28	52 98	PJ4 (8) PD5 (10)	I/O	TTL	EPI module 0 signal 28.
EPIOS29	53 99	PJ5 (8) PD6 (10)	I/O	TTL	EPI module 0 signal 29.
EPIOS30	54 100	PJ6 (8) PD7 (10)	I/O	TTL	EPI module 0 signal 30.
EPIOS31	36	PG7 (9)	I/O	TTL	EPI module 0 signal 31.
ERBIAS	33	fixed	0	Analog	12.4-k $\Omega$ resistor (1% precision) used internally for Ethernet PHY.
Fault0	6 39 42 65 75 83 99	PE4 (4) PJ2 (10) PF4 (4) PB3 (2) PE1 (3) PH3 (2) PD6 (1)	I	TTL	PWM Fault 0.
Fault1	90	PB6 (4)	I	TTL	PWM Fault 1.
Fault2	24 63	PC5 (4) PH5 (10)	I	TTL	PWM Fault 2.
Fault3	65 84	PB3 (4) PH2 (4)	Ι	TTL	PWM Fault 3.
GND	9 21 45 57 69 82 94	fixed	-	Power	Ground reference for logic and I/O pins.
GNDA	4	fixed	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
I2C0SCL	72	PB2 (1)	I/O	OD	I <sup>2</sup> C module 0 clock.
I2C0SDA	65	PB3 (1)	I/O	OD	I <sup>2</sup> C module 0 data.

Table 24-3. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
I2C1SCL	14 19 26 34	PJ0 (11) PG0 (3) PA0 (8) PA6 (1)	I/O	OD	I <sup>2</sup> C module 1 clock.
I2C1SDA	18 27 35 87	PG1 (3) PA1 (8) PA7 (1) PJ1 (11)	I/O	OD	I <sup>2</sup> C module 1 data.
I2SORXMCLK	29 98	PA3 (9) PD5 (8)	I/O	TTL	I <sup>2</sup> S module 0 receive master clock.
I2SORXSCK	10	PD0 (8)	I/O	TTL	I <sup>2</sup> S module 0 receive clock.
I2S0RXSD	28 97	PA2 (9) PD4 (8)	I/O	TTL	I <sup>2</sup> S module 0 receive data.
I2SORXWS	11	PD1 (8)	I/O	TTL	I <sup>2</sup> S module 0 receive word select.
I2SOTXMCLK	61	PF1 (8)	I/O	TTL	I <sup>2</sup> S module 0 transmit master clock.
I2S0TXSCK	30 90 99	PA4 (9) PB6 (9) PD6 (8)	I/O	TTL	I <sup>2</sup> S module 0 transmit clock.
I2S0TXSD	5 47	PE5 (9) PF0 (8)	I/O	TTL	I <sup>2</sup> S module 0 transmit data.
I2SOTXWS	6 31 100	PE4 (9) PA5 (9) PD7 (8)	I/O	TTL	I <sup>2</sup> S module 0 transmit word select.
IDX0	10 72 90 92 100	PD0 (3) PB2 (2) PB6 (5) PB4 (6) PD7 (1)	I	TTL	QEI module 0 index.
IDX1	61 84	PF1 (2) PH2 (1)	I	TTL	QEI module 1 index.
LDO	7	fixed	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 $\mu$ F or greater. The LDO pin must also be connected to the VDDC pins at the board level in addition to the decoupling capacitor(s).
LED0	59	PF3 (1)	0	TTL	Ethernet LED 0.
LED1	60	PF2 (1)	0	TTL	Ethernet LED 1.
MDIO	58	fixed	I/O	OD	MDIO of the Ethernet PHY.
NC	51	fixed	-	-	No connect. Leave the pin electrically unconnected/isolated.
NMI	89	PB7 (4)	I	TTL	Non-maskable interrupt.
OSC0	48	fixed	I	Analog	Main oscillator crystal input or an external clock reference input.
OSC1	49	fixed	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
PAO	26	-	I/O	TTL	GPIO port A bit 0.
PA1	27	-	I/O	TTL	GPIO port A bit 1.
PA2	28	-	I/O	TTL	GPIO port A bit 2.

Table 24-3. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
PA3	29	-	I/O	TTL	GPIO port A bit 3.
PA4	30	-	I/O	TTL	GPIO port A bit 4.
PA5	31	-	I/O	TTL	GPIO port A bit 5.
PA6	34	-	I/O	TTL	GPIO port A bit 6.
PA7	35	-	I/O	TTL	GPIO port A bit 7.
PB0	66	-	I/O	TTL	GPIO port B bit 0. This pin is not 5-V tolerant
PB1	67	-	I/O	TTL	GPIO port B bit 1. This pin is not 5-V tolerant
PB2	72	-	I/O	TTL	GPIO port B bit 2.
PB3	65	-	I/O	TTL	GPIO port B bit 3.
PB4	92	-	I/O	TTL	GPIO port B bit 4.
PB5	91	-	I/O	TTL	GPIO port B bit 5.
PB6	90	-	I/O	TTL	GPIO port B bit 6.
PB7	89	-	I/O	TTL	GPIO port B bit 7.
PC0	80	-	I/O	TTL	GPIO port C bit 0.
PC1	79	-	I/O	TTL	GPIO port C bit 1.
PC2	78	-	I/O	TTL	GPIO port C bit 2.
PC3	77	-	I/O	TTL	GPIO port C bit 3.
PC4	25	-	I/O	TTL	GPIO port C bit 4.
PC5	24	-	I/O	TTL	GPIO port C bit 5.
PC6	23	-	I/O	TTL	GPIO port C bit 6.
PC7	22	-	I/O	TTL	GPIO port C bit 7.
PD0	10	-	I/O	TTL	GPIO port D bit 0.
PD1	11	-	I/O	TTL	GPIO port D bit 1.
PD2	12	-	I/O	TTL	GPIO port D bit 2.
PD3	13	-	I/O	TTL	GPIO port D bit 3.
PD4	97	-	I/O	TTL	GPIO port D bit 4.
PD5	98	-	I/O	TTL	GPIO port D bit 5.
PD6	99	-	I/O	TTL	GPIO port D bit 6.
PD7	100	-	I/O	TTL	GPIO port D bit 7.
PE0	74	-	I/O	TTL	GPIO port E bit 0.
PE1	75	-	I/O	TTL	GPIO port E bit 1.
PE2	95	-	I/O	TTL	GPIO port E bit 2.
PE3	96	-	I/O	TTL	GPIO port E bit 3.
PE4	6	-	I/O	TTL	GPIO port E bit 4.
PE5	5	-	I/O	TTL	GPIO port E bit 5.
PE6	2	-	I/O	TTL	GPIO port E bit 6.
PE7	1	-	I/O	TTL	GPIO port E bit 7.
PF0	47	-	I/O	TTL	GPIO port F bit 0.
PF1	61	-	I/O	TTL	GPIO port F bit 1.
PF2	60	-	I/O	TTL	GPIO port F bit 2.
PF3	59	-	I/O	TTL	GPIO port F bit 3.

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
PF4	42	-	I/O	TTL	GPIO port F bit 4.
PF5	41	-	I/O	TTL	GPIO port F bit 5.
PG0	19	-	I/O	TTL	GPIO port G bit 0.
PG1	18	-	I/O	TTL	GPIO port G bit 1.
PG7	36	-	I/O	TTL	GPIO port G bit 7.
PH0	86	-	I/O	TTL	GPIO port H bit 0.
PH1	85	-	I/O	TTL	GPIO port H bit 1.
PH2	84	-	I/O	TTL	GPIO port H bit 2.
PH3	83	-	I/O	TTL	GPIO port H bit 3.
PH4	76	-	I/O	TTL	GPIO port H bit 4.
РН5	63	-	I/O	TTL	GPIO port H bit 5.
РНб	62	-	I/O	TTL	GPIO port H bit 6.
PH7	15	-	I/O	TTL	GPIO port H bit 7.
PhA0	11 25 95	PD1 (3) PC4 (2) PE2 (4)	I	TTL	QEI module 0 phase A.
PhA1	96	PE3 (3)	I	TTL	QEI module 1 phase A.
PhB0	22 23 47 83 96	PC7 (2) PC6 (2) PF0 (2) PH3 (1) PE3 (4)	I	TTL	QEI module 0 phase B.
PhB1	11 36 95	PD1 (11) PG7 (1) PE2 (3)	I	TTL	QEI module 1 phase B.
PJ0	14	-	I/O	TTL	GPIO port J bit 0.
PJ1	87	-	I/O	TTL	GPIO port J bit 1.
PJ2	39	-	I/O	TTL	GPIO port J bit 2.
PJ3	50	-	I/O	TTL	GPIO port J bit 3.
PJ4	52	-	I/O	TTL	GPIO port J bit 4.
PJ5	53	-	I/O	TTL	GPIO port J bit 5.
PJ6	54	-	I/O	TTL	GPIO port J bit 6.
PJ7	55	-	I/O	TTL	GPIO port J bit 7.
PWMO	10 14 19 34 47	PD0 (1) PJ0 (10) PG0 (2) PA6 (4) PF0 (3)	0	TTL	PWM 0. This signal is controlled by PWM Generator 0.
PWM1	11 18 35 61 87	PD1 (1) PG1 (2) PA7 (4) PF1 (3) PJ1 (10)	0	TTL	PWM 1. This signal is controlled by PWM Generator 0.

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
PWM2	12 60 66 86	PD2 (3) PF2 (4) PB0 (2) PH0 (2)	0	TTL	PWM 2. This signal is controlled by PWM Generator 1.
Р₩М3	13 59 67 85	PD3 (3) PF3 (4) PB1 (2) PH1 (2)	0	TTL	PWM 3. This signal is controlled by PWM Generator 1.
PWM4	2 19 28 34 60 62 74 86	PE6 (1) PG0 (4) PA2 (4) PA6 (5) PF2 (2) PH6 (10) PE0 (1) PH0 (9)	0	TTL	PWM 4. This signal is controlled by PWM Generator 2.
Р₩М5	1 15 18 29 35 59 75 85	PE7 (1) PH7 (10) PG1 (4) PA3 (4) PA7 (5) PF3 (2) PE1 (1) PH1 (9)	0	TTL	PWM 5. This signal is controlled by PWM Generator 2.
₽₩Мб	25 30	PC4 (4) PA4 (4)	0	TTL	PWM 6. This signal is controlled by PWM Generator 3.
PWM7	23 31 36	PC6 (4) PA5 (4) PG7 (4)	0	TTL	PWM 7. This signal is controlled by PWM Generator 3.
RST	64	fixed	I	TTL	System reset input.
RXIN	37	fixed	I	Analog	RXIN of the Ethernet PHY.
RXIP	40	fixed	I	Analog	RXIP of the Ethernet PHY.
SSIOClk	28	PA2 (1)	I/O	TTL	SSI module 0 clock.
SSIOFss	29	PA3 (1)	I/O	TTL	SSI module 0 frame signal.
SSIORx	30	PA4 (1)	I	TTL	SSI module 0 receive.
SSIOTx	31	PA5 (1)	0	TTL	SSI module 0 transmit.
SSI1Clk	60 74 76	PF2 (9) PE0 (2) PH4 (11)	I/O	TTL	SSI module 1 clock.
SSI1Fss	59 63 75	PF3 (9) PH5 (11) PE1 (2)	I/O	TTL	SSI module 1 frame signal.
SSI1Rx	42 62 95	PF4 (9) PH6 (11) PE2 (2)	Ι	TTL	SSI module 1 receive.
SSI1Tx	15 41 96	PH7 (11) PF5 (9) PE3 (2)	0	TTL	SSI module 1 transmit.
0116	80	PC0 (3)	I	TTL	JTAG/SWD CLK.
SWCLK	00				

Table 24-3. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
SWO	77	PC3 (3)	0	TTL	JTAG TDO and SWO.
TCK	80	PC0 (3)	I	TTL	JTAG/SWD CLK.
TDI	78	PC2 (3)	I	TTL	JTAG TDI.
TDO	77	PC3 (3)	0	TTL	JTAG TDO and SWO.
TMS	79	PC1 (3)	I	TTL	JTAG TMS and SWDIO.
TXON	46	fixed	0	TTL	TXON of the Ethernet PHY.
TXOP	43	fixed	0	TTL	TXOP of the Ethernet PHY.
UORx	26	PA0 (1)	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
UOTx	27	PA1 (1)	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
UICTS	2 10 34 50	PE6 (9) PD0 (9) PA6 (9) PJ3 (9)	I	TTL	UART module 1 Clear To Send modem flow control input signal.
UIDCD	1 11 35 52	PE7 (9) PD1 (9) PA7 (9) PJ4 (9)	I	TTL	UART module 1 Data Carrier Detect modem status input signal.
U1DSR	47 53	PF0 (9) PJ5 (9)	Ι	TTL	UART module 1 Data Set Ready modem output control line.
U1DTR	55 100	PJ7 (9) PD7 (9)	0	TTL	UART module 1 Data Terminal Ready modem status input signal.
U1RI	97	PD4 (9)	I	TTL	UART module 1 Ring Indicator modem status input signal.
U1RTS	54 61	PJ6 (9) PF1 (9)	0	TTL	UART module 1 Request to Send modem flow control output line.
UlRx	10 12 23 26 66 92	PD0 (5) PD2 (1) PC6 (5) PA0 (9) PB0 (5) PB4 (7)	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
UlTx	11 13 22 27 67 91	PD1 (5) PD3 (1) PC7 (5) PA1 (9) PB1 (5) PB5 (7)	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
U2Rx	10 19 92 98	PD0 (4) PG0 (1) PB4 (4) PD5 (9)	I	TTL	UART module 2 receive. When in IrDA mode, this signal has IrDA modulation.
U2Tx	6 11 18 99	PE4 (5) PD1 (4) PG1 (1) PD6 (9)	0	TTL	UART module 2 transmit. When in IrDA mode, this signal has IrDA modulation.
USB0DM	70	fixed	I/O	Analog	Bidirectional differential data pin (D- per USB specification) for USB0.

Table 24-3. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
USB0DP	71	fixed	I/O	Analog	Bidirectional differential data pin (D+ per USB specification) for USB0.
USBOEPEN	19 24 34 72 83	PG0 (7) PC5 (6) PA6 (8) PB2 (8) PH3 (4)	0	TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.
USBOID	66	PB0	I	Analog	This signal senses the state of the USB ID signal. The USB PHY enables an integrated pull-up, and an external element (USB connector) indicates the initial state of the USB controller (pulled down is the A side of the cable and pulled up is the B side).
USBOPFLT	22 23 35 65 74 76 87	PC7 (6) PC6 (7) PA7 (8) PB3 (8) PE0 (9) PH4 (4) PJ1 (9)	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.
USBORBIAS	73	fixed	0	Analog	9.1-k $\Omega$ resistor (1% precision) used internally for USB analog circuitry.
USBOVBUS	67	PB1	I/O	Analog	This signal is used during the session request protocol. This signal allows the USB PHY to both sense the voltage level of VBUS, and pull up VBUS momentarily during VBUS pulsing.
VDD	8 20 32 44 56 68 81 93	fixed	-	Power	Positive supply for I/O and some logic.
VDDA	3	fixed	-	Power	The positive supply for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. VDDA pins must be supplied with a voltage that meets the specification in Table 26-2 on page 1309, regardless of system implementation.
VDDC	38 88	fixed	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals. The voltage on this pin is 1.3 V and is supplied by the on-chip LDO. The VDDC pins should only be connected to the LDO pin and an external capacitor as specified in Table 26-6 on page 1314.
VREFA	90	PB6	I	Analog	This input provides a reference voltage used to specify the input voltage at which the ADC converts to a maximum value. In other words, the voltage that is applied to VREFA is the voltage with which an AINn signal is converted to 1023. The VREFA input is limited to the range specified in Table 26-23 on page 1325.

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
XTALNPHY	17	fixed	0		Ethernet PHY XTALN 25-MHz oscillator crystal output. Leave this pin unconnected when using a single-ended 25-MHz clock input connected to the XTALPPHY pin.
XTALPPHY	16	fixed	I	Analog	Ethernet PHY XTALP 25-MHz oscillator crystal input or external clock reference input.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

### 24.1.3 Signals by Function, Except for GPIO

#### Table 24-4. Signals by Function, Except for GPIO

Function	Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
	AIN0	1	I	Analog	Analog-to-digital converter input 0.
	AIN1	2	Ι	Analog	Analog-to-digital converter input 1.
	AIN2	5	Ι	Analog	Analog-to-digital converter input 2.
	AIN3	6	Ι	Analog	Analog-to-digital converter input 3.
	AIN4	100	Ι	Analog	Analog-to-digital converter input 4.
	AIN5	99	Ι	Analog	Analog-to-digital converter input 5.
	AIN6	98	Ι	Analog	Analog-to-digital converter input 6.
	AIN7	97	Ι	Analog	Analog-to-digital converter input 7.
	AIN8	96	Ι	Analog	Analog-to-digital converter input 8.
	AIN9	95	Ι	Analog	Analog-to-digital converter input 9.
ADC	AIN10	92	Ι	Analog	Analog-to-digital converter input 10.
	AIN11	91	Ι	Analog	Analog-to-digital converter input 11.
	AIN12	13	I	Analog	Analog-to-digital converter input 12.
	AIN13	12	Ι	Analog	Analog-to-digital converter input 13.
	AIN14	11	I	Analog	Analog-to-digital converter input 14.
	AIN15	10	Ι	Analog	Analog-to-digital converter input 15.
	VREFA	90	I	Analog	This input provides a reference voltage used to specify the input voltage at which the ADC converts to a maximum value. In other words, the voltage that is applied to VREFA is the voltage with which an AINn signal is converted to 1023. The VREFA input is limited to the range specified in Table 26-23 on page 1325.

Function	Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
	C0+	90	I	Analog	Analog comparator 0 positive input.
	C0-	92	Ι	Analog	Analog comparator 0 negative input.
	C0o	24 42 90 91 100	0	TTL	Analog comparator 0 output.
	C1+	24	I	Analog	Analog comparator 1 positive input.
Analog Comparators	C1-	91	I	Analog	Analog comparator 1 negative input.
	C10	2 22 24 41 84	0	TTL	Analog comparator 1 output.
	C2+	23	I	Analog	Analog comparator 2 positive input.
	C2-	22	I	Analog	Analog comparator 2 negative input.
	C20	1 23	0	TTL	Analog comparator 2 output.
	CANORX	10 30 34 92	I	TTL	CAN module 0 receive.
Controller Area Network	CANOTX	11 31 35 91	0	TTL	CAN module 0 transmit.
	CAN1Rx	47	I	TTL	CAN module 1 receive.
	CAN1Tx	61	0	TTL	CAN module 1 transmit.
	ERBIAS	33	0	Analog	12.4-k $\Omega$ resistor (1% precision) used internally for Ethernet PHY.
	LED0	59	0	TTL	Ethernet LED 0.
	LED1	60	0	TTL	Ethernet LED 1.
	MDIO	58	I/O	OD	MDIO of the Ethernet PHY.
	RXIN	37	I	Analog	RXIN of the Ethernet PHY.
	RXIP	40	Ι	Analog	RXIP of the Ethernet PHY.
Ethernet	TXON	46	0	TTL	TXON of the Ethernet PHY.
	TXOP	43	0	TTL	TXOP of the Ethernet PHY.
	XTALNPHY	17	0	Analog	Ethernet PHY XTALN 25-MHz oscillator crystal output. Leave this pin unconnected when using a single-ended 25-MHz clock input connected to the XTALPPHY pin.
	XTALPPHY	16	Ι	Analog	Ethernet PHY XTALP 25-MHz oscillator crystal input or external clock reference input.

Function	Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
	EPIOSO	83	I/O	TTL	EPI module 0 signal 0.
	EPIOS1	84	I/O	TTL	EPI module 0 signal 1.
	EPI0S2	25	I/O	TTL	EPI module 0 signal 2.
	EPI0S3	24	I/O	TTL	EPI module 0 signal 3.
	EPI0S4	23	I/O	TTL	EPI module 0 signal 4.
	EPI0S5	22	I/O	TTL	EPI module 0 signal 5.
	EPIOS6	86	I/O	TTL	EPI module 0 signal 6.
	EPIOS7	85	I/O	TTL	EPI module 0 signal 7.
	EPIOS8	74	I/O	TTL	EPI module 0 signal 8.
	EPIOS9	75	I/O	TTL	EPI module 0 signal 9.
	EPI0S10	76	I/O	TTL	EPI module 0 signal 10.
	EPIOS11	63	I/O	TTL	EPI module 0 signal 11.
	EPIOS12	42	I/O	TTL	EPI module 0 signal 12.
	EPIOS13	19	I/O	TTL	EPI module 0 signal 13.
	EPIOS14	18	I/O	TTL	EPI module 0 signal 14.
	EPIOS15	41	I/O	TTL	EPI module 0 signal 15.
Esternel Derinherel	EPIOS16	14	I/O	TTL	EPI module 0 signal 16.
External Peripheral Interface	EPIOS17	87	I/O	TTL	EPI module 0 signal 17.
	EPIOS18	39	I/O	TTL	EPI module 0 signal 18.
	EPIOS19	50 97	I/O	TTL	EPI module 0 signal 19.
	EPI0S20	12	I/O	TTL	EPI module 0 signal 20.
	EPIOS21	13	I/O	TTL	EPI module 0 signal 21.
	EPI0S22	91	I/O	TTL	EPI module 0 signal 22.
	EPI0S23	92	I/O	TTL	EPI module 0 signal 23.
	EPI0S24	95	I/O	TTL	EPI module 0 signal 24.
	EPI0S25	96	I/O	TTL	EPI module 0 signal 25.
	EPIOS26	62	I/O	TTL	EPI module 0 signal 26.
I	EPIOS27	15	I/O	TTL	EPI module 0 signal 27.
	EPI0S28	52 98	I/O	TTL	EPI module 0 signal 28.
	EPIOS29	53 99	I/O	TTL	EPI module 0 signal 29.
	EPIOS30	54 100	I/O	TTL	EPI module 0 signal 30.
	EPI0S31	36	I/O	TTL	EPI module 0 signal 31.

 Table 24-4. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
	CCP0	13 22 23 39 42 55 66 72 91 97	I/O	TTL	Capture/Compare/PWM 0.
	CCP1	24 25 34 54 67 90 96 100	I/O	TTL	Capture/Compare/PWM 1.
General-Purpose	CCP2	6 11 25 41 53 67 75 91 95 98	I/O	TTL	Capture/Compare/PWM 2.
Timers	CCP3	6 23 24 35 61 72 74 97	I/O	TTL	Capture/Compare/PWM 3.
	CCP4	22 25 35 52 95 98	I/O	TTL	Capture/Compare/PWM 4.
	CCP5	5 12 25 36 90 91	I/O	TTL	Capture/Compare/PWM 5.
	CCP6	10 12 50 75 86 91	I/O	TTL	Capture/Compare/PWM 6.
	CCP7		I/O	TTL	Capture/Compare/PWM 7.

Function	Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
		11 13 85 90 96			
	I2C0SCL	72	I/O	OD	I <sup>2</sup> C module 0 clock.
	I2C0SDA	65	I/O	OD	I <sup>2</sup> C module 0 data.
12C	I2C1SCL	14 19 26 34	I/O	OD	I <sup>2</sup> C module 1 clock.
	I2C1SDA	18 27 35 87	I/O	OD	l <sup>2</sup> C module 1 data.
	I2S0RXMCLK	29 98	I/O	TTL	I <sup>2</sup> S module 0 receive master clock.
	I2SORXSCK	10	I/O	TTL	I <sup>2</sup> S module 0 receive clock.
	I2S0RXSD	28 97	I/O	TTL	I <sup>2</sup> S module 0 receive data.
	12SORXWS	11	I/O	TTL	I <sup>2</sup> S module 0 receive word select.
125	I2S0TXMCLK	61	I/O	TTL	I <sup>2</sup> S module 0 transmit master clock.
123	I2S0TXSCK	30 90 99	I/O	TTL	I <sup>2</sup> S module 0 transmit clock.
	I2S0TXSD	5 47	I/O	TTL	I <sup>2</sup> S module 0 transmit data.
	12SOTXWS	6 31 100	I/O	TTL	I <sup>2</sup> S module 0 transmit word select.
	SWCLK	80	Ι	TTL	JTAG/SWD CLK.
	SWDIO	79	I/O	TTL	JTAG TMS and SWDIO.
	SWO	77	0	TTL	JTAG TDO and SWO.
JTAG/SWD/SWO	TCK	80	Ι	TTL	JTAG/SWD CLK.
	TDI	78	I	TTL	JTAG TDI.
	TDO	77	0	TTL	JTAG TDO and SWO.
	TMS	79	I	TTL	JTAG TMS and SWDIO.

Function	Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
	Fault0	6 39 42 65 75 83 99	Ι	TTL	PWM Fault 0.
	Fault1	90	I	TTL	PWM Fault 1.
	Fault2	24 63	Ι	TTL	PWM Fault 2.
	Fault3	65 84	I	TTL	PWM Fault 3.
	PWM0	10 14 19 34 47	0	TTL	PWM 0. This signal is controlled by PWM Generator 0.
	PWM1	11 18 35 61 87	0	TTL	PWM 1. This signal is controlled by PWM Generator 0.
PWM	PWM2	12 60 66 86	0	TTL	PWM 2. This signal is controlled by PWM Generator 1.
	PWM3	13 59 67 85	0	TTL	PWM 3. This signal is controlled by PWM Generator 1.
	PWM4	2 19 28 34 60 62 74 86	0	TTL	PWM 4. This signal is controlled by PWM Generator 2.
	PWM5	1 15 18 29 35 59 75 85	0	TTL	PWM 5. This signal is controlled by PWM Generator 2.
	PWM6	25 30	0	TTL	PWM 6. This signal is controlled by PWM Generator 3.
	Р₩М7	23 31 36	0	TTL	PWM 7. This signal is controlled by PWM Generator 3.

Function	Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
Power	GND	9 21 45 57 69 82 94	-	Power	Ground reference for logic and I/O pins.
	GNDA	4	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
	LDO	7	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 $\mu$ F or greater. The LDO pin must also be connected to the VDDC pins at the board level in addition to the decoupling capacitor(s).
	VDD	8 20 32 44 56 68 81 93	-	Power	Positive supply for I/O and some logic.
	VDDA	3	-	Power	The positive supply for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. VDDA pins must be supplied with a voltage that meets the specification in Table 26-2 on page 1309, regardless of system implementation.
	VDDC	38 88	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals. The voltage on this pin is 1.3 V and is supplied by the on-chip LDO. The VDDC pins should only be connected to the LDO pin and an external capacitor as specified in Table 26-6 on page 1314.

Function	Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
QEI	IDX0	10 72 90 92 100	I	TTL	QEI module 0 index.
	IDX1	61 84	I	TTL	QEI module 1 index.
	PhA0	11 25 95	I	TTL	QEI module 0 phase A.
	PhA1	96	I	TTL	QEI module 1 phase A.
	PhB0	22 23 47 83 96	I	TTL	QEI module 0 phase B.
	PhB1	11 36 95	I	TTL	QEI module 1 phase B.
SSI	SSIOClk	28	I/O	TTL	SSI module 0 clock.
	SSIOFss	29	I/O	TTL	SSI module 0 frame signal.
	SSIORx	30	I	TTL	SSI module 0 receive.
	SSIOTx	31	0	TTL	SSI module 0 transmit.
	SSI1Clk	60 74 76	I/O	TTL	SSI module 1 clock.
	SSI1Fss	59 63 75	I/O	TTL	SSI module 1 frame signal.
	SSI1Rx	42 62 95	I	TTL	SSI module 1 receive.
	SSIlTx	15 41 96	0	TTL	SSI module 1 transmit.
System Control & Clocks	NMI	89	I	TTL	Non-maskable interrupt.
	OSC0	48	I	Analog	Main oscillator crystal input or an external clock reference input.
	OSC1	49	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
	RST	64	I	TTL	System reset input.
Function	Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
----------	----------	----------------------------------	----------	--------------------------	---
	UORx	26	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
	UOTx	27	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
	UICTS	2 10 34 50	Ι	TTL	UART module 1 Clear To Send modem flow control input signal.
	UIDCD	1 11 35 52	I	TTL	UART module 1 Data Carrier Detect modem status input signal.
	U1DSR	47 53	I	TTL	UART module 1 Data Set Ready modem output control line.
	U1DTR	55 100	0	TTL	UART module 1 Data Terminal Ready modem status input signal.
	U1RI	97	I	TTL	UART module 1 Ring Indicator modem status input signal.
UART	U1RTS	54 61	0	TTL	UART module 1 Request to Send modem flow control output line.
	UlRx	10 12 23 26 66 92	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
	UlTx	11 13 22 27 67 91	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
	U2Rx	10 19 92 98	I	TTL	UART module 2 receive. When in IrDA mode, this signal has IrDA modulation.
	U2Tx	6 11 18 99	0	TTL	UART module 2 transmit. When in IrDA mode, this signal has IrDA modulation.

# Table 24-4. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
	USB0DM	70	I/O	Analog	Bidirectional differential data pin (D- per USB specification) for USB0.
	USB0DP	71	I/O	Analog	Bidirectional differential data pin (D+ per USB specification) for USB0.
	USBOEPEN	19 24 34 72 83	0	TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.
USB	USBOID	66	I	Analog	This signal senses the state of the USB ID signal. The USB PHY enables an integrated pull-up, and an external element (USB connector) indicates the initial state of the USB controller (pulled down is the A side of the cable and pulled up is the B side).
	USBOPFLT	22 23 35 65 74 76 87	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.
	USBORBIAS	73	0	Analog	9.1-k $\Omega$ resistor (1% precision) used internally for USB analog circuitry.
	USBOVBUS	67	I/O	Analog	This signal is used during the session request protocol. This signal allows the USB PHY to both sense the voltage level of VBUS, and pull up VBUS momentarily during VBUS pulsing.

### Table 24-4. Signals by Function, Except for GPIO (continued)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

## 24.1.4 GPIO Pins and Alternate Functions

#### Table 24-5. GPIO Pins and Alternate Functions

10	Pin	Analog			Digi	tal Functi	on (GPIO	PCTL PMO	Cx Bit Fie	ld Encodi	ng) <sup>a</sup>		
10	Pin	Function	1	2	3	4	5	6	7	8	9	10	11
PA0	26	-	UORx	-	-	-	-	-	-	I2C1SCL	UlRx	-	-
PA1	27	-	UOTx	-	-	-	-	-	-	I2C1SDA	UlTx	-	-
PA2	28	-	SSI0Clk	-	-	PWM4	-	-	-	-	12SORXSD	-	-
PA3	29	-	SSI0Fss	-	-	PWM5	-	-	-	-	12SORXMCLK	-	-
PA4	30	-	SSIORx	-	-	PWM6	CANORx	-	-	-	12SOTXSCK	-	-
PA5	31	-	SSIOTx	-	-	PWM7	CANOTx	-	-	-	12SOTXWS	-	-
PA6	34	-	I2C1SCL	CCP1	-	PWM0	PWM4	CANORx	-	USB0EPEN	U1CTS	-	-
PA7	35	-	I2C1SDA	CCP4	-	PWM1	PWM5	CANOTx	CCP3	USB0PFLT	U1DCD	-	-
PB0	66	USB0ID	CCP0	PWM2	-	-	UlRx	-	-	-	-	-	-
PB1	67	USB0VBUS	CCP2	PWM3	-	CCP1	UlTx	-	-	-	-	-	-
PB2	72	-	I2C0SCL	IDX0	-	CCP3	CCP0	-	-	USB0EPEN	-	-	-
PB3	65	-	I2C0SDA	Fault0	-	Fault3	-	-	-	USB0PFLT	-	-	-
PB4	92	AIN10 C0-	-	-	-	U2Rx	CANORx	IDX0	UlRx	EPI0S23	-	-	-

		Analog			Digi	ital Functi	on (GPIO	PCTL PM	Cx Bit Fiel	d Encodi	ng) <sup>a</sup>		
10	Pin	Function	1	2	3	4	5	6	7	8	9	10	11
PB5	91	AIN11 C1-	C0o	CCP5	CCP6	CCP0	CANOTx	CCP2	UlTx	EPIOS22	-	-	-
PB6	90	VREFA C0+	CCP1	CCP7	COo	Fault1	IDX0	CCP5	-	-	I2S0TXSCK	-	-
PB7	89	-	-	-	-	NMI	-	-	-	-	-	-	-
PC0	80	-	-	-	TCK SWCLK	-	-	-	-	-	-	-	-
PC1	79	-	-	-	TMS SWDIO	-	-	-	-	-	-	-	-
PC2	78	-	-	-	TDI	-	-	-	-	-	-	-	-
PC3	77	-	-	-	TDO SWO	-	-	-	-	-	-	-	-
PC4	25	-	CCP5	PhA0	-	PWM6	CCP2	CCP4	-	EPI0S2	CCP1	-	-
PC5	24	C1+	CCP1	Clo	C00	Fault2	CCP3	USB0EPEN	-	EPI0S3	-	-	-
PC6	23	C2+	CCP3	PhB0	C2o	PWM7	UlRx	CCP0	USB0PFLT	EPI0S4	-	-	-
PC7	22	C2-	CCP4	PhB0	-	CCP0	UlTx	USB0PFLT	Clo	EPI0S5	-	-	-
PD0	10	AIN15	PWM0	CANORx	IDX0	U2Rx	UlRx	CCP6	-	12SORXSCK	U1CTS	-	-
PD1	11	AIN14	PWM1	CANOTx	PhA0	U2Tx	UlTx	CCP7	-	12SORXWS	U1DCD	CCP2	PhB1
PD2	12	AIN13	UlRx	CCP6	PWM2	CCP5	-	-	-	EPI0S20	-	-	-
PD3	13	AIN12	UlTx	CCP7	PWM3	CCP0	-	-	-	EPI0S21	-	-	-
PD4	97	AIN7	CCP0	CCP3	-	-	-	-	-	12SORXSD	Ulri	EPIOS19	-
PD5	98	AIN6	CCP2	CCP4	-	-	-	-	-	12SORXMCLK	U2Rx	EPIOS28	-
PD6	99	AIN5	Fault0	-	-	-	-	-	-	12SOTXSCK	U2Tx	EPIOS29	-
PD7	100	AIN4	IDX0	C00	CCP1	-	-	-	-	12SOTXWS	U1DTR	EPIOS30	-
PE0	74	-	PWM4	SSI1Clk	CCP3	-	-	-	-	EPI0S8	USB0PFLT	-	-
PE1	75	-	PWM5	SSI1Fss	Fault0	CCP2	CCP6	-	-	EPI0S9	-	-	-
PE2	95	AIN9	CCP4	SSI1Rx	PhB1	PhA0	CCP2	-	-	EPI0S24	-	-	-
PE3	96	AIN8	CCP1	SSI1Tx	PhA1	PhB0	CCP7	-	-	EPI0S25	-	-	-
PE4	6	AIN3	CCP3	-	-	Fault0	U2Tx	CCP2	-	-	12SOTXWS	-	-
PE5	5	AIN2	CCP5	-	-	-	-	-	-	-	I2S0TXSD	-	-
PE6	2	AIN1	PWM4	Clo	-	-	-	-	-	-	U1CTS	-	-
PE7	1	AIN0	PWM5	C2o	-	-	-	-	-	-	UIDCD	-	-
pf0	47	-	CAN1Rx	PhB0	PWM0	-	-	-	-	12S0TXSD	U1DSR	-	-
PF1	61	-	CAN1Tx	IDX1	PWM1	-	-	-	-	12S0TXMCLK	U1RTS	CCP3	-
PF2	60	-	LED1	PWM4	-	PWM2	-	-	-	-	SSI1Clk	-	-
PF3	59	-	LED0	PWM5	-	PWM3	-	-	-	-	SSI1Fss	-	-
PF4	42	-	CCP0	C0o	-	Fault0	-	-	-	EPI0S12	SSI1Rx	-	-
PF5	41	-	CCP2	Clo	-	-	-	-	-	EPI0S15	SSI1Tx	-	-
PG0	19	-	U2Rx	PWM0	I2C1SCL	PWM4	-	-	USB0EPEN	EPI0S13	-	-	-
PG1	18	-	U2Tx	PWM1	I2C1SDA	PWM5	-	-	-	EPI0S14	-	-	-
PG7	36	-	PhB1	-	-	PWM7	-	-	-	CCP5	EPIOS31	-	-
PH0	86	-	CCP6	PWM2	-	-	-	-	-	EPI0S6	PWM4	-	-

 Table 24-5. GPIO Pins and Alternate Functions (continued)

10	Pin	Analog			Dig	ital Functi	on (GPIO	PCTL PM	Cx Bit Fie	ld Encodi	ng) <sup>a</sup>		
10	Pin	Function	1	2	3	4	5	6	7	8	9	10	11
PH1	85	-	CCP7	PWM3	-	-	-	-	-	EPI0S7	PWM5	-	-
PH2	84	-	IDX1	Clo	-	Fault3	-	-	-	EPI0S1	-	-	-
PH3	83	-	PhB0	Fault0	-	USB0EPEN	-	-	-	EPIOSO	-	-	-
PH4	76	-	-	-	-	USB0PFLT	-	-	-	EPI0S10	-	-	SSI1Clk
PH5	63	-	-	-	-	-	-	-	-	EPI0S11	-	Fault2	SSI1Fss
PH6	62	-	-	-	-	-	-	-	-	EPI0S26	-	PWM4	SSI1Rx
PH7	15	-	-	-	-	-	-	-	-	EPI0S27	-	PWM5	SSI1Tx
PJ0	14	-	-	-	-	-	-	-	-	EPI0S16	-	PWM0	I2C1SCL
PJ1	87	-	-	-	-	-	-	-	-	EPI0S17	USB0PFLT	PWM1	I2C1SDA
PJ2	39	-	-	-	-	-	-	-	-	EPI0S18	CCP0	Fault0	-
PJ3	50	-	-	-	-	-	-	-	-	EPI0S19	U1CTS	CCP6	-
PJ4	52	-	-	-	-	-	-	-	-	EPI0S28	U1DCD	CCP4	-
PJ5	53	-	-	-	-	-	-	-	-	EPI0S29	U1DSR	CCP2	-
PJ6	54	-	-	-	-	-	-	-	-	EPI0S30	U1RTS	CCP1	-
PJ7	55	-	-	-	-	-	-	-	-	-	U1DTR	CCP0	-

### Table 24-5. GPIO Pins and Alternate Functions (continued)

a. The digital signals that are shaded gray are the power-on default values for the corresponding GPIO pin.

# 24.1.5 Possible Pin Assignments for Alternate Functions

# of Possible Assignments	Alternate Function	GPIO Function				
	AINO	PE7				
	AIN1	PE6				
	AIN10	PB4 PB5				
	AIN11					
	AIN12	PD3				
	AIN13	PD2				
	AIN14	PD1				
	AIN15	PD0				
	AIN2	PE5				
	AIN3	PE4				
	AIN4	PD7				
	AIN5	PD6				
	AIN6	PD5				
	AIN7	PD4				
	AIN8	PE3				
	AIN9	PE2				
	C0+	PB6				
	C0-	PB4				
	C1+	PC5 PB5				
one	C1-					
	C2+	PC6				
	C2-	PC7				
	CAN1Rx	PF0				
	CAN1Tx	PF1				
	EPIOSO	PH3				
	EPIOS1	PH2				
	EPI0S10	PH4				
	EPI0S11	PH5				
	EPIOS12	PF4				
	EPIOS13	PG0				
	EPIOS14	PG1				
	EPIOS15	PF5				
	EPIOS16	PJO				
	EPIOS17	PJ1				
	EPIOS18	PJ2				
	EPIOS2	PC4				
	EPIOS20	PD2				
	EPIOS21	PD3				
	EPI0S22	PB5				

Table 24-6. Possible Pin Assignments for Alternate Functions

# of Possible Assignments	Alternate Function	GPIO Function
	EPI0S23	PB4
_	EPI0S24	PE2
_	EPI0S25	PE3
-	EPI0S26	PH6
-	EPI0S27	PH7
	EPIOS3	PC5
-	EPI0S31	PG7
-	EPIOS4	PC6
_	EPI0S5	PC7
_	EPIOS6	PH0
_	EPIOS7	PH1
-	EPIOS8	PE0
_	EPI0S9	PE1
_	Fault1	PB6
_	I2COSCL	PB2
_	I2COSDA	PB3
_	I2SORXSCK	PD0
_	I2SORXWS	PD1
_	I2SOTXMCLK	PF1
_	LEDO	PF3
_	LED1	PF2
_	NMI	PB7
-	PhA1	PE3
_	SSIOClk	PA2
-	SSIOFss	PA3
_	SSIORX	PA4
_	SSIOTX	PA5
_	SWCLK	PC0
_	SWDIO	PC1
_		PC3
-	SWO	PC0
_	TCK	PC2
-	TDI	
_	TDO	PC3 PC1
_	TMS	
	UORx	PA0
	UOTx	PA1
	UIRI	PD4
	USBOID	PB0
_	USBOVBUS	PB1
	VREFA	PB6

### Table 24-6. Possible Pin Assignments for Alternate Functions (continued)

# of Possible Assignments	Alternate Function	GPIO Function
	C20	PC6 PE7
	EPIOS19	PD4 PJ3
	EPI0S28	PD5 PJ4
	EPI0S29	PD6 PJ5
	EPI0S30	PD7 PJ6
	Fault2	PC5 PH5
	Fault3	PB3 PH2
two	I2S0RXMCLK	PA3 PD5
	I2S0RXSD	PA2 PD4
	I2S0TXSD	PE5 PF0
	IDX1	PF1 PH2
	PWM6	PA4 PC4
	U1DSR	PF0 PJ5
	U1DTR	PD7 PJ7
	UIRTS	PF1 PJ6
	I2SOTXSCK	PA4 PB6 PD6
	I2S0TXWS	PA5 PD7 PE4
	PWM7	PA5 PC6 PG7
	PhA0	PC4 PD1 PE2
three	PhB1	PD1 PE2 PG7
	SSI1Clk	PE0 PF2 PH4
	SSI1Fss	PE1 PF3 PH5
	SSI1Rx	PE2 PF4 PH6
	SSI1Tx	PE3 PF5 PH7
	CANORx	PA4 PA6 PB4 PD0
	CANOTx	PA5 PA7 PB5 PD1
	I2C1SCL	PA0 PA6 PG0 PJ0
	I2C1SDA	PA1 PA7 PG1 PJ1
four	PWM2	PB0 PD2 PF2 PH0
four —	PWM3	PB1 PD3 PF3 PH1
	U1CTS	PA6 PD0 PE6 PJ3
	U1DCD	PA7 PD1 PE7 PJ4
	U2Rx	PB4 PD0 PD5 PG0
F	U2Tx	PD1 PD6 PE4 PG1

 Table 24-6. Possible Pin Assignments for Alternate Functions (continued)

# of Possible Assignments	Alternate Function	GPIO Function		
	COo	PB5 PB6 PC5 PD7 PF4		
	Clo	PC5 PC7 PE6 PF5 PH2		
	CCP7	PB6 PD1 PD3 PE3 PH1		
five	IDX0	PB2 PB4 PB6 PD0 PD7		
	PWM0	PA6 PD0 PF0 PG0 PJ0		
	PWM1	PA7 PD1 PF1 PG1 PJ1		
	PhB0	PC6 PC7 PE3 PF0 PH3		
	USB0EPEN	PA6 PB2 PC5 PG0 PH3		
	CCP4	PA7 PC4 PC7 PD5 PE2 PJ4		
	CCP5	PB5 PB6 PC4 PD2 PE5 PG7		
six	CCP6	PB5 PD0 PD2 PE1 PH0 PJ3		
	UlRx	PA0 PB0 PB4 PC6 PD0 PD2		
	UlTx	PA1 PB1 PB5 PC7 PD1 PD3		
201/02	Fault0	PB3 PD6 PE1 PE4 PF4 PH3 PJ2		
seven –	USB0PFLT	PA7 PB3 PC6 PC7 PE0 PH4 PJ1		
	CCP1	PA6 PB1 PB6 PC4 PC5 PD7 PE3 PJ6		
aight	CCP3	PA7 PB2 PC5 PC6 PD4 PE0 PE4 PF1		
eight –	PWM4	PA2 PA6 PE0 PE6 PF2 PG0 PH0 PH6		
	PWM5	PA3 PA7 PE1 PE7 PF3 PG1 PH1 PH7		
ton	CCP0	PB0 PB2 PB5 PC6 PC7 PD3 PD4 PF4 PJ2 PJ7		
ten	CCP2	PB1 PB5 PC4 PD1 PD5 PE1 PE2 PE4 PF5 PJ5		

# 24.2 108-Ball BGA Package Pin Tables

# 24.2.1 Signals by Pin Number

Table 24-7. Signals by Pin Number

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description
	PE6	I/O	TTL	GPIO port E bit 6.
	AIN1	I	Analog	Analog-to-digital converter input 1.
A1	C10	0	TTL	Analog comparator 1 output.
	PWM4	0	TTL	PWM 4. This signal is controlled by PWM Generator 2.
	U1CTS	I	TTL	UART module 1 Clear To Send modem flow control input signal.
	PD7	I/O	TTL	GPIO port D bit 7.
	AIN4	I	Analog	Analog-to-digital converter input 4.
	C00	0	TTL	Analog comparator 0 output.
A2	CCP1	I/O	TTL	Capture/Compare/PWM 1.
A2	EPI0S30	I/O	TTL	EPI module 0 signal 30.
	I2SOTXWS	I/O	TTL	I <sup>2</sup> S module 0 transmit word select.
	IDX0	I	TTL	QEI module 0 index.
	U1DTR	0	TTL	UART module 1 Data Terminal Ready modem status input signal.

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description
	PD6	I/O	TTL	GPIO port D bit 6.
	AIN5	I	Analog	Analog-to-digital converter input 5.
-	EPI0S29	I/O	TTL	EPI module 0 signal 29.
A3	Fault0	I	TTL	PWM Fault 0.
	12S0TXSCK	I/O	TTL	I <sup>2</sup> S module 0 transmit clock.
	U2Tx	0	TTL	UART module 2 transmit. When in IrDA mode, this signal has IrDA modulation.
	PE2	I/O	TTL	GPIO port E bit 2.
	AIN9	I	Analog	Analog-to-digital converter input 9.
	CCP2	I/O	TTL	Capture/Compare/PWM 2.
	CCP4	I/O	TTL	Capture/Compare/PWM 4.
A4	EPI0S24	I/O	TTL	EPI module 0 signal 24.
	PhA0	I	TTL	QEI module 0 phase A.
	PhB1	I	TTL	QEI module 1 phase B.
	SSI1Rx	I	TTL	SSI module 1 receive.
A5	GNDA	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
	PB4	I/O	TTL	GPIO port B bit 4.
	AIN10	I	Analog	Analog-to-digital converter input 10.
	C0-	I	Analog	Analog comparator 0 negative input.
	CANORx	I	TTL	CAN module 0 receive.
A6	EPI0S23	I/O	TTL	EPI module 0 signal 23.
	IDX0	I	TTL	QEI module 0 index.
	UlRx	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
	U2Rx	I	TTL	UART module 2 receive. When in IrDA mode, this signal has IrDA modulation.
	PB6	I/O	TTL	GPIO port B bit 6.
	C0+	I	Analog	Analog comparator 0 positive input.
	COo	0	TTL	Analog comparator 0 output.
	CCP1	I/O	TTL	Capture/Compare/PWM 1.
	CCP5	I/O	TTL	Capture/Compare/PWM 5.
	CCP7	I/O	TTL	Capture/Compare/PWM 7.
A7	Fault1	I	TTL	PWM Fault 1.
	I2S0TXSCK	I/O	TTL	I <sup>2</sup> S module 0 transmit clock.
	IDX0	1	TTL	QEI module 0 index.
	VREFA	I	Analog	This input provides a reference voltage used to specify the input voltage at which the ADC converts to a maximum value. In other words, the voltage that is applied to VREFA is the voltage with which an AINn signal is converted to 1023. The VREFA input is limited to the range specified in Table 26-23 on page 1325.

Table 24-7. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description	
	PB7	I/O	TTL	GPIO port B bit 7.	
A8 —	NMI	1	TTL	Non-maskable interrupt.	
	PC0	I/O	TTL	GPIO port C bit 0.	
A9	SWCLK	1	TTL	JTAG/SWD CLK.	
	TCK	1	TTL	JTAG/SWD CLK.	
	PC3	I/O	TTL	GPIO port C bit 3.	
A10	SWO	0	TTL	JTAG TDO and SWO.	
	TDO	0	TTL	JTAG TDO and SWO.	
	PB2	I/O	TTL	GPIO port B bit 2.	
	CCP0	I/O	TTL	Capture/Compare/PWM 0.	
	CCP3	I/O	TTL	Capture/Compare/PWM 3.	
A11	I2C0SCL	I/O	OD	I <sup>2</sup> C module 0 clock.	
	IDX0	1	TTL	QEI module 0 index.	
	USB0EPEN	0	TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.	
	PE1	I/O	TTL	GPIO port E bit 1.	
	CCP2	I/O	TTL	Capture/Compare/PWM 2.	
	CCP6	I/O	TTL	Capture/Compare/PWM 6.	
A12	EPI0S9	I/O	TTL	EPI module 0 signal 9.	
	Fault0	I	TTL	PWM Fault 0.	
	PWM5	0	TTL	PWM 5. This signal is controlled by PWM Generator 2.	
	SSI1Fss	I/O	TTL	SSI module 1 frame signal.	
	PE7	I/O	TTL	GPIO port E bit 7.	
	AIN0	I	Analog	Analog-to-digital converter input 0.	
B1	C2o	0	TTL	Analog comparator 2 output.	
	PWM5	0	TTL	PWM 5. This signal is controlled by PWM Generator 2.	
	U1DCD	1	TTL	UART module 1 Data Carrier Detect modem status input signal.	
	PE4	I/O	TTL	GPIO port E bit 4.	
	AIN3	I	Analog	Analog-to-digital converter input 3.	
	CCP2	I/O	TTL	Capture/Compare/PWM 2.	
B2	CCP3	I/O	TTL	Capture/Compare/PWM 3.	
	Fault0	1	TTL	PWM Fault 0.	
	I2S0TXWS	I/O	TTL	I <sup>2</sup> S module 0 transmit word select.	
	U2Tx	0	TTL	UART module 2 transmit. When in IrDA mode, this signal has Ir modulation.	
	PE5	I/O	TTL	GPIO port E bit 5.	
	AIN2	1	Analog	Analog-to-digital converter input 2.	
B3 —	CCP5	I/O	TTL	Capture/Compare/PWM 5.	
	I2S0TXSD	I/O	TTL	I <sup>2</sup> S module 0 transmit data.	

Table 24-7. Signals by Pin Number (continued)

Pin Number	Pin Name Pin Type Buffer Type <sup>a</sup> Descrip		Buffer Type <sup>a</sup>	Description	
	PE3	I/O	TTL	GPIO port E bit 3.	
	AIN8	I	Analog	Analog-to-digital converter input 8.	
	CCP1	I/O	TTL	Capture/Compare/PWM 1.	
	CCP7	I/O	TTL	Capture/Compare/PWM 7.	
B4 –	EPI0S25	I/O	TTL	EPI module 0 signal 25.	
	PhA1	I	TTL	QEI module 1 phase A.	
	PhB0	I	TTL	QEI module 0 phase B.	
	SSI1Tx	0	TTL	SSI module 1 transmit.	
	PD4	I/O	TTL	GPIO port D bit 4.	
	AIN7	I	Analog	Analog-to-digital converter input 7.	
	CCP0	I/O	TTL	Capture/Compare/PWM 0.	
B5	CCP3	I/O	TTL	Capture/Compare/PWM 3.	
	EPIOS19	I/O	TTL	EPI module 0 signal 19.	
	I2S0RXSD	I/O	TTL	I <sup>2</sup> S module 0 receive data.	
	Ulri	1	TTL	UART module 1 Ring Indicator modem status input signal.	
	PJ1	I/O	TTL	GPIO port J bit 1.	
	EPI0S17	I/O	TTL	EPI module 0 signal 17.	
B6	I2C1SDA	I/O	OD	I <sup>2</sup> C module 1 data.	
	PWM1	0	TTL	PWM 1. This signal is controlled by PWM Generator 0.	
	USBOPFLT	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.	
	PB5	I/O	TTL	GPIO port B bit 5.	
	AIN11	I	Analog	Analog-to-digital converter input 11.	
	COo	0	TTL	Analog comparator 0 output.	
	C1-	I	Analog	Analog comparator 1 negative input.	
	CANOTx	0	TTL	CAN module 0 transmit.	
B7	CCP0	I/O	TTL	Capture/Compare/PWM 0.	
	CCP2	I/O	TTL	Capture/Compare/PWM 2.	
	CCP5	I/O	TTL	Capture/Compare/PWM 5.	
	CCP6	I/O	TTL	Capture/Compare/PWM 6.	
	EPI0S22	I/O	TTL	EPI module 0 signal 22.	
	UlTx	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has lu modulation.	
Do	PC2	I/O	TTL	GPIO port C bit 2.	
B8 —	TDI	1	TTL	JTAG TDI.	
	PC1	I/O	TTL	GPIO port C bit 1.	
В9	SWDIO	I/O	TTL	JTAG TMS and SWDIO.	
	TMS	I	TTL	JTAG TMS and SWDIO.	

Table 24-7. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description	
	PH4	I/O	TTL	GPIO port H bit 4.	
	EPI0S10	I/O	TTL	EPI module 0 signal 10.	
B10	SSI1Clk	I/O	TTL	SSI module 1 clock.	
	USBOPFLT	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.	
	PE0	I/O	TTL	GPIO port E bit 0.	
	CCP3	I/O	TTL	Capture/Compare/PWM 3.	
	EPI0S8	I/O	TTL	EPI module 0 signal 8.	
B11	PWM4	0	TTL	PWM 4. This signal is controlled by PWM Generator 2.	
-	SSI1Clk	I/O	TTL	SSI module 1 clock.	
	USBOPFLT	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.	
B12	USBORBIAS	0	Analog	9.1-k $\Omega$ resistor (1% precision) used internally for USB analog circuitry.	
C1	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.	
C2	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.	
C3	VDDC	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals. The voltage on this pin 1.3 V and is supplied by the on-chip LDO. The VDDC pins sho only be connected to the LDO pin and an external capacitor a specified in Table 26-6 on page 1314.	
C4	GND	-	Power	Ground reference for logic and I/O pins.	
C5	GND	-	Power	Ground reference for logic and I/O pins.	
	PD5	I/O	TTL	GPIO port D bit 5.	
	AIN6	1	Analog	Analog-to-digital converter input 6.	
Γ	CCP2	I/O	TTL	Capture/Compare/PWM 2.	
C6	CCP4	I/O	TTL	Capture/Compare/PWM 4.	
	EPI0S28	I/O	TTL	EPI module 0 signal 28.	
	I2S0RXMCLK	I/O	TTL	I <sup>2</sup> S module 0 receive master clock.	
	U2Rx	I	TTL	UART module 2 receive. When in IrDA mode, this signal has IrD, modulation.	
C7	VDDA	-	Power	The positive supply for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimiz the electrical noise contained on VDD from affecting the analo functions. VDDA pins must be supplied with a voltage that mee the specification in Table 26-2 on page 1309, regardless of syst implementation.	
	PH1	I/O	TTL	GPIO port H bit 1.	
	CCP7	I/O	TTL	Capture/Compare/PWM 7.	
C8	EPI0S7	I/O	TTL	EPI module 0 signal 7.	
F	PWM3	0	TTL	PWM 3. This signal is controlled by PWM Generator 1.	
F	PWM5	0	TTL	PWM 5. This signal is controlled by PWM Generator 2.	

Table 24-7. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description		
	PH0	I/O	TTL	GPIO port H bit 0.		
-	CCP6	I/O	TTL	Capture/Compare/PWM 6.		
C9	EPI0S6	I/O	TTL	EPI module 0 signal 6.		
	PWM2	0	TTL	PWM 2. This signal is controlled by PWM Generator 1.		
-	PWM4	0	TTL	PWM 4. This signal is controlled by PWM Generator 2.		
	PG7	I/O	TTL	GPIO port G bit 7.		
-	CCP5	I/O	TTL	Capture/Compare/PWM 5.		
C10	EPI0S31	I/O	TTL	EPI module 0 signal 31.		
F	PWM7	0	TTL	PWM 7. This signal is controlled by PWM Generator 3.		
	PhB1	I	TTL	QEI module 1 phase B.		
C11	USB0DM	I/O	Analog	Bidirectional differential data pin (D- per USB specification) for USB0.		
C12	USBODP	I/O	Analog	Bidirectional differential data pin (D+ per USB specification) for USB0.		
D1	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.		
D2	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.		
D3	VDDC	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals. The voltage on this pin 1.3 V and is supplied by the on-chip LDO. The VDDC pins sho only be connected to the LDO pin and an external capacitor a specified in Table 26-6 on page 1314.		
	PH3	I/O	TTL	GPIO port H bit 3.		
	EPIOSO	I/O	TTL	EPI module 0 signal 0.		
D10	Fault0	I	TTL	PWM Fault 0.		
	PhB0	1	TTL	QEI module 0 phase B.		
	USB0EPEN	0	TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.		
	PH2	I/O	TTL	GPIO port H bit 2.		
	Clo	0	TTL	Analog comparator 1 output.		
D11	EPIOS1	I/O	TTL	EPI module 0 signal 1.		
	Fault3	I	TTL	PWM Fault 3.		
	IDX1	1	TTL	QEI module 1 index.		
	PB1	I/O	TTL	GPIO port B bit 1. This pin is not 5-V tolerant.		
	CCP1	I/O	TTL	Capture/Compare/PWM 1.		
	CCP2	I/O	TTL	Capture/Compare/PWM 2.		
D12	PWM3	0	TTL	PWM 3. This signal is controlled by PWM Generator 1.		
	UlTx	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.		
	USBOVBUS	I/O	Analog	This signal is used during the session request protocol. This signa allows the USB PHY to both sense the voltage level of VBUS, and pull up VBUS momentarily during VBUS pulsing.		
E1	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.		
E2	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.		

Table 24-7. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description	
E3	LDO	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 $\mu$ F or greater. The LDO pin must also be connected to the VDDC pins at the board level in addition to the decoupling capacitor(s).	
E10	VDD	-	Power	Positive supply for I/O and some logic.	
	PB3	I/O	TTL	GPIO port B bit 3.	
	Fault0	I	TTL	PWM Fault 0.	
E11	Fault3	I	TTL	PWM Fault 3.	
	I2C0SDA	I/O	OD	I <sup>2</sup> C module 0 data.	
	USBOPFLT	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.	
	PB0	I/O	TTL	GPIO port B bit 0. This pin is not 5-V tolerant.	
	CCP0	I/O	TTL	Capture/Compare/PWM 0.	
	PWM2	0	TTL	PWM 2. This signal is controlled by PWM Generator 1.	
E12	UlRx	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.	
	USBOID	I	Analog	This signal senses the state of the USB ID signal. The USB PHY enables an integrated pull-up, and an external element (USB connector) indicates the initial state of the USB controller (pulled down is the A side of the cable and pulled up is the B side).	
F1	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.	
F2	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.	
	PJ0	I/O	TTL	GPIO port J bit 0.	
F3 –	EPI0S16	I/O	TTL	EPI module 0 signal 16.	
15	I2C1SCL	I/O	OD	I <sup>2</sup> C module 1 clock.	
	PWM0	0	TTL	PWM 0. This signal is controlled by PWM Generator 0.	
	PH5	I/O	TTL	GPIO port H bit 5.	
F10	EPI0S11	I/O	TTL	EPI module 0 signal 11.	
	Fault2	I	TTL	PWM Fault 2.	
	SSI1Fss	I/O	TTL	SSI module 1 frame signal.	
F11	GND	-	Power	Ground reference for logic and I/O pins.	
F12	GND	-	Power	Ground reference for logic and I/O pins.	
	PD0	I/O	TTL	GPIO port D bit 0.	
	AIN15	I	Analog	Analog-to-digital converter input 15.	
	CANORx	I	TTL	CAN module 0 receive.	
	CCP6	I/O	TTL	Capture/Compare/PWM 6.	
	12S0RXSCK	I/O	TTL	I <sup>2</sup> S module 0 receive clock.	
G1	IDX0	I	TTL	QEI module 0 index.	
	PWM0	0	TTL	PWM 0. This signal is controlled by PWM Generator 0.	
	U1CTS	I	TTL	UART module 1 Clear To Send modem flow control input signal.	
	UlRx	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.	
	U2Rx	I	TTL	UART module 2 receive. When in IrDA mode, this signal has IrDA modulation.	

Table 24-7. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description	
	PD1	I/O	TTL	GPIO port D bit 1.	
	AIN14		Analog	Analog-to-digital converter input 14.	
F	CANOTx	0	TTL	CAN module 0 transmit.	
	CCP2	I/O	TTL	Capture/Compare/PWM 2.	
	CCP7	I/O	TTL	Capture/Compare/PWM 7.	
	12S0RXWS	I/O	TTL	I <sup>2</sup> S module 0 receive word select.	
G2	PWM1	0	TTL	PWM 1. This signal is controlled by PWM Generator 0.	
	PhA0		TTL	QEI module 0 phase A.	
	PhB1	I	TTL	QEI module 1 phase B.	
	U1DCD	I	TTL	UART module 1 Data Carrier Detect modem status input signal.	
	UlTx	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrD/ modulation.	
	U2Tx	0	TTL	UART module 2 transmit. When in IrDA mode, this signal has IrD/ modulation.	
	PH6	I/O	TTL	GPIO port H bit 6.	
	EPI0S26	I/O	TTL	EPI module 0 signal 26.	
G3 –	PWM4	0	TTL	PWM 4. This signal is controlled by PWM Generator 2.	
	SSI1Rx	I	TTL	SSI module 1 receive.	
G10	VDD	-	Power	Positive supply for I/O and some logic.	
G11	VDD	-	Power	Positive supply for I/O and some logic.	
G12	VDD	-	Power	Positive supply for I/O and some logic.	
	PD3	I/O	TTL	GPIO port D bit 3.	
	AIN12	I	Analog	Analog-to-digital converter input 12.	
	CCP0	I/O	TTL	Capture/Compare/PWM 0.	
Н1	CCP7	I/O	TTL	Capture/Compare/PWM 7.	
	EPI0S21	I/O	TTL	EPI module 0 signal 21.	
	PWM3	0	TTL	PWM 3. This signal is controlled by PWM Generator 1.	
	UlTx	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrE modulation.	
	PD2	I/O	TTL	GPIO port D bit 2.	
	AIN13	I	Analog	Analog-to-digital converter input 13.	
	CCP5	I/O	TTL	Capture/Compare/PWM 5.	
H2	CCP6	I/O	TTL	Capture/Compare/PWM 6.	
	EPI0S20	I/O	TTL	EPI module 0 signal 20.	
	PWM2	0	TTL	PWM 2. This signal is controlled by PWM Generator 1.	
	UlRx	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrI modulation.	
	PH7	I/O	TTL	GPIO port H bit 7.	
цэ	EPI0S27	I/O	TTL	EPI module 0 signal 27.	
H3 –	PWM5	0	TTL	PWM 5. This signal is controlled by PWM Generator 2.	
	SSI1Tx	0	TTL	SSI module 1 transmit.	
H10	VDD	-	Power	Positive supply for I/O and some logic.	

Table 24-7. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description	
H11	RST	I	TTL	System reset input.	
	PF1	I/O	TTL	GPIO port F bit 1.	
-	CAN1Tx	0	TTL	CAN module 1 transmit.	
	CCP3	I/O	TTL	Capture/Compare/PWM 3.	
H12	I2S0TXMCLK	I/O	TTL	I <sup>2</sup> S module 0 transmit master clock.	
	IDX1	I	TTL	QEI module 1 index.	
_	PWM1	0	TTL	PWM 1. This signal is controlled by PWM Generator 0.	
	UIRTS	0	TTL	UART module 1 Request to Send modem flow control output line.	
J1	XTALNPHY	0	Analog	Ethernet PHY XTALN 25-MHz oscillator crystal output. Leave this pin unconnected when using a single-ended 25-MHz clock input connected to the XTALPPHY pin.	
J2	XTALPPHY	I	Analog	Ethernet PHY XTALP 25-MHz oscillator crystal input or external clock reference input.	
J3	ERBIAS	0	Analog	12.4-k $\Omega$ resistor (1% precision) used internally for Ethernet PHY.	
J10	GND	-	Power	Ground reference for logic and I/O pins.	
	PF2	I/O	TTL	GPIO port F bit 2.	
	LED1	0	TTL	Ethernet LED 1.	
J11	PWM2	0	TTL	PWM 2. This signal is controlled by PWM Generator 1.	
	PWM4	0	TTL	PWM 4. This signal is controlled by PWM Generator 2.	
	SSI1Clk	I/O	TTL	SSI module 1 clock.	
	PF3	I/O	TTL	GPIO port F bit 3.	
	LED0	0	TTL	Ethernet LED 0.	
J12	PWM3	0	TTL	PWM 3. This signal is controlled by PWM Generator 1.	
	PWM5	0	TTL	PWM 5. This signal is controlled by PWM Generator 2.	
	SSI1Fss	I/O	TTL	SSI module 1 frame signal.	
	PG0	I/O	TTL	GPIO port G bit 0.	
	EPI0S13	I/O	TTL	EPI module 0 signal 13.	
	I2C1SCL	I/O	OD	I <sup>2</sup> C module 1 clock.	
	PWM0	0	TTL	PWM 0. This signal is controlled by PWM Generator 0.	
K1	PWM4	0	TTL	PWM 4. This signal is controlled by PWM Generator 2.	
	U2Rx	I	TTL	UART module 2 receive. When in IrDA mode, this signal has IrDA modulation.	
	USB0EPEN	0	TTL	Optionally used in Host mode to control an external power sour to supply power to the USB bus.	
	PG1	I/O	TTL	GPIO port G bit 1.	
	EPI0S14	I/O	TTL	EPI module 0 signal 14.	
	I2C1SDA	I/O	OD	I <sup>2</sup> C module 1 data.	
K2	PWM1	0	TTL	PWM 1. This signal is controlled by PWM Generator 0.	
	PWM5	0	TTL	PWM 5. This signal is controlled by PWM Generator 2.	
	U2Tx	0	TTL	UART module 2 transmit. When in IrDA mode, this signal has IrDA modulation.	

Table 24-7. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description		
	PF5	I/O	TTL	GPIO port F bit 5.		
	Clo	0	TTL	Analog comparator 1 output.		
К3	CCP2	I/O	TTL	Capture/Compare/PWM 2.		
	EPI0S15	I/O	TTL	EPI module 0 signal 15.		
	SSI1Tx	0	TTL	SSI module 1 transmit.		
	PF4	I/O	TTL	GPIO port F bit 4.		
	COo	0	TTL	Analog comparator 0 output.		
	CCP0	I/O	TTL	Capture/Compare/PWM 0.		
K4	EPI0S12	I/O	TTL	EPI module 0 signal 12.		
	Fault0	I	TTL	PWM Fault 0.		
	SSI1Rx	1	TTL	SSI module 1 receive.		
K5	GND	-	Power	Ground reference for logic and I/O pins.		
	PJ2	I/O	TTL	GPIO port J bit 2.		
140	CCP0	I/O	TTL	Capture/Compare/PWM 0.		
K6	EPI0S18	I/O	TTL	EPI module 0 signal 18.		
	Fault0	1	TTL	PWM Fault 0.		
K7	VDD	-	Power	Positive supply for I/O and some logic.		
K8	VDD	-	Power	Positive supply for I/O and some logic.		
K9	VDD	-	Power	Positive supply for I/O and some logic.		
K10	GND	-	Power	Ground reference for logic and I/O pins.		
	PJ4	I/O	TTL	GPIO port J bit 4.		
K11	CCP4	I/O	TTL	Capture/Compare/PWM 4.		
<b>N</b> II	EPI0S28	I/O	TTL	EPI module 0 signal 28.		
	U1DCD	I	TTL	UART module 1 Data Carrier Detect modem status input signal.		
	PJ5	I/O	TTL	GPIO port J bit 5.		
K12	CCP2	I/O	TTL	Capture/Compare/PWM 2.		
K12	EPI0S29	I/O	TTL	EPI module 0 signal 29.		
	U1DSR	I	TTL	UART module 1 Data Set Ready modem output control line.		
	PC4	I/O	TTL	GPIO port C bit 4.		
	CCP1	I/O	TTL	Capture/Compare/PWM 1.		
	CCP2	I/O	TTL	Capture/Compare/PWM 2.		
L1	CCP4	I/O	TTL	Capture/Compare/PWM 4.		
L1	CCP5	I/O	TTL	Capture/Compare/PWM 5.		
	EPI0S2	I/O	TTL	EPI module 0 signal 2.		
	PWM6	0	TTL	PWM 6. This signal is controlled by PWM Generator 3.		
	PhA0	1	TTL	QEI module 0 phase A.		

Table 24-7. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description	
	PC7	I/O	TTL	GPIO port C bit 7.	
-	Clo	0	TTL	Analog comparator 1 output.	
-	C2-	1	Analog	Analog comparator 2 negative input.	
-	CCP0	I/O	TTL	Capture/Compare/PWM 0.	
-	CCP4	I/O	TTL	Capture/Compare/PWM 4.	
L2 -	EPI0S5	I/O	TTL	EPI module 0 signal 5.	
-	PhB0	1	TTL	QEI module 0 phase B.	
	UlTx	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.	
	USBOPFLT	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.	
	PAO	I/O	TTL	GPIO port A bit 0.	
	I2C1SCL	I/O	OD	I <sup>2</sup> C module 1 clock.	
L3	UORx	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.	
	UlRx	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.	
	PA3	I/O	TTL	GPIO port A bit 3.	
L4	12S0RXMCLK	I/O	TTL	I <sup>2</sup> S module 0 receive master clock.	
L4 -	PWM5	0	TTL	PWM 5. This signal is controlled by PWM Generator 2.	
	SSIOFss	I/O	TTL	SSI module 0 frame signal.	
	PA4	I/O	TTL	GPIO port A bit 4.	
	CANORx	I	TTL	CAN module 0 receive.	
L5	I2S0TXSCK	I/O	TTL	I <sup>2</sup> S module 0 transmit clock.	
	PWM6	0	TTL	PWM 6. This signal is controlled by PWM Generator 3.	
	SSIORx	I	TTL	SSI module 0 receive.	
	PA6	I/O	TTL	GPIO port A bit 6.	
	CANORx	1	TTL	CAN module 0 receive.	
	CCP1	I/O	TTL	Capture/Compare/PWM 1.	
	I2C1SCL	I/O	OD	I <sup>2</sup> C module 1 clock.	
L6	PWM0	0	TTL	PWM 0. This signal is controlled by PWM Generator 0.	
	PWM4	0	TTL	PWM 4. This signal is controlled by PWM Generator 2.	
	U1CTS	I	TTL	UART module 1 Clear To Send modem flow control input signal.	
	USB0EPEN	0	TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.	
L7	RXIN	1	Analog	RXIN of the Ethernet PHY.	
L8	TXON	0	TTL	TXON of the Ethernet PHY.	
L9	MDIO	I/O	OD	MDIO of the Ethernet PHY.	
	PJ6	I/O	TTL	GPIO port J bit 6.	
110	CCP1	I/O	TTL	Capture/Compare/PWM 1.	
L10 -	EPI0S30	I/O	TTL	EPI module 0 signal 30.	
	U1RTS	0	TTL	UART module 1 Request to Send modem flow control output line.	
L11	OSC0	1	Analog	Main oscillator crystal input or an external clock reference input.	

Table 24-7. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description		
	PJ7	I/O	TTL	GPIO port J bit 7.		
L12	CCP0	I/O	TTL	Capture/Compare/PWM 0.		
	U1DTR	0	TTL	UART module 1 Data Terminal Ready modem status input signal		
	PC5	I/O	TTL	GPIO port C bit 5.		
	COo	0	TTL	Analog comparator 0 output.		
_	C1+	I	Analog	Analog comparator 1 positive input.		
	Clo	0	TTL	Analog comparator 1 output.		
M1	CCP1	I/O	TTL	Capture/Compare/PWM 1.		
	CCP3	I/O	TTL	Capture/Compare/PWM 3.		
	EPI0S3	I/O	TTL	EPI module 0 signal 3.		
ľ	Fault2	I	TTL	PWM Fault 2.		
-	USB0EPEN	0	TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.		
	PC6	I/O	TTL	GPIO port C bit 6.		
-	C2+	I	Analog	Analog comparator 2 positive input.		
-	C2o	0	TTL	Analog comparator 2 output.		
-	CCP0	I/O	TTL	Capture/Compare/PWM 0.		
-	CCP3	I/O	TTL	Capture/Compare/PWM 3.		
M2	EPI0S4	I/O	TTL	EPI module 0 signal 4.		
ľ	PWM7	0	TTL	PWM 7. This signal is controlled by PWM Generator 3.		
	PhB0	I	TTL	QEI module 0 phase B.		
-	UlRx	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.		
-	USBOPFLT	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.		
	PA1	I/O	TTL	GPIO port A bit 1.		
	I2C1SDA	I/O	OD	I <sup>2</sup> C module 1 data.		
M3	UOTx	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.		
-	UlTx	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.		
	PA2	I/O	TTL	GPIO port A bit 2.		
N44	I2S0RXSD	I/O	TTL	I <sup>2</sup> S module 0 receive data.		
M4	PWM4	0	TTL	PWM 4. This signal is controlled by PWM Generator 2.		
-	SSIOClk	I/O	TTL	SSI module 0 clock.		
	PA5	I/O	TTL	GPIO port A bit 5.		
-	CANOTx	0	TTL	CAN module 0 transmit.		
M5	I2S0TXWS	I/O	TTL	l <sup>2</sup> S module 0 transmit word select.		
-	PWM7	0	TTL	PWM 7. This signal is controlled by PWM Generator 3.		
-	SSIOTx	0	TTL	SSI module 0 transmit.		

Table 24-7. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description	
	PA7	I/O	TTL	GPIO port A bit 7.	
	CANOTx	0	TTL	CAN module 0 transmit.	
	CCP3	I/O	TTL	Capture/Compare/PWM 3.	
	CCP4	I/O	TTL	Capture/Compare/PWM 4.	
M6	I2C1SDA	I/O	OD	I <sup>2</sup> C module 1 data.	
	PWM1	0	TTL	PWM 1. This signal is controlled by PWM Generator 0.	
	PWM5	0	TTL	PWM 5. This signal is controlled by PWM Generator 2.	
	U1DCD	I	TTL	UART module 1 Data Carrier Detect modem status input signa	
	USBOPFLT	1	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.	
M7	RXIP	I	Analog	RXIP of the Ethernet PHY.	
M8	TXOP	0	TTL	TXOP of the Ethernet PHY.	
	PF0	I/O	TTL	GPIO port F bit 0.	
	CAN1Rx	I	TTL	CAN module 1 receive.	
	12S0TXSD	I/O	TTL	I <sup>2</sup> S module 0 transmit data.	
M9	PWM0	0	TTL	PWM 0. This signal is controlled by PWM Generator 0.	
	PhB0	1	TTL	QEI module 0 phase B.	
	U1DSR	I	TTL	UART module 1 Data Set Ready modem output control line.	
	PJ3	I/O	TTL	GPIO port J bit 3.	
	CCP6	I/O	TTL	Capture/Compare/PWM 6.	
M10	EPIOS19	I/O	TTL	EPI module 0 signal 19.	
	UICTS		TTL	UART module 1 Clear To Send modem flow control input sigr	
M11	OSC1	0	Analog	Main oscillator crystal output. Leave unconnected when using single-ended clock source.	
M12	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.	

Table 24-7. Signals by Pin Number (continued)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

# 24.2.2 Signals by Signal Name

### Table 24-8. Signals by Signal Name

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
AINO	B1	PE7	I	Analog	Analog-to-digital converter input 0.
AIN1	A1	PE6	I	Analog	Analog-to-digital converter input 1.
AIN2	B3	PE5	I	Analog	Analog-to-digital converter input 2.
AIN3	B2	PE4	I	Analog	Analog-to-digital converter input 3.
AIN4	A2	PD7	I	Analog	Analog-to-digital converter input 4.
AIN5	A3	PD6	I	Analog	Analog-to-digital converter input 5.
AIN6	C6	PD5	I	Analog	Analog-to-digital converter input 6.
AIN7	B5	PD4	I	Analog	Analog-to-digital converter input 7.
AIN8	B4	PE3	I	Analog	Analog-to-digital converter input 8.
AIN9	A4	PE2	I	Analog	Analog-to-digital converter input 9.
AIN10	A6	PB4	I	Analog	Analog-to-digital converter input 10.

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
AIN11	B7	PB5	I	Analog	Analog-to-digital converter input 11.
AIN12	H1	PD3	I	Analog	Analog-to-digital converter input 12.
AIN13	H2	PD2	I	Analog	Analog-to-digital converter input 13.
AIN14	G2	PD1	I	Analog	Analog-to-digital converter input 14.
AIN15	G1	PD0	I	Analog	Analog-to-digital converter input 15.
C0+	A7	PB6	I	Analog	Analog comparator 0 positive input.
C0-	A6	PB4	I	Analog	Analog comparator 0 negative input.
COo	M1 K4 A7 B7 A2	PC5 (3) PF4 (2) PB6 (3) PB5 (1) PD7 (2)	0	TTL	Analog comparator 0 output.
C1+	M1	PC5	I	Analog	Analog comparator 1 positive input.
C1-	B7	PB5	I	Analog	Analog comparator 1 negative input.
Clo	A1 L2 M1 K3 D11	PE6 (2) PC7 (7) PC5 (2) PF5 (2) PH2 (2)	0	TTL	Analog comparator 1 output.
C2+	M2	PC6	I	Analog	Analog comparator 2 positive input.
C2-	L2	PC7	I	Analog	Analog comparator 2 negative input.
C20	B1 M2	PE7 (2) PC6 (3)	0	TTL	Analog comparator 2 output.
CANORX	G1 L5 L6 A6	PD0 (2) PA4 (5) PA6 (6) PB4 (5)	I	TTL	CAN module 0 receive.
CANOTx	G2 M5 M6 B7	PD1 (2) PA5 (5) PA7 (6) PB5 (5)	0	TTL	CAN module 0 transmit.
CAN1Rx	M9	PF0 (1)	I	TTL	CAN module 1 receive.
CAN1Tx	H12	PF1 (1)	0	TTL	CAN module 1 transmit.
CCP0	H1 L2 M2 K6 K4 L12 E12 A11 B7 B5	PD3 (4) PC7 (4) PC6 (6) PJ2 (9) PF4 (1) PJ7 (10) PB0 (1) PB2 (5) PB5 (4) PD4 (1)	I/O	TTL	Capture/Compare/PWM 0.

Table 24-8. Signals by Signal Name (continued)

Table 24-8. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description	
CCP1	M1 L1 L6 L10 D12 A7 B4 A2	PC5 (1) PC4 (9) PA6 (2) PJ6 (10) PB1 (4) PB6 (1) PE3 (1) PD7 (3)	I/O	TTL	Capture/Compare/PWM 1.	
CCP2	B2 G2 L1 K3 K12 D12 A12 B7 A4 C6	PE4 (6) PD1 (10) PC4 (5) PF5 (1) PJ5 (10) PB1 (1) PE1 (4) PB5 (6) PE2 (5) PD5 (1)	I/O	TTL	Capture/Compare/PWM 2.	
CCP3	B2 M2 M1 M6 H12 A11 B11 B5	PE4 (1) PC6 (1) PC5 (5) PA7 (7) PF1 (10) PB2 (4) PE0 (3) PD4 (2)	I/O	TTL	Capture/Compare/PWM 3.	
CCP4	L2 L1 M6 K11 A4 C6	PC7 (1) PC4 (6) PA7 (2) PJ4 (10) PE2 (1) PD5 (2)	I/O	TTL	Capture/Compare/PWM 4.	
CCP5	B3 H2 L1 C10 A7 B7	PE5 (1) PD2 (4) PC4 (1) PG7 (8) PB6 (6) PB5 (2)	I/O	TTL	Capture/Compare/PWM 5.	
CCP6	G1 H2 M10 A12 C9 B7	PD0 (6) PD2 (2) PJ3 (10) PE1 (5) PH0 (1) PB5 (3)	I/O	TTL	Capture/Compare/PWM 6.	
CCP7	G2 H1 C8 A7 B4	PD1 (6) PD3 (2) PH1 (1) PB6 (2) PE3 (5)	I/O	TTL	Capture/Compare/PWM 7.	
EPIOSO	D10	PH3 (8)	I/O	TTL	EPI module 0 signal 0.	
EPIOS1	D11	PH2 (8)	I/O	TTL	EPI module 0 signal 1.	
EPI0S2	L1	PC4 (8)	I/O	TTL	EPI module 0 signal 2.	
EPI0S3	M1	PC5 (8)	I/O	TTL	EPI module 0 signal 3.	

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description	
EPI0S4	M2	PC6 (8)	I/O	TTL	EPI module 0 signal 4.	
EPI0S5	L2	PC7 (8)	I/O	TTL	EPI module 0 signal 5.	
EPI0S6	C9	PH0 (8)	I/O	TTL	EPI module 0 signal 6.	
EPI0S7	C8	PH1 (8)	I/O	TTL	EPI module 0 signal 7.	
EPI0S8	B11	PE0 (8)	I/O	TTL	EPI module 0 signal 8.	
EPI0S9	A12	PE1 (8)	I/O	TTL	EPI module 0 signal 9.	
EPI0S10	B10	PH4 (8)	I/O	TTL	EPI module 0 signal 10.	
EPI0S11	F10	PH5 (8)	I/O	TTL	EPI module 0 signal 11.	
EPI0S12	K4	PF4 (8)	I/O	TTL	EPI module 0 signal 12.	
EPI0S13	K1	PG0 (8)	I/O	TTL	EPI module 0 signal 13.	
EPI0S14	K2	PG1 (8)	I/O	TTL	EPI module 0 signal 14.	
EPI0S15	К3	PF5 (8)	I/O	TTL	EPI module 0 signal 15.	
EPI0S16	F3	PJ0 (8)	I/O	TTL	EPI module 0 signal 16.	
EPI0S17	B6	PJ1 (8)	I/O	TTL	EPI module 0 signal 17.	
EPI0S18	K6	PJ2 (8)	I/O	TTL	EPI module 0 signal 18.	
EPIOS19	M10 B5	PJ3 (8) PD4 (10)	I/O	TTL	EPI module 0 signal 19.	
EPI0S20	H2	PD2 (8)	I/O	TTL	EPI module 0 signal 20.	
EPI0S21	H1	PD3 (8)	I/O	TTL	EPI module 0 signal 21.	
EPI0S22	B7	PB5 (8)	I/O	TTL	EPI module 0 signal 22.	
EPI0S23	A6	PB4 (8)	I/O	TTL	EPI module 0 signal 23.	
EPI0S24	A4	PE2 (8)	I/O	TTL	EPI module 0 signal 24.	
EPI0S25	B4	PE3 (8)	I/O	TTL	EPI module 0 signal 25.	
EPI0S26	G3	PH6 (8)	I/O	TTL	EPI module 0 signal 26.	
EPI0S27	H3	PH7 (8)	I/O	TTL	EPI module 0 signal 27.	
EPIOS28	K11 C6	PJ4 (8) PD5 (10)	I/O	TTL	EPI module 0 signal 28.	
EPI0S29	K12 A3	PJ5 (8) PD6 (10)	I/O	TTL	EPI module 0 signal 29.	
EPI0S30	L10 A2	PJ6 (8) PD7 (10)	I/O	TTL	EPI module 0 signal 30.	
EPIOS31	C10	PG7 (9)	I/O	TTL	EPI module 0 signal 31.	
ERBIAS	J3	fixed	0	Analog	12.4-k $\Omega$ resistor (1% precision) used internally for Ethernet PHY.	
Fault0	B2 K6 K4 E11 A12 D10 A3	PE4 (4) PJ2 (10) PF4 (4) PB3 (2) PE1 (3) PH3 (2) PD6 (1)	I	TTL	PWM Fault 0.	
Fault1	A7	PB6 (4)	I	TTL	PWM Fault 1.	
Fault2	M1 F10	PC5 (4) PH5 (10)	Ι	TTL	PWM Fault 2.	

Table 24-8. Signals by Signal Name (continued)

Table 24-8. Si	ignals by Signa	l Name (d	continued)
----------------	-----------------	-----------	------------

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description		
Fault3	E11 D11	PB3 (4) PH2 (4)	I	TTL	PWM Fault 3.		
GND	C4 C5 K5 K10 J10 F11 F12	fixed	-	Power	Ground reference for logic and I/O pins.		
GNDA	A5	fixed	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.		
I2C0SCL	A11	PB2 (1)	I/O	OD	I <sup>2</sup> C module 0 clock.		
I2C0SDA	E11	PB3 (1)	I/O	OD	I <sup>2</sup> C module 0 data.		
I2C1SCL	F3 K1 L3 L6	PJ0 (11) PG0 (3) PA0 (8) PA6 (1)	I/O	OD	I <sup>2</sup> C module 1 clock.		
I2C1SDA	K2 M3 M6 B6	PG1 (3) PA1 (8) PA7 (1) PJ1 (11)	I/O	OD	I <sup>2</sup> C module 1 data.		
I2S0RXMCLK	L4 C6	PA3 (9) PD5 (8)	I/O	TTL	I <sup>2</sup> S module 0 receive master clock.		
I2S0RXSCK	G1	PD0 (8)	I/O	TTL	I <sup>2</sup> S module 0 receive clock.		
I2S0RXSD	M4 B5	PA2 (9) PD4 (8)	I/O	TTL	I <sup>2</sup> S module 0 receive data.		
I2SORXWS	G2	PD1 (8)	I/O	TTL	I <sup>2</sup> S module 0 receive word select.		
I2S0TXMCLK	H12	PF1 (8)	I/O	TTL	I <sup>2</sup> S module 0 transmit master clock.		
I2S0TXSCK	L5 A7 A3	PA4 (9) PB6 (9) PD6 (8)	I/O	TTL	I <sup>2</sup> S module 0 transmit clock.		
I2S0TXSD	B3 M9	PE5 (9) PF0 (8)	I/O	TTL	I <sup>2</sup> S module 0 transmit data.		
I2SOTXWS	B2 M5 A2	PE4 (9) PA5 (9) PD7 (8)	I/O	TTL	I <sup>2</sup> S module 0 transmit word select.		
IDX0	G1 A11 A7 A6 A2	PD0 (3) PB2 (2) PB6 (5) PB4 (6) PD7 (1)	I	TTL	QEI module 0 index.		
IDX1	H12 D11	PF1 (2) PH2 (1)	I	TTL	QEI module 1 index.		
LDO	E3	fixed	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 $\mu$ F or greater. The LDO pin must also be connected to the VDDC pins at the board level in addition to the decoupling capacitor(s).		

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description	
LED0	J12	PF3 (1)	0	TTL	Ethernet LED 0.	
LED1	J11	PF2 (1)	0	TTL	Ethernet LED 1.	
MDIO	L9	fixed	I/O	OD	MDIO of the Ethernet PHY.	
NC	M12 C1 C2 D2 D1 E1 E2 F1 F2	fixed	-	-	No connect. Leave the pin electrically unconnected/isolated.	
NMI	A8	PB7 (4)	I	TTL	Non-maskable interrupt.	
OSC0	L11	fixed	l	Analog	Main oscillator crystal input or an external clock reference input.	
OSC1	M11	fixed	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.	
PAO	L3	-	I/O	TTL	GPIO port A bit 0.	
PA1	M3	-	I/O	TTL	GPIO port A bit 1.	
PA2	M4	-	I/O	TTL	GPIO port A bit 2.	
PA3	L4	-	I/O	TTL	GPIO port A bit 3.	
PA4	L5	-	I/O	TTL	GPIO port A bit 4.	
PA5	M5	-	I/O	TTL	GPIO port A bit 5.	
PA6	L6	-	I/O	TTL	GPIO port A bit 6.	
PA7	M6	-	I/O	TTL	GPIO port A bit 7.	
PB0	E12	-	I/O	TTL	GPIO port B bit 0. This pin is not 5-V tolerant.	
PB1	D12	-	I/O	TTL	GPIO port B bit 1. This pin is not 5-V tolerant.	
PB2	A11	-	I/O	TTL	GPIO port B bit 2.	
PB3	E11	-	I/O	TTL	GPIO port B bit 3.	
PB4	A6	-	I/O	TTL	GPIO port B bit 4.	
PB5	B7	-	I/O	TTL	GPIO port B bit 5.	
PB6	A7	-	I/O	TTL	GPIO port B bit 6.	
PB7	A8	-	I/O	TTL	GPIO port B bit 7.	
PC0	A9	-	I/O	TTL	GPIO port C bit 0.	
PC1	B9	-	I/O	TTL	GPIO port C bit 1.	
PC2	B8	-	I/O	TTL	GPIO port C bit 2.	
PC3	A10	-	I/O	TTL	GPIO port C bit 3.	
PC4	L1	-	I/O	TTL	GPIO port C bit 4.	
PC5	M1	-	I/O	TTL	GPIO port C bit 5.	
PC6	M2	-	I/O	TTL	GPIO port C bit 6.	
PC7	L2	-	I/O	TTL	GPIO port C bit 7.	
PDO	G1	-	I/O	TTL	GPIO port D bit 0.	
PD1	G2	-	I/O	TTL	GPIO port D bit 1.	
PD2	H2	-	I/O	TTL	GPIO port D bit 2.	

Table 24-8. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
PD3	H1	-	I/O	TTL	GPIO port D bit 3.
PD4	B5	-	I/O	TTL	GPIO port D bit 4.
PD5	C6	-	I/O	TTL	GPIO port D bit 5.
PD6	A3	-	I/O	TTL	GPIO port D bit 6.
PD7	A2	-	I/O	TTL	GPIO port D bit 7.
PE0	B11	-	I/O	TTL	GPIO port E bit 0.
PE1	A12	-	I/O	TTL	GPIO port E bit 1.
PE2	A4	-	I/O	TTL	GPIO port E bit 2.
PE3	B4	-	I/O	TTL	GPIO port E bit 3.
PE4	B2	-	I/O	TTL	GPIO port E bit 4.
PE5	B3	-	I/O	TTL	GPIO port E bit 5.
PE6	A1	-	I/O	TTL	GPIO port E bit 6.
PE7	B1	-	I/O	TTL	GPIO port E bit 7.
PF0	M9	-	I/O	TTL	GPIO port F bit 0.
PF1	H12	-	I/O	TTL	GPIO port F bit 1.
PF2	J11	-	I/O	TTL	GPIO port F bit 2.
PF3	J12	-	I/O	TTL	GPIO port F bit 3.
PF4	K4	-	I/O	TTL	GPIO port F bit 4.
PF5	К3	-	I/O	TTL	GPIO port F bit 5.
PG0	K1	-	I/O	TTL	GPIO port G bit 0.
PG1	K2	-	I/O	TTL	GPIO port G bit 1.
PG7	C10	-	I/O	TTL	GPIO port G bit 7.
PH0	C9	-	I/O	TTL	GPIO port H bit 0.
PH1	C8	-	I/O	TTL	GPIO port H bit 1.
PH2	D11	-	I/O	TTL	GPIO port H bit 2.
PH3	D10	-	I/O	TTL	GPIO port H bit 3.
PH4	B10	-	I/O	TTL	GPIO port H bit 4.
PH5	F10	-	I/O	TTL	GPIO port H bit 5.
PH6	G3	-	I/O	TTL	GPIO port H bit 6.
PH7	H3	-	I/O	TTL	GPIO port H bit 7.
PhA0	G2 L1 A4	PD1 (3) PC4 (2) PE2 (4)	Ι	TTL	QEI module 0 phase A.
PhA1	B4	PE3 (3)	I	TTL	QEI module 1 phase A.
PhB0	L2 M2 M9 D10 B4	PC7 (2) PC6 (2) PF0 (2) PH3 (1) PE3 (4)	I	TTL	QEI module 0 phase B.
PhB1	G2 C10 A4	PD1 (11) PG7 (1) PE2 (3)	I	TTL	QEI module 1 phase B.
PJ0	F3	-	I/O	TTL	GPIO port J bit 0.

### Table 24-8. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description	
PJ1	B6	-	I/O	TTL	GPIO port J bit 1.	
PJ2	K6	-	I/O	TTL	GPIO port J bit 2.	
PJ3	M10	-	I/O	TTL	GPIO port J bit 3.	
PJ4	K11	-	I/O	TTL	GPIO port J bit 4.	
PJ5	K12	-	I/O	TTL	GPIO port J bit 5.	
PJ6	L10	-	I/O	TTL	GPIO port J bit 6.	
PJ7	L12	-	I/O	TTL	GPIO port J bit 7.	
Р₩МО	G1 F3 K1 L6 M9	PD0 (1) PJ0 (10) PG0 (2) PA6 (4) PF0 (3)	0	TTL	PWM 0. This signal is controlled by PWM Generator 0.	
PWM1	G2 K2 M6 H12 B6	PD1 (1) PG1 (2) PA7 (4) PF1 (3) PJ1 (10)	0	TTL	PWM 1. This signal is controlled by PWM Generator 0.	
PWM2	H2 J11 E12 C9	PD2 (3) PF2 (4) PB0 (2) PH0 (2)	0	TTL	PWM 2. This signal is controlled by PWM Generator 1.	
PWM3	H1 J12 D12 C8	PD3 (3) PF3 (4) PB1 (2) PH1 (2)	0	TTL	PWM 3. This signal is controlled by PWM Generator 1.	
PWM4	A1 K1 L6 J11 G3 B11 C9	PE6 (1) PG0 (4) PA2 (4) PA6 (5) PF2 (2) PH6 (10) PE0 (1) PH0 (9)	0	TTL	PWM 4. This signal is controlled by PWM Generator 2.	
₽WM5	B1 H3 K2 L4 M6 J12 A12 C8	PE7 (1) PH7 (10) PG1 (4) PA3 (4) PA7 (5) PF3 (2) PE1 (1) PH1 (9)	0	TTL	PWM 5. This signal is controlled by PWM Generat 2.	
Р₩Мб	L1 L5	PC4 (4) PA4 (4)	0	TTL	PWM 6. This signal is controlled by PWM Generator 3.	
PWM7	M2 M5 C10	PC6 (4) PA5 (4) PG7 (4)	0	TTL	PWM 7. This signal is controlled by PWM Generator 3.	
RST	H11	fixed	I	TTL	System reset input.	
RXIN	L7	fixed	l	Analog	RXIN of the Ethernet PHY.	
RXIP	M7	fixed	I	Analog	RXIP of the Ethernet PHY.	
SSIOClk	M4	PA2 (1)	I/O	TTL	SSI module 0 clock.	

### Table 24-8. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
SSIOFss	L4	PA3 (1)	I/O	TTL	SSI module 0 frame signal.
SSIORx	L5	PA4 (1)	I	TTL	SSI module 0 receive.
SSIOTx	M5	PA5 (1)	0	TTL	SSI module 0 transmit.
SSI1Clk	J11 B11 B10	PF2 (9) PE0 (2) PH4 (11)	I/O	TTL	SSI module 1 clock.
SSI1Fss	J12 F10 A12	PF3 (9) PH5 (11) PE1 (2)	I/O	TTL	SSI module 1 frame signal.
SSI1Rx	K4 G3 A4	PF4 (9) PH6 (11) PE2 (2)	I	TTL	SSI module 1 receive.
SSI1Tx	H3 K3 B4	PH7 (11) PF5 (9) PE3 (2)	0	TTL	SSI module 1 transmit.
SWCLK	A9	PC0 (3)	I	TTL	JTAG/SWD CLK.
SWDIO	B9	PC1 (3)	I/O	TTL	JTAG TMS and SWDIO.
SWO	A10	PC3 (3)	0	TTL	JTAG TDO and SWO.
TCK	A9	PC0 (3)	I	TTL	JTAG/SWD CLK.
TDI	B8	PC2 (3)	I	TTL	JTAG TDI.
TDO	A10	PC3 (3)	0	TTL	JTAG TDO and SWO.
TMS	B9	PC1 (3)	I	TTL	JTAG TMS and SWDIO.
TXON	L8	fixed	0	TTL	TXON of the Ethernet PHY.
TXOP	M8	fixed	0	TTL	TXOP of the Ethernet PHY.
UORx	L3	PA0 (1)	Ι	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
UOTx	M3	PA1 (1)	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
U1CTS	A1 G1 L6 M10	PE6 (9) PD0 (9) PA6 (9) PJ3 (9)	I	TTL	UART module 1 Clear To Send modem flow control input signal.
U1DCD	B1 G2 M6 K11	PE7 (9) PD1 (9) PA7 (9) PJ4 (9)	I	TTL	UART module 1 Data Carrier Detect modem status input signal.
U1DSR	M9 K12	PF0 (9) PJ5 (9)	Ι	TTL	UART module 1 Data Set Ready modem output control line.
U1DTR	L12 A2	PJ7 (9) PD7 (9)	0	TTL	UART module 1 Data Terminal Ready modem status input signal.
U1RI	B5	PD4 (9)	Ι	TTL	UART module 1 Ring Indicator modem status input signal.
UIRTS	L10 H12	PJ6 (9) PF1 (9)	0	TTL	UART module 1 Request to Send modem flow control output line.

Table 24-8. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description	
UlRx	G1 H2 M2 L3 E12 A6	PD0 (5) PD2 (1) PC6 (5) PA0 (9) PB0 (5) PB4 (7)	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.	
UlTx	G2 H1 L2 M3 D12 B7	PD1 (5) PD3 (1) PC7 (5) PA1 (9) PB1 (5) PB5 (7)	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.	
U2Rx	G1 K1 A6 C6	PD0 (4) PG0 (1) PB4 (4) PD5 (9)	I	TTL	UART module 2 receive. When in IrDA mode, this signal has IrDA modulation.	
U2Tx	B2 G2 K2 A3	PE4 (5) PD1 (4) PG1 (1) PD6 (9)	0	TTL	UART module 2 transmit. When in IrDA mode, this signal has IrDA modulation.	
USBODM	C11	fixed	I/O	Analog	Bidirectional differential data pin (D- per USB specification) for USB0.	
USBODP	C12	fixed	I/O	Analog	Bidirectional differential data pin (D+ per USB specification) for USB0.	
USBOEPEN	K1 M1 L6 A11 D10	PG0 (7) PC5 (6) PA6 (8) PB2 (8) PH3 (4)	0	TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.	
USB0ID	E12	PB0	I	Analog	This signal senses the state of the USB ID signal. The USB PHY enables an integrated pull-up, and an external element (USB connector) indicates the initial state of the USB controller (pulled down is the A side of the cable and pulled up is the B side).	
USBOPFLT	L2 M2 E11 B11 B10 B6	PC7 (6) PC6 (7) PA7 (8) PB3 (8) PE0 (9) PH4 (4) PJ1 (9)	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.	
USBORBIAS	B12	fixed	0	Analog	9.1-k $\Omega$ resistor (1% precision) used internally for USB analog circuitry.	
USBOVBUS	D12	PB1	I/O	Analog	This signal is used during the session request protocol. This signal allows the USB PHY to both sense the voltage level of VBUS, and pull up VBUS momentarily during VBUS pulsing.	

Table 24-8. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
VDD	K7 G12 K8 K9 H10 G10 E10 G11	fixed	-	Power	Positive supply for I/O and some logic.
VDDA	C7	fixed	-	Power	The positive supply for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. VDDA pins must be supplied with a voltage that meets the specification in Table 26-2 on page 1309, regardless of system implementation.
VDDC	D3 C3	fixed	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals. The voltage on this pin is 1.3 V and is supplied by the on-chip LDO. The VDDC pins should only be connected to the LDO pin and an external capacitor as specified in Table 26-6 on page 1314.
VREFA	A7	PB6	I	Analog	This input provides a reference voltage used to specify the input voltage at which the ADC converts to a maximum value. In other words, the voltage that is applied to VREFA is the voltage with which an AINn signal is converted to 1023. The VREFA input is limited to the range specified in Table 26-23 on page 1325.
XTALNPHY	J1	fixed	0	Analog	Ethernet PHY XTALN 25-MHz oscillator crystal output. Leave this pin unconnected when using a single-ended 25-MHz clock input connected to the XTALPPHY pin.
XTALPPHY	J2	fixed	I	Analog	Ethernet PHY XTALP 25-MHz oscillator crystal input or external clock reference input.

Table 24-8. Signals by Signal Name (continued)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

# 24.2.3 Signals by Function, Except for GPIO

Table 24-9.	Signals b	v Function.	Excep	t for GPIO
	orginalo s	y i anotion,	EXCOP	

Function	Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
	AIN0	B1	l	Analog	Analog-to-digital converter input 0.
	AIN1	A1	I	Analog	Analog-to-digital converter input 1.
	AIN2	B3	I	Analog	Analog-to-digital converter input 2.
	AIN3	B2	I	Analog	Analog-to-digital converter input 3.
	AIN4	A2	I	Analog	Analog-to-digital converter input 4.
	AIN5	A3	I	Analog	Analog-to-digital converter input 5.
	AIN6	C6	I	Analog	Analog-to-digital converter input 6.
	AIN7	B5	I	Analog	Analog-to-digital converter input 7.
	AIN8	B4	I	Analog	Analog-to-digital converter input 8.
	AIN9	A4	I	Analog	Analog-to-digital converter input 9.
ADC	AIN10	A6	I	Analog	Analog-to-digital converter input 10.
	AIN11	B7	I	Analog	Analog-to-digital converter input 11.
	AIN12	H1	I	Analog	Analog-to-digital converter input 12.
	AIN13	H2	I	Analog	Analog-to-digital converter input 13.
	AIN14	G2	I	Analog	Analog-to-digital converter input 14.
	AIN15	G1	I	Analog	Analog-to-digital converter input 15.
	VREFA	A7	I	Analog	This input provides a reference voltage used to specify the input voltage at which the ADC converts to a maximum value. In other words, the voltage that is applied to VREFA is the voltage with which an AINn signal is converted to 1023. The VREFA input is limited to the range specified in Table 26-23 on page 1325.
	C0+	A7	l	Analog	Analog comparator 0 positive input.
	C0-	A6	l	Analog	Analog comparator 0 negative input.
	C0o	M1 K4 A7 B7 A2	0	TTL	Analog comparator 0 output.
	C1+	M1	I	Analog	Analog comparator 1 positive input.
Analog Comparators	C1-	B7	I	Analog	Analog comparator 1 negative input.
	C10	A1 L2 M1 K3 D11	0	TTL	Analog comparator 1 output.
	C2+	M2	I	Analog	Analog comparator 2 positive input.
	C2-	L2	I	Analog	Analog comparator 2 negative input.
	C20	B1 M2	0	TTL	Analog comparator 2 output.

Function	Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
Controller Area Network	CANORx	G1 L5 L6 A6	1	TTL	CAN module 0 receive.
	CANOTx	G2 M5 M6 B7	0	TTL	CAN module 0 transmit.
	CAN1Rx	M9	I	TTL	CAN module 1 receive.
	CAN1Tx	H12	0	TTL	CAN module 1 transmit.
	ERBIAS	J3	0	Analog	12.4-k $\Omega$ resistor (1% precision) used internally for Ethernet PHY.
	LED0	J12	0	TTL	Ethernet LED 0.
	LED1	J11	0	TTL	Ethernet LED 1.
	MDIO	L9	I/O	OD	MDIO of the Ethernet PHY.
	RXIN	L7	I	Analog	RXIN of the Ethernet PHY.
Ethernet	RXIP	M7	I	Analog	RXIP of the Ethernet PHY.
Ethemet	TXON	L8	0	TTL	TXON of the Ethernet PHY.
	TXOP	M8	0	TTL	TXOP of the Ethernet PHY.
	XTALNPHY	J1	0	Analog	Ethernet PHY XTALN 25-MHz oscillator crystal output. Leave this pin unconnected when using a single-ended 25-MHz clock input connected to the XTALPPHY pin.
	XTALPPHY	J2	I	Analog	Ethernet PHY XTALP 25-MHz oscillator crystal input or external clock reference input.

### Table 24-9. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
	EPIOSO	D10	I/O	TTL	EPI module 0 signal 0.
	EPIOS1	D11	I/O	TTL	EPI module 0 signal 1.
	EPI0S2	L1	I/O	TTL	EPI module 0 signal 2.
	EPI0S3	M1	I/O	TTL	EPI module 0 signal 3.
	EPI0S4	M2	I/O	TTL	EPI module 0 signal 4.
	EPI0S5	L2	I/O	TTL	EPI module 0 signal 5.
	EPIOS6	C9	I/O	TTL	EPI module 0 signal 6.
	EPIOS7	C8	I/O	TTL	EPI module 0 signal 7.
	EPIOS8	B11	I/O	TTL	EPI module 0 signal 8.
	EPIOS9	A12	I/O	TTL	EPI module 0 signal 9.
	EPI0S10	B10	I/O	TTL	EPI module 0 signal 10.
	EPIOS11	F10	I/O	TTL	EPI module 0 signal 11.
	EPIOS12	K4	I/O	TTL	EPI module 0 signal 12.
	EPIOS13	K1	I/O	TTL	EPI module 0 signal 13.
	EPIOS14	K2	I/O	TTL	EPI module 0 signal 14.
	EPIOS15	К3	I/O	TTL	EPI module 0 signal 15.
Esternel Derinherel	EPIOS16	F3	I/O	TTL	EPI module 0 signal 16.
External Peripheral Interface	EPIOS17	B6	I/O	TTL	EPI module 0 signal 17.
	EPIOS18	K6	I/O	TTL	EPI module 0 signal 18.
	EPIOS19	M10 B5	I/O	TTL	EPI module 0 signal 19.
	EPI0S20	H2	I/O	TTL	EPI module 0 signal 20.
	EPI0S21	H1	I/O	TTL	EPI module 0 signal 21.
	EPI0S22	B7	I/O	TTL	EPI module 0 signal 22.
	EPI0S23	A6	I/O	TTL	EPI module 0 signal 23.
	EPI0S24	A4	I/O	TTL	EPI module 0 signal 24.
	EPI0S25	B4	I/O	TTL	EPI module 0 signal 25.
	EPI0S26	G3	I/O	TTL	EPI module 0 signal 26.
	EPI0S27	H3	I/O	TTL	EPI module 0 signal 27.
	EPI0S28	K11 C6	I/O	TTL	EPI module 0 signal 28.
	EPIOS29	K12 A3	I/O	TTL	EPI module 0 signal 29.
	EPIOS30	L10 A2	I/O	TTL	EPI module 0 signal 30.
	EPI0S31	C10	I/O	TTL	EPI module 0 signal 31.

 Table 24-9. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
General-Purpose Timers	CCP0	H1 L2 M2 K6 K4 L12 E12 A11 B7 B5	I/O	TTL	Capture/Compare/PWM 0.
	CCP1	M1 L1 L6 L10 D12 A7 B4 A2	I/O	TTL	Capture/Compare/PWM 1.
	CCP2	B2 G2 L1 K3 K12 D12 A12 B7 A4 C6	I/O	TTL	Capture/Compare/PWM 2.
	CCP3	B2 M2 M1 M6 H12 A11 B11 B5	I/O	TTL	Capture/Compare/PWM 3.
	CCP4	L2 L1 M6 K11 A4 C6	I/O	TTL	Capture/Compare/PWM 4.
	CCP5	B3 H2 L1 C10 A7 B7	I/O	TTL	Capture/Compare/PWM 5.
	CCP6	G1 H2 M10 A12 C9 B7	I/O	TTL	Capture/Compare/PWM 6.
	CCP7		I/O	TTL	Capture/Compare/PWM 7.

### Table 24-9. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
		G2 H1 C8 A7 B4			
	I2C0SCL	A11	I/O	OD	I <sup>2</sup> C module 0 clock.
	I2C0SDA	E11	I/O	OD	I <sup>2</sup> C module 0 data.
12C	I2C1SCL	F3 K1 L3 L6	I/O	OD	I <sup>2</sup> C module 1 clock.
	I2C1SDA	K2 M3 M6 B6	I/O	OD	l <sup>2</sup> C module 1 data.
	I2S0RXMCLK	L4 C6	I/O	TTL	I <sup>2</sup> S module 0 receive master clock.
	I2S0RXSCK	G1	I/O	TTL	I <sup>2</sup> S module 0 receive clock.
	I2S0RXSD	M4 B5	I/O	TTL	I <sup>2</sup> S module 0 receive data.
	12SORXWS	G2	I/O	TTL	I <sup>2</sup> S module 0 receive word select.
125	I2S0TXMCLK	H12	I/O	TTL	I <sup>2</sup> S module 0 transmit master clock.
125	I2S0TXSCK	L5 A7 A3	I/O	TTL	I <sup>2</sup> S module 0 transmit clock.
	I2S0TXSD	B3 M9	I/O	TTL	I <sup>2</sup> S module 0 transmit data.
	I2SOTXWS	B2 M5 A2	I/O	TTL	I <sup>2</sup> S module 0 transmit word select.
	SWCLK	A9	Ι	TTL	JTAG/SWD CLK.
	SWDIO	B9	I/O	TTL	JTAG TMS and SWDIO.
JTAG/SWD/SWO	SWO	A10	0	TTL	JTAG TDO and SWO.
	TCK	A9	Ι	TTL	JTAG/SWD CLK.
	TDI	B8	Ι	TTL	JTAG TDI.
	TDO	A10	0	TTL	JTAG TDO and SWO.
	TMS	B9	I	TTL	JTAG TMS and SWDIO.

## Table 24-9. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
	FaultO	B2 K6 K4 E11 A12 D10 A3	Ι	TTL	PWM Fault 0.
	Fault1	A7	I	TTL	PWM Fault 1.
	Fault2	M1 F10	Ι	TTL	PWM Fault 2.
	Fault3	E11 D11	Ι	TTL	PWM Fault 3.
	PWMO	G1 F3 K1 L6 M9	0	TTL	PWM 0. This signal is controlled by PWM Generator 0.
	PWM1	G2 K2 M6 H12 B6	0	TTL	PWM 1. This signal is controlled by PWM Generator 0.
PWM	PWM2	H2 J11 E12 C9	0	TTL	PWM 2. This signal is controlled by PWM Generator 1.
	PWM3	H1 J12 D12 C8	0	TTL	PWM 3. This signal is controlled by PWM Generator 1.
	PWM4	A1 K1 M4 L6 J11 G3 B11 C9	0	TTL	PWM 4. This signal is controlled by PWM Generator 2.
	PWM5	B1 H3 K2 L4 M6 J12 A12 C8	0	TTL	PWM 5. This signal is controlled by PWM Generator 2.
	PWM6	L1 L5	0	TTL	PWM 6. This signal is controlled by PWM Generator 3.
	рим7	M2 M5 C10	0	TTL	PWM 7. This signal is controlled by PWM Generator 3.
Function	Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
----------	----------	---	----------	--------------------------	--
	GND	C4 C5 K5 K10 J10 F11 F12	-	Power	Ground reference for logic and I/O pins.
	GNDA	A5	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
	LDO	E3	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 $\mu$ F or greater. The LDO pin must also be connected to the VDDC pins at the board level in addition to the decoupling capacitor(s).
Power	VDD	K7 G12 K8 K9 H10 G10 E10 G11	-	Power	Positive supply for I/O and some logic.
	VDDA	C7	-	Power	The positive supply for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. VDDA pins must be supplied with a voltage that meets the specification in Table 26-2 on page 1309, regardless of system implementation.
	VDDC	D3 C3	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals. The voltage on this pin is 1.3 V and is supplied by the on-chip LDO. The VDDC pins should only be connected to the LDO pin and an external capacitor as specified in Table 26-6 on page 1314.

Function	Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
	IDX0	G1 A11 A7 A6 A2	I	TTL	QEI module 0 index.
	IDX1	H12 D11	Ι	TTL	QEI module 1 index.
QEI	PhA0	G2 L1 A4	I	TTL	QEI module 0 phase A.
	PhA1	B4	I	TTL	QEI module 1 phase A.
	PhB0	L2 M2 M9 D10 B4	I	TTL	QEI module 0 phase B.
	PhB1	G2 C10 A4	I	TTL	QEI module 1 phase B.
	SSIOClk	M4	I/O	TTL	SSI module 0 clock.
	SSIOFss	L4	I/O	TTL	SSI module 0 frame signal.
	SSIORx	L5	I	TTL	SSI module 0 receive.
	SSIOTx	M5	0	TTL	SSI module 0 transmit.
	SSI1Clk	J11 B11 B10	I/O	TTL	SSI module 1 clock.
SSI	SSI1Fss	J12 F10 A12	I/O	TTL	SSI module 1 frame signal.
	SSI1Rx	K4 G3 A4	I	TTL	SSI module 1 receive.
	SSI1Tx	H3 K3 B4	0	TTL	SSI module 1 transmit.
	NMI	A8	I	TTL	Non-maskable interrupt.
System Control &	OSC0	L11	I	Analog	Main oscillator crystal input or an external clock reference input.
Clocks	OSC1	M11	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
	RST	H11	Ι	TTL	System reset input.

Function	Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
	UORx	L3	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
	UOTx	M3	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
	UICTS	A1 G1 L6 M10	Ι	TTL	UART module 1 Clear To Send modem flow control input signal.
	U1DCD	B1 G2 M6 K11	I	TTL	UART module 1 Data Carrier Detect modem status input signal.
	U1DSR	M9 K12	Ι	TTL	UART module 1 Data Set Ready modem output control line.
	U1DTR	L12 A2	0	TTL	UART module 1 Data Terminal Ready modem status input signal.
	Ulri	B5	I	TTL	UART module 1 Ring Indicator modem status input signal.
UART	UIRTS	L10 H12	0	TTL	UART module 1 Request to Send modem flow control output line.
	UlRx	G1 H2 M2 L3 E12 A6	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
	UlTx	G2 H1 L2 M3 D12 B7	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
	U2Rx	G1 K1 A6 C6	I	TTL	UART module 2 receive. When in IrDA mode, this signal has IrDA modulation.
	U2Tx	B2 G2 K2 A3	0	TTL	UART module 2 transmit. When in IrDA mode, this signal has IrDA modulation.

Function	Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
	USB0DM	C11	I/O	Analog	Bidirectional differential data pin (D- per USB specification) for USB0.
	USBODP	C12	I/O	Analog	Bidirectional differential data pin (D+ per USB specification) for USB0.
	USBOEPEN	K1 O M1 L6 A11 D10		TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.
USB	USBOID	E12	I	Analog	This signal senses the state of the USB ID signal. The USB PHY enables an integrated pull-up, and an external element (USB connector) indicates the initial state of the USB controller (pulled down is the A side of the cable and pulled up is the B side).
	USBOPFLT	L2 M2 E11 B11 B10 B6	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.
	USBORBIAS	B12	0	Analog	9.1-k $\Omega$ resistor (1% precision) used internally for USB analog circuitry.
	USBOVBUS	D12	I/O	Analog	This signal is used during the session request protocol. This signal allows the USB PHY to both sense the voltage level of VBUS, and pull up VBUS momentarily during VBUS pulsing.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

## 24.2.4 GPIO Pins and Alternate Functions

Table 24-10.	<b>GPIO Pins and</b>	Alternate Functions
--------------	----------------------	---------------------

10	Pin	Analog			Digi	tal Functi	on (GPIO	PCTL PM	Cx Bit Fie	ld Encodi	ng) <sup>a</sup>		
10	Pin	Function	1	2	3	4	5	6	7	8	9	10	11
PA0	L3	-	UORx	-	-	-	-	-	-	I2C1SCL	UlRx	-	-
PA1	M3	-	UOTx	-	-	-	-	-	-	I2C1SDA	UlTx	-	-
PA2	M4	-	SSI0Clk	-	-	PWM4	-	-	-	-	12SORXSD	-	-
PA3	L4	-	SSI0Fss	-	-	PWM5	-	-	-	-	12SORXMCLK	-	-
PA4	L5	-	SSIORx	-	-	PWM6	CANORx	-	-	-	12SOTXSCK	-	-
PA5	M5	-	SSIOTx	-	-	PWM7	CANOTx	-	-	-	12SOTXWS	-	-
PA6	L6	-	I2C1SCL	CCP1	-	PWM0	PWM4	CANORx	-	USB0EPEN	U1CTS	-	-
PA7	M6	-	I2C1SDA	CCP4	-	PWM1	PWM5	CANOTx	CCP3	USB0PFLT	U1DCD	-	-
PB0	E12	USB0ID	CCP0	PWM2	-	-	UlRx	-	-	-	-	-	-
PB1	D12	USB0VBUS	CCP2	PWM3	-	CCP1	UlTx	-	-	-	-	-	-
PB2	A11	-	I2C0SCL	IDX0	-	CCP3	CCP0	-	-	USB0EPEN	-	-	-
PB3	E11	-	I2C0SDA	Fault0	-	Fault3	-	-	-	USB0PFLT	-	-	-
PB4	A6	AIN10 CO-	-	-	-	U2Rx	CANORx	IDX0	UlRx	EPI0S23	-	-	-

		Analog			Digi	ital Functi	on (GPIO		Cx Bit Fiel	d Encodi	ng) <sup>a</sup>		
10	Pin	Function	1	2	3	4	5	6	7	8	9	10	11
PB5	В7	AIN11 C1-	C0o	CCP5	CCP6	CCP0	CANOTx	CCP2	UlTx	EPIOS22	-	-	-
PB6	A7	VREFA C0+	CCP1	CCP7	C0o	Fault1	IDX0	CCP5	-	-	12SOTXSCK	-	-
PB7	A8	-	-	-	-	NMI	-	-	-	-	-	-	-
PC0	A9	-	-	-	TCK SWCLK	-	-	-	-	-	-	-	-
PC1	B9	-	-	-	TMS SWDIO	-	-	-	-	-	-	-	-
PC2	B8	-	-	-	TDI	-	-	-	-	-	-	-	-
PC3	A10	-	-	-	TDO SWO	-	-	-	-	-	-	-	-
PC4	L1	-	CCP5	PhA0	-	PWM6	CCP2	CCP4	-	EPI0S2	CCP1	-	-
PC5	M1	C1+	CCP1	Clo	C0o	Fault2	CCP3	USB0EPEN	-	EPI0S3	-	-	-
PC6	M2	C2+	CCP3	PhB0	C20	PWM7	UlRx	CCP0	USB0PFLT	EPI0S4	-	-	-
PC7	L2	C2-	CCP4	PhB0	-	CCP0	UlTx	USB0PFLT	Clo	EPI0S5	-	-	-
PD0	G1	AIN15	PWM0	CANORx	IDX0	U2Rx	UlRx	CCP6	-	12SORXSOK	U1CTS	-	-
PD1	G2	AIN14	PWM1	CANOTx	PhA0	U2Tx	UlTx	CCP7	-	12SORXWS	U1DCD	CCP2	PhB1
PD2	H2	AIN13	UlRx	CCP6	PWM2	CCP5	-	-	-	EPIOS20	-	-	-
PD3	H1	AIN12	UlTx	CCP7	PWM3	CCP0	-	-	-	EPI0S21	-	-	-
PD4	B5	AIN7	CCP0	CCP3	-	-	-	-	-	12SORXSD	UlRI	EPIOS19	-
PD5	C6	AIN6	CCP2	CCP4	-	-	-	-	-	1290RXMCLK	U2Rx	EPIOS28	-
PD6	A3	AIN5	Fault0	-	-	-	-	-	-	12SOTXSOK	U2Tx	EPIOS29	-
PD7	A2	AIN4	IDX0	C00	CCP1	-	-	-	-	12SOTXWS	U1DTR	EPI0S30	-
PE0	B11	-	PWM4	SSI1Clk	CCP3	-	-	-	-	EPIOS8	USB0PFLT	-	-
PE1	A12	-	PWM5	SSI1Fss	Fault0	CCP2	CCP6	-	-	EPI0S9	-	-	-
PE2	A4	AIN9	CCP4	SSI1Rx	PhB1	PhA0	CCP2	-	-	EPI0S24	-	-	-
PE3	B4	AIN8	CCP1	SSI1Tx	PhA1	PhB0	CCP7	-	-	EPIOS25	-	-	-
PE4	B2	AIN3	CCP3	-	-	Fault0	U2Tx	CCP2	-	-	12SOTXWS	-	-
PE5	B3	AIN2	CCP5	-	-	-	-	-	-	-	I2S0TXSD	-	-
PE6	A1	AIN1	PWM4	Clo	-	-	-	-	-	-	U1CTS	-	-
PE7	B1	AIN0	PWM5	C2o	-	-	-	-	-	-	UIDCD	-	-
PF0	M9	-	CAN1Rx	PhB0	PWM0	-	-	-	-	12S0TXSD	U1DSR	-	-
PF1	H12	-	CAN1Tx	IDX1	PWM1	-	-	-	-	129013MCLK	U1RTS	CCP3	-
PF2	J11	-	LED1	PWM4	-	PWM2	-	-	-	-	SSI1Clk	-	-
PF3	J12	-	LED0	PWM5	-	PWM3	-	-	-	-	SSI1Fss	-	-
PF4	K4	-	CCP0	C0o	-	Fault0	-	-	-	EPI0S12	SSI1Rx	-	-
PF5	K3	-	CCP2	Clo	-	-	-	-	-	EPI0S15	SSI1Tx	-	-
PG0	K1	-	U2Rx	PWM0	I2C1SCL	PWM4	-	-	USB0EPEN	EPI0S13	-	-	-
PG1	K2	-	U2Tx	PWM1	I2C1SDA	PWM5	-	-	-	EPI0S14	-	-	-
PG7	C10	-	PhB1	-	-	PWM7	-	-	-	CCP5	EPI0S31	-	-
PH0	C9	-	CCP6	PWM2	-	-	-	-	-	EPIOS6	PWM4	-	-

 Table 24-10. GPIO Pins and Alternate Functions (continued)

10	Pin	Analog		Digital Function (G					OPCTL PMCx Bit Field Encoding) <sup>a</sup>					
10	Pin	Function	1	2	3	4	5	6	7	8	9	10	11	
PH1	C8	-	CCP7	PWM3	-	-	-	-	-	EPI0S7	PWM5	-	-	
PH2	D11	-	IDX1	Clo	-	Fault3	-	-	-	EPI0S1	-	-	-	
PH3	D10	-	PhB0	Fault0	-	USB0EPEN	-	-	-	EPIOSO	-	-	-	
PH4	B10	-	-	-	-	USB0PFLT	-	-	-	EPI0S10	-	-	SSI1Clk	
PH5	F10	-	-	-	-	-	-	-	-	EPI0S11	-	Fault2	SSI1Fss	
PH6	G3	-	-	-	-	-	-	-	-	EPI0S26	-	PWM4	SSI1Rx	
PH7	H3	-	-	-	-	-	-	-	-	EPI0S27	-	PWM5	SSI1Tx	
PJ0	F3	-	-	-	-	-	-	-	-	EPI0S16	-	PWM0	I2C1SCL	
PJ1	B6	-	-	-	-	-	-	-	-	EPI0S17	USB0PFLT	PWM1	I2C1SDA	
PJ2	K6	-	-	-	-	-	-	-	-	EPI0S18	CCP0	Fault0	-	
PJ3	M10	-	-	-	-	-	-	-	-	EPI0S19	U1CTS	CCP6	-	
PJ4	K11	-	-	-	-	-	-	-	-	EPI0S28	U1DCD	CCP4	-	
PJ5	K12	-	-	-	-	-	-	-	-	EPI0S29	U1DSR	CCP2	-	
PJ6	L10	-	-	-	-	-	-	-	-	EPI0S30	U1RTS	CCP1	-	
PJ7	L12	-	-	-	-	-	-	-	-	-	U1DTR	CCP0	-	

### Table 24-10. GPIO Pins and Alternate Functions (continued)

a. The digital signals that are shaded gray are the power-on default values for the corresponding GPIO pin.

# 24.2.5 Possible Pin Assignments for Alternate Functions

# of Possible Assignments	Alternate Function	GPIO Function					
	AINO	PE7					
	AIN1	PE6					
	AIN10	PB4					
	AIN11	PB5					
	AIN12	PD3					
	AIN13	PD2					
	AIN14	PD1					
	AIN15	PD0					
	AIN2	PE5					
	AIN3	PE4					
	AIN4	PD7					
	AIN5	PD6					
	AIN6	PD5					
	AIN7	PD4					
	AIN8	PE3					
	AIN9	PE2					
	C0+	PB6					
	C0-	PB4					
	C1+	PC5					
one	C1-	PB5					
	C2+	PC6					
	C2-	PC7					
	CAN1Rx	PF0					
	CAN1Tx	PF1					
	EPIOSO	PH3					
	EPIOS1	PH2					
	EPIOS10	PH4					
	EPI0S11	PH5					
	EPI0S12	PF4					
	EPI0S13	PG0					
	EPIOS14	PG1					
	EPI0S15	PF5					
	EPI0S16	PJO					
	EPIOS17	PJ1					
	EPIOS18	PJ2					
	EPI0S2	PC4					
	EPI0S20	PD2					
	EPIOS21	PD3					
	EPI0S22	PB5					

Table 24-11. Possible Pin Assignments for Alternate Functions

# of Possible Assignments	Alternate Function	GPIO Function
	EPI0S23	PB4
_	EPI0S24	PE2
_	EPI0S25	PE3
_	EPI0S26	PH6
_	EPI0S27	PH7
_	EPIOS3	PC5
_	EPIOS31	PG7
_	EPIOS4	PC6
_	EPI0S5	PC7
_	EPI0S6	PH0
	EPIOS7	PH1
_	EPIOS8	PE0
	EPIOS9	PE1
_	Fault1	PB6
_	I2C0SCL	PB2
	I2C0SDA	PB3
_	I2SORXSCK	PD0
_	I2SORXWS	PD1
_	I2SOTXMCLK	PF1
_	LED0	PF3
	LED1	PF2
_	NMI	PB7
_	PhA1	PE3
—	SSIOClk	PA2
_	SSIOFss	PA3
—	SSIORx	PA4
_	SSIOTx	PA5
	SWCLK	PC0
_	SWDIO	PC1
	SWO	PC3
	TCK	PC0
	TDI	PC2
	TDO	PC3
	TMS	PC1
	UORx	PA0
	UOTx	PA1
	UlRI	PD4
	USBOID	PB0
	USBOVBUS	PB1
	VREFA	PB6

### Table 24-11. Possible Pin Assignments for Alternate Functions (continued)

# of Possible Assignments	Alternate Function	GPIO Function
	C20	PE7 PC6
	EPI0S19	PJ3 PD4
	EPI0S28	PJ4 PD5
	EPI0S29	PJ5 PD6
	EPI0S30	PJ6 PD7
	Fault2	PC5 PH5
	Fault3	PB3 PH2
two	I2S0RXMCLK	PA3 PD5
	I2S0RXSD	PA2 PD4
	I2S0TXSD	PE5 PF0
	IDX1	PF1 PH2
	PWM6	PC4 PA4
	U1DSR	PF0 PJ5
	U1DTR	PJ7 PD7
	UIRTS	PJ6 PF1
	I2S0TXSCK	PA4 PB6 PD6
	I2S0TXWS	PE4 PA5 PD7
	PWM7	PC6 PA5 PG7
	PhA0	PD1 PC4 PE2
three	PhB1	PD1 PG7 PE2
	SSI1Clk	PF2 PE0 PH4
	SSI1Fss	PF3 PH5 PE1
	SSI1Rx	PF4 PH6 PE2
	SSI1Tx	PH7 PF5 PE3
	CANORx	PD0 PA4 PA6 PB4
	CANOTx	PD1 PA5 PA7 PB5
	I2C1SCL	PJ0 PG0 PA0 PA6
	I2C1SDA	PG1 PA1 PA7 PJ1
four	PWM2	PD2 PF2 PB0 PH0
four –	PWM3	PD3 PF3 PB1 PH1
	UICTS	PE6 PD0 PA6 PJ3
	U1DCD	PE7 PD1 PA7 PJ4
	U2Rx	PD0 PG0 PB4 PD5
	U2Tx	PE4 PD1 PG1 PD6

Table 24-11. Possible Pin Assignments for Alternate Functions (continued)

# of Possible Assignments	Alternate Function	GPIO Function
	C00	PC5 PF4 PB6 PB5 PD7
	Clo	PE6 PC7 PC5 PF5 PH2
	CCP7	PD1 PD3 PH1 PB6 PE3
five	IDX0	PD0 PB2 PB6 PB4 PD7
	PWM0	PD0 PJ0 PG0 PA6 PF0
	PWM1	PD1 PG1 PA7 PF1 PJ1
	PhB0	PC7 PC6 PF0 PH3 PE3
	USB0EPEN	PG0 PC5 PA6 PB2 PH3
	CCP4	PC7 PC4 PA7 PJ4 PE2 PD5
	CCP5	PE5 PD2 PC4 PG7 PB6 PB5
six	CCP6	PD0 PD2 PJ3 PE1 PH0 PB5
	UlRx	PD0 PD2 PC6 PA0 PB0 PB4
	UlTx	PD1 PD3 PC7 PA1 PB1 PB5
201/07	Fault0	PE4 PJ2 PF4 PB3 PE1 PH3 PD6
seven –	USBOPFLT	PC7 PC6 PA7 PB3 PE0 PH4 PJ1
	CCP1	PC5 PC4 PA6 PJ6 PB1 PB6 PE3 PD7
aisht	CCP3	PE4 PC6 PC5 PA7 PF1 PB2 PE0 PD4
eight –	PWM4	PE6 PG0 PA2 PA6 PF2 PH6 PE0 PH0
	PWM5	PE7 PH7 PG1 PA3 PA7 PF3 PE1 PH1
ton	CCP0	PD3 PC7 PC6 PJ2 PF4 PJ7 PB0 PB2 PB5 PD4
ten –	CCP2	PE4 PD1 PC4 PF5 PJ5 PB1 PE1 PB5 PE2 PD5

Table 24-11. Possible Pin Assignments for Alternate Functions (c	continued)
--	------------

# 24.3 Connections for Unused Signals

Table 24-12 on page 1306 shows how to handle signals for functions that are not used in a particular system implementation for devices that are in a 100-pin LQFP package. Two options are shown in the table: an acceptable practice and a preferred practice for reduced power consumption and improved EMC characteristics. If a module is not used in a system, and its inputs are grounded, it is important that the clock to the module is never enabled by setting the corresponding bit in the **RCGCx** register.

Function	Signal Name	Pin Number	Acceptable Practice	Preferred Practice
	ERBIAS	33	Connect to GND through 12.4-kΩ resistor.	Connect to GND through 12.4-kΩ resistor.
	RXIN	37	NC	GND
	RXIP	40	NC	GND
Ethernet	TXON	46	NC	GND
	TXOP	43	NC	GND
	XTALNPHY <sup>a</sup>	17	NC	NC
	XTALPPHY <sup>a</sup>	16	NC	GND
GPIO	All unused GPIOs	-	NC	GND
No Connects	NC	-	NC	NC

Table 24-12. Connections for Unused Signals (100-Pin LQFP)

Function	Signal Name	Pin Number	Acceptable Practice	Preferred Practice
System Control	OSC0	48	NC	GND
	OSC1	49	NC	NC
	RST	64	Pull up as shown in Figure 5-1 on page 203	Connect through a capacitor to GND as close to pin as possible
	USB0DM	70	NC	GND
USB	USB0DP	71	NC	GND
056	USBORBIAS	73	Connect to GND through 10-kΩ resistor.	Connect to GND through 10-kΩ resistor.

a. Note that the Ethernet PHY is powered up by default. The PHY cannot be powered down unless a clock source is provided and the MDIO pin is pulled up through a 10-kΩ resistor.

Table 24-13 on page 1307 shows how to handle signals for functions that are not used in a particular system implementation for devices that are in a 108-ball BGA package. Two options are shown in the table: an acceptable practice and a preferred practice for reduced power consumption and improved EMC characteristics. If a module is not used in a system, and its inputs are grounded, it is important that the clock to the module is never enabled by setting the corresponding bit in the **RCGCx** register.

Function	Signal Name	Pin Number	Acceptable Practice	Preferred Practice
	ERBIAS	J3	Connect to GND through 12.4-kΩ resistor.	Connect to GND through 12.4-kΩ resistor.
	RXIN	L7	NC	GND
	RXIP	M7	NC	GND
Ethernet	TXON	L8	NC	GND
	TXOP	M8	NC	GND
	XTALNPHY <sup>a</sup>	J1	NC	NC
	XTALPPHY <sup>a</sup>	J2	NC	GND
GPIO	All unused GPIOs	-	NC	GND
No Connects	NC	-	NC	NC
	OSC0	L11	NC	GND
System	OSC1	M11	NC	NC
Control	RST	H11	Pull up as shown in Figure 5-1 on page 203	Connect through a capacitor to GND as close to pin as possible
	USBORBIAS	B12	Connect to GND through 10-kΩ resistor.	Connect to GND through 10-kΩ resistor.
USB	USB0DM	C11	NC	GND
	USB0DP	C12	NC	GND

### Table 24-13. Connections for Unused Signals (108-Ball BGA)

a. Note that the Ethernet PHY is powered up by default. The PHY cannot be powered down unless a clock source is provided and the MDIO pin is pulled up through a 10-kΩ resistor.

# 25 Operating Characteristics

### **Table 25-1. Temperature Characteristics**

Characteristic	Symbol	Value	Unit
Industrial operating temperature range	T <sub>A</sub>	-40 to +85	°C
Unpowered storage temperature range	Ts	-65 to +150	°C

### Table 25-2. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal resistance (junction to ambient) <sup>a</sup>	Θ <sub>JA</sub>	35 (100LQFP)	°C/W
		33 (108BGA)	
Junction temperature, -40 to +125 <sup>b</sup>	TJ	$T_A + (P \bullet \Theta_{JA})$	°C

a. Junction to ambient thermal resistance  $\theta_{JA}$  numbers are determined by a package simulator.

b. Power dissipation is a function of temperature.

### Table 25-3. ESD Absolute Maximum Ratings<sup>a</sup>

Parameter Name	Min	Nom	Мах	Unit
V <sub>ESDHBM</sub>	-	-	2.0	kV
V <sub>ESDCDM</sub>	-	-	500	V

a. All Stellaris<sup>®</sup> parts are ESD tested following the JEDEC standard.

# 26 Electrical Characteristics

# 26.1 Maximum Ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Device reliability may be adversely affected by exposure to absolute-maximum ratings for extended periods.

Note: The device is not guaranteed to operate properly at the maximum ratings.

Parameter	Parameter Name <sup>a</sup>	V	Unit	
Farameter		Min	Мах	
V <sub>DD</sub>	V <sub>DD</sub> supply voltage	0	4	V
V <sub>DDA</sub>	V <sub>DDA</sub> supply voltage	0	4	V
	Input voltage <sup>b</sup>	-0.3	5.5	V
V <sub>IN_GPIO</sub>	Input voltage for PB0 and PB1 when configured as GPIO	-0.3	V <sub>DD</sub> + 0.3	V
I <sub>GPIOMAX</sub>	Maximum current per output pin	-	25	mA
V <sub>NON</sub>	Maximum input voltage on a non-power pin when the microcontroller is unpowered	-	300	mV

Table 26-1. Maximum Ratings

a. Voltages are measured with respect to GND.

b. Applies to static and dynamic signals including overshoot.

Important: This device contains circuitry to protect the inputs against damage due to high-static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (see "Connections for Unused Signals" on page 1306).

# 26.2 Recommended Operating Conditions

For special high-current applications, the GPIO output buffers may be used with the following restrictions. With the GPIO pins configured as 8-mA output drivers, a total of four GPIO outputs may be used to sink current loads up to 18 mA each. At 18-mA sink current loading, the  $V_{OL}$  value is specified as 1.2 V. The high-current GPIO package pins must be selected such that there are only a maximum of two per side of the physical package or BGA pin group with the total number of high-current GPIO outputs not exceeding four for the entire package.

Parameter	Parameter Name	Min	Nom	Max	Unit
V <sub>DD</sub>	V <sub>DD</sub> supply voltage	3.0	3.3	3.6	V
V <sub>DDA</sub>	V <sub>DDA</sub> supply voltage	3.0	3.3	3.6	V
V <sub>DDC</sub>	V <sub>DDC</sub> supply voltage, run mode	1.235	1.3	1.365	V
V <sub>IH</sub> High-level input voltage		2.1	-	5.0	V
V <sub>IL</sub>	Low-level input voltage	-0.3	-	1.2	V
V <sub>OH</sub>	High-level output voltage	2.4	-	-	V

Table 26-2. Recommended DC Operating Conditions

Parameter	Parameter Name	Min	Nom	Max	Unit	
V <sub>OL</sub>	Low-level output voltage	-	-	0.4	V	
	High-level source current, $V_{OH}$ =2.4 V <sup>a</sup>					
L	2-mA Drive	-2.0	-	-	mA	
I <sub>OH</sub>	4-mA Drive	-4.0	-	-	mA	
	8-mA Drive	-8.0	-	-	mA	
	Low-level sink current, V <sub>OL</sub> =0.4 V <sup>a</sup>					
	2-mA Drive	2.0	-	-	mA	
I <sub>OL</sub>	4-mA Drive	4.0	-	-	mA	
	8-mA Drive	8.0	-	-	mA	
	8-mA Drive, V <sub>OL</sub> =1.2 V	18.0	-	-	mA	

### Table 26-2. Recommended DC Operating Conditions (continued)

a. I<sub>O</sub> specifications reflect the maximum current where the corresponding output voltage meets the V<sub>OH</sub>/V<sub>OL</sub> thresholds. I<sub>O</sub> current can exceed these limits (subject to absolute maximum ratings).

# 26.3 Load Conditions

Unless otherwise specified, the following conditions are true for all timing measurements.

### Figure 26-1. Load Conditions



# 26.4 JTAG and Boundary Scan

### Table 26-3. JTAG Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
J1	F <sub>TCK</sub>	TCK operational clock frequency <sup>a</sup>	0	-	10	MHz
J2	Т <sub>тск</sub>	TCK operational clock period	100	-	-	ns
J3	T <sub>TCK_LOW</sub>	TCK clock Low time	-	t <sub>TCK</sub> /2	-	ns
J4	T <sub>TCK_HIGH</sub>	TCK clock High time	-	t <sub>TCK</sub> /2	-	ns
J5	T <sub>TCK_R</sub>	TCK rise time	0	-	10	ns
J6	T <sub>TCK_F</sub>	TCK fall time	0	-	10	ns
J7	T <sub>TMS_SU</sub>	TMS setup time to TCK rise	20	-	-	ns
J8	T <sub>TMS_HLD</sub>	TMS hold time from TCK rise	20	-	-	ns
J9	T <sub>TDI_SU</sub>	TDI setup time to TCK rise	25	-	-	ns
J10	T <sub>TDI_HLD</sub>	TDI hold time from TCK rise	25	-	-	ns

Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
		TCK fall to Data Valid from High-Z, 2-mA drive		23	35	ns
		TCK fall to Data Valid from High-Z, 4-mA drive		15	26	ns
J11	T <sub>TDO_ZDV</sub>	TCK fall to Data Valid from High-Z, 8-mA drive	-	14	25	ns
		TCK fall to Data Valid from High-Z, 8-mA drive with slew rate control		18	29	ns
		TCK fall to Data Valid from Data Valid, 2-mA drive	{ }	21	35	ns
	T <sub>TDO_DV</sub>	TCK fall to Data Valid from Data Valid, 4-mA drive		14	25	ns
J12		TCK fall to Data Valid from Data Valid, 8-mA drive		13	24	ns
		TCK fall to Data Valid from Data Valid, 8-mA drive with slew rate control		18	28	ns
		TCK fall to High-Z from Data Valid, 2-mA drive		9	11	ns
		TCK fall to High-Z from Data Valid, 4-mA drive	-	7	9	ns
J13	T <sub>TDO_DVZ</sub>	TCK fall to High-Z from Data Valid, 8-mA drive		6	8	ns
		TCK fall to High-Z from Data Valid, 8-mA drive with slew rate control		7	9	ns

Table 26-3. JTAG Characteristics (continued)

a. A ratio of at least 8:1 must be kept between the system clock and  ${\tt TCK}.$ 

### Figure 26-2. JTAG Test Clock Input Timing



Figure 26-3. JTAG Test Access Port (TAP) Timing



# 26.5 Power and Brown-Out

### Table 26-4. Power Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
P1	V <sub>TH</sub>	Power-On Reset threshold	-	2	-	V
P2	V <sub>BTH</sub>	Brown-Out Reset threshold	2.85	2.9	2.95	V
P3	T <sub>POR</sub>	Power-On Reset timeout	6	-	18	ms
P4	T <sub>BOR</sub>	Brown-Out timeout	-	500	-	μs
P5	T <sub>IRPOR</sub>	Internal reset timeout after POR	-	-	2	ms
P6	T <sub>IRBOR</sub>	Internal reset timeout after BOR	-	-	2	ms
P7	T <sub>VDDRISE</sub>	Supply voltage ( $V_{DD}$ ) rise time (0V-3.0V)	-	-	10	ms
P8	T <sub>VDD2_3</sub>	Supply voltage (V <sub>DD</sub> ) rise time (2.0V-3.0V)	-	-	6	ms

### Figure 26-4. Power-On Reset Timing



### Figure 26-5. Brown-Out Reset Timing





### Figure 26-6. Power-On Reset and Voltage Parameters

# 26.6 Reset

#### Table 26-5. Reset Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
R1	T <sub>IRHWR</sub>	Internal reset timeout after hardware reset ( $\overline{\mathtt{RST}}$ pin)	-	-	2	ms
R2	T <sub>IRSWR</sub>	Internal reset timeout after software-initiated system reset	-	-	2	ms
R3	T <sub>IRWDR</sub>	Internal reset timeout after watchdog reset	-	-	2	ms
R4	T <sub>IRMFR</sub>	Internal reset timeout after MOSC failure reset	-	-	2	ms
R5	T <sub>MIN</sub>	Minimum RST pulse width <sup>a</sup>	2	-	-	μs

a. This specification must be met in order to guarantee proper reset operation.

### Figure 26-7. External Reset Timing (RST)



### Figure 26-8. Software Reset Timing



### Figure 26-9. Watchdog Reset Timing



### Figure 26-10. MOSC Failure Reset Timing



# 26.7 On-Chip Low Drop-Out (LDO) Regulator

### Table 26-6. LDO Regulator Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
C <sub>LDO</sub>	External filter capacitor size for internal power supply <sup>a</sup>	1.0	-	3.0	μF
V <sub>LDO</sub>	LDO output voltage	1.235	1.3	1.365	V

a. The capacitor should be connected as close as possible to pin 86.

# 26.8 Clocks

The following sections provide specifications on the various clock sources and mode.

### 26.8.1 PLL Specifications

The following tables provide specifications for using the PLL.

### Table 26-7. Phase Locked Loop (PLL) Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
F <sub>REF_XTAL</sub>	Crystal reference <sup>a</sup>	3.579545	-	16.384	MHz
F <sub>REF_EXT</sub>	External clock reference <sup>a</sup>	3.579545	-	16.384	MHz
F <sub>PLL</sub>	PLL frequency <sup>b</sup>	-	400	-	MHz
T <sub>READY</sub>	PLL lock time	0.562 <sup>c</sup>	-	1.38 <sup>d</sup>	ms

a. The exact value is determined by the crystal value programmed into the XTAL field of the Run-Mode Clock Configuration (RCC) register.

b. PLL frequency is automatically calculated by the hardware based on the  $\mathtt{XTAL}$  field of the RCC register.

c. Using a 16.384-MHz crystal

d. Using 3.5795-MHz crystal

Table 26-8 on page 1315 shows the actual frequency of the PLL based on the crystal frequency used (defined by the xTAL field in the **RCC** register).

XTAL	Crystal Frequency (MHz)	PLL Frequency (MHz)	Error
0x04	3.5795	400.904	0.0023%
0x05	3.6864	398.1312	0.0047%
0x06	4.0	400	-
0x07	4.096	401.408	0.0035%
0x08	4.9152	398.1312	0.0047%
0x09	5.0	400	-
0x0A	5.12	399.36	0.0016%
0x0B	6.0	400	-
0x0C	6.144	399.36	0.0016%
0x0D	7.3728	398.1312	0.0047%
0x0E	8.0	400	-
0x0F	8.192	398.6773333	0.0033%
0x10	10.0	400	-
0x11	12.0	400	-
0x12	12.288	401.408	0.0035%
0x13	13.56	397.76	0.0056%
0x14	14.318	400.90904	0.0023%
0x15	16.0	400	-
0x16	16.384	404.1386667	0.010%

### Table 26-8. Actual PLL Frequency

## 26.8.2 PIOSC Specifications

### Table 26-9. PIOSC Clock Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
F <sub>PIOSC25</sub>	Internal 16-MHz precision oscillator frequency variance, factory calibrated at 25 °C	-	±0.25%	±1%	-
F <sub>PIOSCT</sub>	Internal 16-MHz precision oscillator frequency variance, factory calibrated at 25 °C, across specified temperature range	-	-	±3%	-
F <sub>PIOSCUCAL</sub>	Internal 16-MHz precision oscillator frequency variance, user calibrated at a chosen temperature	-	±0.25%	±1%	-

### 26.8.3 Internal 30-kHz Oscillator Specifications

#### Table 26-10. 30-kHz Clock Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
F <sub>IOSC30KHZ</sub>	Internal 30-KHz oscillator frequency	15	30	45	KHz

# 26.8.4 Main Oscillator Specifications

Parameter	Parameter Name	Min	Nom	Max	Unit
F <sub>MOSC</sub>	Main oscillator frequency	1	-	16.384	MHz
T <sub>MOSC_PER</sub>	Main oscillator period	61	-	1000	ns
T <sub>MOSC_SETTLE</sub>	Main oscillator settling time <sup>a</sup>	17.5	-	20	ms
F <sub>REF_XTAL_BYPASS</sub>	Crystal reference using the main oscillator (PLL in BYPASS mode) <sup>b</sup>	1	-	16.384	MHz
F <sub>REF_EXT_BYPASS</sub>	External clock reference (PLL in BYPASS mode) <sup>b</sup>	0	-	50	MHz
DC <sub>MOSC_EXT</sub>	External clock reference duty cycle	45	-	55	%

#### Table 26-11. Main Oscillator Clock Characteristics

a. This parameter is highly sensitive to PCB layout and trace lengths, which may make this parameter time longer. Care must be taken in PCB design to minimize trace lengths and RLC (resistance, inductance, capacitance).

b. If the ADC is used, the crystal reference must be 16 MHz ± .03% when the PLL is bypassed.

### Table 26-12. Supported MOSC Crystal Frequencies<sup>a</sup>

Crystal Frequency (MHz) Not Using the PLL	Crystal Frequency (MHz) Using the PLL
1.000 MHz	reserved
1.8432 MHz	reserved
2.000 MHz	reserved
2.4576 MHz	reserved
3.5795	45 MHz
3.686	4 MHz
4 MHz	(USB)
4.096	3 MHz
4.915	2 MHz
5 MHz	(USB)
5.12	MHz
6 MHz (reset	t value)(USB)
6.144	MHz
7.372	8 MHz
8 MHz	(USB)
8.192	2 MHz
10.0 MH	łz (USB)
12.0 MH	łz (USB)
12.28	8 MHz
13.56	3 MHz
14.318	18 MHz
16.0 MH	łz (USB)
16.38	4 MHz

a. Frequencies that may be used with the USB interface are indicated in the table.

# 26.8.5 System Clock Specification with ADC Operation

#### Table 26-13. System Clock Characteristics with ADC Operation

Parameter	Parameter Name	Min	Nom	Max	Unit
F <sub>sysadc</sub>	System clock frequency when the ADC module is operating (when PLL is bypassed). <sup>a</sup>	15.9952	16	16.0048	MHz

a. Clock frequency (plus jitter) must be stable inside specified range. ADC can be clocked from the PLL or directly from an external clock source, as long as frequency absolute precision is inside specified range.

### 26.8.6 System Clock Specification with USB Operation

### Table 26-14. System Clock Characteristics with USB Operation

Parameter	Parameter Name	Min	Nom	Max	Unit
F <sub>sysusb</sub>	System clock frequency when the USB module is operating (note that MOSC must be the clock source, either with or without using the PLL)	30	-	-	MHz

# 26.9 Sleep Modes

### Table 26-15. Sleep Modes AC Characteristics<sup>a</sup>

Parameter No	Parameter	Parameter Name	Min	Nom	Мах	Unit
D1	T <sub>WAKE_S</sub>	Time to wake from interrupt in sleep mode, not using the $PLL^b$	-	-	2	system clocks
	T <sub>WAKE_DS</sub>	Time to wake from interrupt deep-sleep mode, not using the PLL <sup>b</sup>	-	-	7	system clocks
D2	T <sub>WAKE_PLL_S</sub>	Time to wake from interrupt in sleep or deep-sleep mode when using the PLL <sup>b</sup>	-	-	T <sub>READY</sub>	ms
D3	T <sub>ENTER_DS</sub>	Time to enter deep-sleep mode from sleep request	-	0	35 <sup>c</sup>	ms

a. Values in this table assume the IOSC is the clock source during sleep or deep-sleep mode.

b. Specified from registering the interrupt to first instruction.

c. Nominal specification occurs 99.9995% of the time.

# 26.10 Flash Memory

#### Table 26-16. Flash Memory Characteristics

Parameter	Parameter Parameter Name		Nom	Max	Unit
PE <sub>CYC</sub>	Number of guaranteed program/erase cycles before failure <sup>a</sup>	15,000	-	-	cycles
T <sub>RET</sub>	Data retention, -40°C to +85°C	10	-	-	years
T <sub>PROG</sub>	Word program time	-	-	1	ms
T <sub>BPROG</sub>	Buffer program time	-	-	1	ms
T <sub>ERASE</sub>	Page erase time	-	-	12	ms
T <sub>ME</sub>	Mass erase time	-	-	16	ms

a. A program/erase cycle is defined as switching the bits from 1-> 0 -> 1.

# 26.11 Input/Output Characteristics

**Note:** All GPIO signals are 5-V tolerant when configured as inputs except for PB0 and PB1, which are limited to 3.6 V. See "Signal Description" on page 404 for more information on GPIO configuration.

Parameter	Parameter Name	Min	Nom	Мах	Unit
R <sub>GPIOPU</sub>	GPIO internal pull-up resistor	100	-	300	kΩ
R <sub>GPIOPD</sub>	GPIO internal pull-down resistor	200	-	500	kΩ
I <sub>LKG</sub>	GPIO input leakage current <sup>b</sup>	-	-	2	μA
	GPIO rise time, 2-mA drive <sup>c</sup>		14	20	ns
т	GPIO rise time, 4-mA drive <sup>c</sup>		7	10	ns
T <sub>GPIOR</sub>	GPIO rise time, 8-mA drive <sup>c</sup>		4	5	ns
	GPIO rise time, 8-mA drive with slew rate control <sup>c</sup>		6	8	ns
	GPIO fall time, 2-mA drive <sup>d</sup>		14	21	ns
т	GPIO fall time, 4-mA drive <sup>d</sup>		7	11	ns
T <sub>GPIOF</sub>	GPIO fall time, 8-mA drive <sup>d</sup>	1 -	4	6	ns
	GPIO fall time, 8-mA drive with slew rate control <sup>d</sup>		6	8	ns

Table 26-17. GPIO Module Characteristics<sup>a</sup>

a.  $V_{\text{DD}}$  must be within the range specified in Table 26-2 on page 1309.

b. The leakage current is measured with GND or V<sub>DD</sub> applied to the corresponding pin(s). The leakage of digital port pins is measured individually. The port pin is configured as an input and the pullup/pulldown resistor is disabled.

c. Time measured from 20% to 80% of  $\mathrm{V}_{\mathrm{DD}}.$ 

d. Time measured from 80% to 20% of  $V_{\text{DD}}.$ 

# 26.12 External Peripheral Interface (EPI)

When the EPI module is in SDRAM mode, the drive strength must be configured to 8 mA. Table 26-18 on page 1318 shows the rise and fall times in SDRAM mode with 16 pF load conditions. When the EPI module is in Host-Bus or General-Purpose mode, the values in "Input/Output Characteristics" on page 1318 should be used.

Table 26-18. EPI SDRAM Characteristics

Parameter	Parameter Name	Condition	Min	Nom	Мах	Unit
T <sub>SDRAMR</sub>	EPI Rise Time (from 20% to 80% of $V_{\text{DD}})$	8-mA drive, C <sub>L</sub> = 16 pF	-	2	3	ns
T <sub>SDRAMF</sub>	EPI Fall Time (from 80% to 20% of $V_{\text{DD}})$	8-mA drive, C <sub>L</sub> = 16 pF	-	2	3	ns

### Table 26-19. EPI SDRAM Interface Characteristics<sup>a</sup>

Parameter No	Parameter	Parameter Name	Min	Nom	Мах	Unit
E1	т <sub>ск</sub>	SDRAM Clock period	20	-	-	ns
E2	Т <sub>СН</sub>	SDRAM Clock high time	10	-	-	ns
E3	T <sub>CL</sub>	SDRAM Clock low time	10	-	-	ns
E4	T <sub>COV</sub>	CLK to output valid	-5	-	5	ns
E5	T <sub>COI</sub>	CLK to output invalid	-5	-	5	ns
E6	T <sub>COT</sub>	CLK to output tristate	-5	-	5	ns

Parameter No	Parameter	Parameter Name	Min	Nom	Max	Unit
E7	Τ <sub>S</sub>	Input set up to CLK	10	-	-	ns
E8	Т <sub>Н</sub>	CLK to input hold	0	-	-	ns
E9	T <sub>PU</sub>	Power-up time	100	-	-	μs
E10	T <sub>RP</sub>	Precharge all banks	20	-	-	ns
E11	T <sub>RFC</sub>	Auto refresh	66	-	-	ns
E12	T <sub>MRD</sub>	Program mode register	40	-	-	ns

a. The EPI SDRAM interface must use 8-mA drive.

### Figure 26-11. SDRAM Initialization and Load Mode Register Timing





### Figure 26-12. SDRAM Read Timing



### Figure 26-13. SDRAM Write Timing

Table 26-20. EPI Host-Bus 8 and Host-Bus	s 16 Interface Characteristics
--	--------------------------------

Parameter No	Parameter	Parameter Name	Min	Nom	Max	Unit
E14	T <sub>ISU</sub>	Read data set up time	10	-	-	ns
E15	т <sub>ін</sub>	Read data hold time	0	-	-	ns
E16	T <sub>DV</sub>	WEn to write data valid	-	-	5	ns
E17	T <sub>DI</sub>	Data hold from WEn invalid	2	-	-	EPI Clocks
E18	T <sub>OV</sub>	CSn to output valid	-5	-	5	ns
E19	T <sub>OINV</sub>	CSn to output invalid	-5	-	5	ns
E20	T <sub>STLOW</sub>	WEn / RDn strobe width low	2	-	-	EPI Clocks
E21	T <sub>FIFO</sub>	FEMPTY and FFULL setup time to clock edge	2	-	-	System Clocks
E22	T <sub>ALEHIGH</sub>	ALE width high	-	1	-	EPI Clocks
E23	T <sub>CSLOW</sub>	CSn width low	4	-	-	EPI Clocks
E24	T <sub>ALEST</sub>	ALE rising to WEn / RDn strobe falling	2	-	-	EPI Clocks
E25	T <sub>ALEADD</sub>	ALE falling to ADn tristate	1	-	-	EPI Clocks



Figure 26-14. Host-Bus 8/16 Mode Read Timing

<sup>a</sup> BSEL0n and BSEL1n are available in Host-Bus 16 mode only.





<sup>a</sup> BSEL0n and BSEL1n are available in Host-Bus 16 mode only.



#### Figure 26-16. Host-Bus 8/16 Mode Muxed Read Timing

<sup>a</sup> BSEL0n and BSEL1n are available in Host-Bus 16 mode only.

#### Figure 26-17. Host-Bus 8/16 Mode Muxed Write Timing



<sup>a</sup> BSEL0n and BSEL1n are available in Host-Bus 16 mode only.

Parameter No	Parameter	Parameter Name	Min	Nom	Max	Unit
E25	Т <sub>СК</sub>	General-Purpose Clock period	20	-	-	ns
E26	Т <sub>СН</sub>	General-Purpose Clock high time	10	-	-	ns
E27	T <sub>CL</sub>	General-Purpose Clock low time	10	-	-	ns
E28	T <sub>ISU</sub>	Input signal set up time to rising clock edge	10	-	-	ns
E29	Т <sub>ІН</sub>	Input signal hold time from rising clock edge	0	-	-	ns
E30	T <sub>DV</sub>	Falling clock edge to output valid	-5	-	5	ns
E31	T <sub>DI</sub>	Falling clock edge to output invalid	-5	-	5	ns
E32	T <sub>RDYSU</sub>	iRDY assertion or deassertion set up time to falling clock edge	10	-	-	ns

#### Table 26-21. EPI General-Purpose Interface Characteristics



### Figure 26-18. General-Purpose Mode Read and Write Timing

The above figure illustrates accesses where the FRM50 bit is clear, the FRMCNT field is 0x0, the RD2CYC bit is clear, and the WR2CYC bit is clear.

#### Figure 26-19. General-Purpose Mode iRDY Timing



# 26.13 Analog-to-Digital Converter (ADC)

### Table 26-22. ADC Characteristics<sup>a</sup>

Parameter	Parameter Name	Min	Nom	Max	Unit
	Maximum single-ended, full-scale analog input voltage, using internal reference	-	-	3.0	V
	Maximum single-ended, full-scale analog input voltage, using external reference	-	-	V <sub>REFA</sub>	V
V	Minimum single-ended, full-scale analog input voltage	0.0	-	-	V
V <sub>ADCIN</sub>	Maximum differential, full-scale analog input voltage, using internal reference	-	-	1.5	V
	Maximum differential, full-scale analog input voltage, using external reference	-	-	V <sub>REFA</sub> /2	V
	Minimum differential, full-scale analog input voltage	0.0	-	-	V
Ν	Resolution		10	bits	
F <sub>ADC</sub>	ADC internal clock frequency <sup>b</sup>	15.9952	16	16.0048	MHz
T <sub>ADCCONV</sub>	Conversion time <sup>c</sup>		μs		
FADCCONV	Conversion rate <sup>c</sup>		1000		k samples/s
T <sub>ADCSAMP</sub>	Sample time	187.5	-	-	ns
T <sub>LT</sub>	Latency from trigger to start of conversion	-	2	-	system clocks
١ <sub>L</sub>	ADC input leakage	-	-	2.0	μA
R <sub>ADC</sub>	ADC equivalent resistance	-	-	10	kΩ
C <sub>ADC</sub>	ADC equivalent capacitance	0.9	1.0	1.1	pF
EL	Integral nonlinearity (INL) error	-	-	±3	LSB
ED	Differential nonlinearity (DNL) error	-	-	±3	LSB
E <sub>O</sub>	Offset error	-	-	±20	LSB
E <sub>G</sub>	Full-scale gain error	-	-	±30	LSB
E <sub>TS</sub>	Temperature sensor accuracy <sup>d</sup>	-	-	±5	°C

a. The ADC reference voltage is 3.0 V. This reference voltage is internally generated from the 3.3 VDDA supply by a band gap circuit.

b. The ADC must be clocked from the PLL or directly from an external clock source to operate properly.

c. The conversion time and rate scale from the specified number if the ADC internal clock frequency is any value other than 16 MHz.

d. Note that this parameter does not include ADC error.





### Table 26-23. ADC Module External Reference Characteristics<sup>a</sup>

Parameter	Parameter Name	Min	Nom	Мах	Unit
V <sub>REFA</sub>	External voltage reference for ADC <sup>b</sup>	2.97	-	3.03	V
١L	External voltage reference leakage current	-	-	2.0	μA

a. Care must be taken to supply a reference voltage of acceptable quality.

b. Ground is always used as the reference level for the minimum conversion value.

#### Table 26-24. ADC Module Internal Reference Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
V <sub>REFI</sub>	Internal voltage reference for ADC	-	3.0	-	V

# 26.14 Synchronous Serial Interface (SSI)

#### Table 26-25. SSI Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
S1	T <sub>CLK_PER</sub>	SSIClk cycle time <sup>a</sup>	40	-	-	ns
S2	T <sub>CLK_HIGH</sub>	SSIC1k high time	-	0.5	-	t clk_per
S3	T <sub>CLK_LOW</sub>	SSIC1k low time	-	0.5	-	t clk_per
S4	T <sub>CLKRF</sub>	SSIClk rise/fall time <sup>b</sup>	-	4	6	ns
S5	T <sub>DMD</sub>	Data from master valid delay time	0	-	1	system clocks
S6	T <sub>DMS</sub>	Data from master setup time	1	-	-	system clocks
S7	T <sub>DMH</sub>	Data from master hold time	2	-	-	system clocks
S8	T <sub>DSS</sub>	Data from slave setup time	1	-	-	system clocks
S9	T <sub>DSH</sub>	Data from slave hold time	2	-	-	system clocks

a. In master mode, the system clock must be at least twice as fast as the SSICIk; in slave mode, the system clock must be at least 12 times faster than the SSICIk.

b. Note that the delays shown are using 8-mA drive strength.





### Figure 26-22. SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer





Figure 26-23. SSI Timing for SPI Frame Format (FRF=00), with SPH=1

# 26.15 Inter-Integrated Circuit (I<sup>2</sup>C) Interface

Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
l1 <sup>a</sup>	T <sub>SCH</sub>	Start condition hold time	36	-	-	system clocks
l2 <sup>a</sup>	T <sub>LP</sub>	Clock Low period	36	-	-	system clocks
I3 <sup>b</sup>	T <sub>SRT</sub>	12CSCL/12CSDA rise time (V <sub>IL</sub> =0.5 V to V $_{\rm IH}$ =2.4 V)	-	-	(see note b)	ns
l4 <sup>a</sup>	T <sub>DH</sub>	Data hold time	2	-	-	system clocks
I5 <sup>c</sup>	T <sub>SFT</sub>	I2CSCL/I2CSDA fall time (V <sub>IH</sub> =2.4 V to V $_{\rm IL}$ =0.5 V)	-	9	10	ns
l6 <sup>a</sup>	T <sub>HT</sub>	Clock High time	24	-	-	system clocks
I7 <sup>a</sup>	T <sub>DS</sub>	Data setup time	18	-	-	system clocks
I8 <sup>a</sup>	T <sub>SCSR</sub>	Start condition setup time (for repeated start condition only)	36	-	-	system clocks
19 <sup>a</sup>	T <sub>SCS</sub>	Stop condition setup time	24	-	-	system clocks

 Table 26-26. I<sup>2</sup>C Characteristics

a. Values depend on the value programmed into the TPR bit in the I<sup>2</sup>C Master Timer Period (I2CMTPR) register; a TPR programmed for the maximum I2CSCL frequency (TPR=0x2) results in a minimum output timing as shown in the table above. The I<sup>2</sup>C interface is designed to scale the actual data transition time to move it to the middle of the I2CSCL Low period. The actual position is affected by the value programmed into the TPR; however, the numbers given in the above values are minimum values.

b. Because I2CSCL and I2CSDA operate as open-drain-type signals, which the controller can only actively drive Low, the time I2CSCL or I2CSDA takes to reach a high level depends on external signal capacitance and pull-up resistor values.

c. Specified at a nominal 50 pF load.

## Figure 26-24. I<sup>2</sup>C Timing



# 26.16 Inter-Integrated Circuit Sound (I<sup>2</sup>S) Interface

### Table 26-27. I<sup>2</sup>S Master Clock (Receive and Transmit)

Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
M1	T <sub>MCLK_PER</sub>	Cycle time	20.3	-	-	ns
M2	T <sub>MCLKRF</sub>	Rise/fall time	See "Input/Output Characteristics" on page 1318.			ns
M3	T <sub>MCLK_HIGH</sub>	High time	10	-	-	ns
M4	T <sub>MCLK_LOW</sub>	Low time	10	-	-	ns
M5	T <sub>MDC</sub>	Duty cycle	48	-	52	%
M6	T <sub>MJITTER</sub>	Jitter	-	-	2.5	ns

### Table 26-28. I<sup>2</sup>S Slave Clock (Receive and Transmit)

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
M7	T <sub>SCLK_PER</sub>	Cycle time	80	-	-	ns
M8	T <sub>SCLK_HIGH</sub>	High time	40	-	-	ns
M9	T <sub>SCLK_LOW</sub>	Low time	40	-	-	ns
M10	T <sub>SDC</sub>	Duty cycle	-	50	-	%

### Table 26-29. I<sup>2</sup>S Master Mode

Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
M11	T <sub>MSWS</sub>	SCK fall to WS valid	-	-	10	ns
M12	T <sub>MSD</sub>	SCK fall to TXSD valid	-	-	10	ns
M13	T <sub>MSDS</sub>	RXSD setup time to SCK rise	10	-	-	ns
M14	T <sub>MSDH</sub>	RXSD hold time from SCK rise	10	-	-	ns

Figure 26-25. I<sup>2</sup>S Master Mode Transmit Timing







### Table 26-30. I<sup>2</sup>S Slave Mode

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
M15	T <sub>SCLK_PER</sub>	Cycle time	80	-	-	ns
M16	T <sub>SCLK_HIGH</sub>	High time	40	-	-	ns
M17	T <sub>SCLK_LOW</sub>	Low time	40	-	-	ns
M18	T <sub>SDC</sub>	Duty cycle	-	50	-	%
M19	T <sub>SSETUP</sub>	WS setup time to SCK rise	-	-	25	ns
M20	T <sub>SHOLD</sub>	WS hold time from SCK rise	-	-	10	ns
M21	T <sub>SSD</sub>	SCK fall to TXSD valid	-	-	20	ns
M22	T <sub>SLSD</sub>	Left-justified mode, WS to TXSD	-	-	20	ns
M23	T <sub>SSDS</sub>	RXSD setup time to SCK rise	10	-	-	ns
M24	T <sub>SSDH</sub>	RXSD hold time from SCK rise	10	-	-	ns

### Figure 26-27. I<sup>2</sup>S Slave Mode Transmit Timing



### Figure 26-28. I<sup>2</sup>S Slave Mode Receive Timing



# 26.17 Ethernet Controller

#### Table 26-31. Ethernet Controller DC Characteristics

Parameter	Parameter Name	Value	Unit
R <sub>EBIAS</sub>	Value of the pull-down resistor on the ERBIAS pin	12.4K ± 1 %	Ω

### Table 26-32. 100BASE-TX Transmitter Characteristics<sup>a</sup>

Parameter Name	Min	Nom	Мах	Unit
Peak output amplitude	950	-	1050	mVpk
Output amplitude symmetry	98	-	102	%
Output overshoot	-	-	5	%
Rise/Fall time	3	-	5	ns
Rise/Fall time imbalance	-	-	500	ps
Duty cycle distortion	-	-	±250	ps
Jitter	-	-	1.4	ns

a. Measured at the line side of the transformer.

### Table 26-33. 100BASE-TX Transmitter Characteristics (informative)<sup>a</sup>

Parameter Name	Min	Nom	Max	Unit
Return loss	16	-	-	dB
Open-circuit inductance	350	-	-	μH

a. The specifications in this table are included for information only. They are mainly a function of the external transformer and termination resistors used for measurements.

#### Table 26-34. 100BASE-TX Receiver Characteristics

Parameter Name	Min	Nom	Мах	Unit
Signal detect assertion threshold	600	700	-	mVppd
Signal detect de-assertion threshold	350	425	-	mVppd
Differential input resistance	-	3.6	-	kΩ
Jitter tolerance (pk-pk)	4	-	-	ns
Baseline wander tracking	-80	-	+80	%
Signal detect assertion time	-	-	1000	μs
Signal detect de-assertion time	-	-	4	μs

### Table 26-35. 10BASE-T Transmitter Characteristics<sup>a</sup>

Parameter Name	Min	Nom	Max	Unit
Peak differential output signal	2.2	-	2.7	V
Harmonic content	27	-	-	dB
Link pulse width	-	100	-	ns
Start-of-idle pulse width, Last bit 0	-	300	-	ns
Start-of-idle pulse width, Last bit 1	-	350	-	ns

a. The Manchester-encoded data pulses, the link pulse and the start-of-idle pulse are tested against the templates and using the procedures found in Clause 14 of *IEEE 802.3*.

### Table 26-36. 10BASE-T Transmitter Characteristics (informative)<sup>a</sup>

Parameter Name	Min	Nom	Max	Unit
Output return loss	15	-	-	dB
Output impedance balance	29-17log(f/10)	-	-	dB
Peak common-mode output voltage	-	-	50	mV
Common-mode rejection	-	-	100	mV

### Table 26-36. 10BASE-T Transmitter Characteristics (informative) (continued)

Parameter Name	Min	Nom	Max	Unit
Common-mode rejection jitter	-	-	1	ns

a. The specifications in this table are included for information only. They are mainly a function of the external transformer and termination resistors used for measurements.

### Table 26-37. 10BASE-T Receiver Characteristics

Parameter Name	Min	Nom	Мах	Unit
Jitter tolerance (pk-pk)	30	26	-	ns
Input squelched threshold	340	440	540	mVppd
Differential input resistance	-	3.6	-	kΩ
Common-mode rejection	25	-	-	V

### Table 26-38. Isolation Transformers<sup>a</sup>

Name	Value	Condition
Turns ratio	1 CT : 1 CT	+/- 5%
Open-circuit inductance	350 uH (min)	@ 10 mV, 10 kHz
Leakage inductance	0.40 uH (max)	@ 1 MHz (min)
Inter-winding capacitance	25 pF (max)	
DC resistance	0.9 Ohm (max)	
Insertion loss	0.4 dB (typ)	0-65 MHz
HIPOT	1500	Vrms

a. Two simple 1:1 isolation transformers are required at the line interface. Transformers with integrated common-mode chokes are recommended for exceeding FCC requirements. This table gives the recommended line transformer characteristics.

Note: The 100Base-TX amplitude specifications assume a transformer loss of 0.4 dB.

#### Table 26-39. Ethernet Reference Crystal

Parameter	Parameter Name	Min	Nom	Max	Unit
F <sub>XTALPHYOSC</sub>	Ethernet PHY oscillator frequency	-	25	-	MHz
TOL <sub>XTALPHYOSC</sub>	Ethernet PHY oscillator frequency tolerance <sup>a</sup>	-	±50	-	PPM
MODE <sub>XTALPHYOSC</sub>	Ethernet PHY oscillation mode	Parallel res	sonance, fundam	ental mode	-

a. This tolerance provides a guard band for temperature stability and aging drift.

### Figure 26-29. External XTLP Oscillator Characteristics



Table 26-40. External XTLP Oscillator Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
XTLN <sub>ILV</sub>	XTLN Input Low Voltage	-	-	0.8	-
XTLP <sub>F</sub>	XTLP Frequency <sup>a</sup>	-	25.0	-	-
T <sub>CLKPER</sub>	XTLP Period <sup>a</sup>	-	40	-	-
XTLP <sub>DC</sub>	XTLP Duty Cycle	40	-	60	%
		40		60	
T <sub>R</sub> , T <sub>F</sub>	Rise/Fall Time	-	-	4.0	ns
T <sub>JITTER</sub>	Absolute Jitter	-	-	0.1	ns

a. IEEE 802.3 frequency tolerance ±50 ppm.

# 26.18 Universal Serial Bus (USB) Controller

The Stellaris<sup>®</sup> USB controller electrical specifications are compliant with the *Universal Serial Bus Specification Rev. 2.0* (full-speed and low-speed support) and the *On-The-Go Supplement to the USB 2.0 Specification Rev. 1.0.* Some components of the USB system are integrated within the LM3S9B92 microcontroller and specific to the Stellaris microcontroller design. An external component resistor is needed as specified in Table 26-41.

Table 26-41. USB	Controller	Characteristics
------------------	------------	-----------------

Parameter	Parameter Name	Value	Unit
R <sub>UBIAS</sub>	Value of the pull-down resistor on the USBORBIAS pin	9.1K ± 1 %	Ω

# 26.19 Analog Comparator

#### Table 26-42. Analog Comparator Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
V <sub>INP</sub> ,V <sub>INN</sub>	Input voltage range	GND	-	V <sub>DD</sub>	V
V <sub>CM</sub>	Input common mode voltage range	GND	-	V <sub>DD</sub> -1.5	V
V <sub>OS</sub>	Input offset voltage	-	±10	±25	mV
Parameter	Parameter Name	Min	Nom	Мах	Unit
------------------	--	-----	-----	-----	------
C <sub>MRR</sub>	Common mode rejection ratio	50	-	-	dB
T <sub>RT</sub>	Response time	-	-	1.0	μs
T <sub>MC</sub>	Comparator mode change to Output Valid	-	-	10	μs

#### Table 26-42. Analog Comparator Characteristics (continued)

#### Table 26-43. Analog Comparator Voltage Reference Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
R <sub>HR</sub>	Resolution in high range	-	V <sub>DDA</sub> /31	-	V
R <sub>LR</sub>	Resolution in low range	-	V <sub>DDA</sub> /23	-	V
A <sub>HR</sub>	Absolute accuracy high range	-	-	±R <sub>HR</sub> /2	V
A <sub>LR</sub>	Absolute accuracy low range	-	-	±R <sub>LR</sub> /4	V

## 26.20 Current Consumption

This section provides information on typical and maximum power consumption under various conditions. Unless otherwise indicated, current consumption numbers include use of the on-chip LDO regulator and therefore include I<sub>DDC</sub>.

### 26.20.1 Nominal Power Consumption

The following table provides nominal figures for current consumption.

Parameter	Parameter Name	Conditions	Nom	Unit
I <sub>DD_RUN</sub>	Run mode 1 (Flash loop)	V <sub>DD</sub> = 3.3 V	101 <sup>a</sup>	mA
		Code= while(1){} executed out of Flash	159 <sup>b</sup>	
		Peripherals = All ON		
		System Clock = 80 MHz (with PLL)		
		Temp = 25°C		
I <sub>DD_SLEEP</sub>	Sleep mode	V <sub>DD</sub> = 3.3 V	20	mA
		Peripherals = All clock gated		
		System Clock = 80 MHz (with PLL)		
		Temp = 25°C		
I <sub>DD_DEEPSLEEP</sub>	Deep-sleep mode	Peripherals = All OFF	550	μA
		System Clock = IOSC30KHZ/64 Temp = 25°C		

#### Table 26-44. Nominal Power Consumption

a. Ethernet MAC and PHY powered down by software.

b. Auto-negotiate enabled. If an Ethernet cable is attached to the connector, the consumption increases by 7-10 mA.

## 26.20.2 Maximum Current Consumption

The current measurements specified in the table that follows are maximum values under the following conditions:

- V<sub>DD</sub> = 3.6 V
- V<sub>DDC</sub> = 1.3 V

- V<sub>DDA</sub> = 3.6 V
- Temperature = 85°C
- Clock source (MOSC) = 16.348-MHz crystal oscillator

#### Table 26-45. Detailed Current Specifications

Parameter	Parameter Name	Conditions	Max	Unit
I <sub>DD RUN</sub>	Run mode 1 (Flash loop)	V <sub>DD</sub> = 3.6 V	199 <sup>a</sup>	mA
-		Code= while(1){} executed out of Flash	127 <sup>b</sup>	
		Peripherals = All ON		
		System Clock = 80 MHz (with PLL)		
		Temperature = 85°C		
I <sub>DD_RUN</sub>	Run mode 1 (SRAM loop)	V <sub>DD</sub> = 3.6 V	179 <sup>c</sup>	mA
		Code= while(1){} executed out of SRAM	114 <sup>d</sup>	
		Peripherals = All ON		
		System Clock = 80 MHz (with PLL)		
		Temperature = 85°C		
I <sub>DD_RUN</sub>	Run mode 2 (Flash loop)	V <sub>DD</sub> = 3.6 V	76	mA
		Code= while(1){} executed out of Flash		
		Peripherals = All OFF		
		System Clock = 80 MHz (with PLL)		
		Temperature = 85°C		
I <sub>DD_RUN</sub>	Run mode 2 (SRAM loop)	V <sub>DD</sub> = 3.6 V	57	mA
-		Code= while(1){} executed out of SRAM		
		Peripherals = All OFF		
		System Clock = 80 MHz (with PLL)		
		Temperature = 85°C		
IDD_SLEEP	Sleep mode	V <sub>DD</sub> = 3.6 V	42	mA
-		Peripherals = All Clock Gated		
		System Clock = 80 MHz (with PLL)		
		Temperature = 85°C		
DD_DEEPSLEEP	Deep-Sleep mode	V <sub>DD</sub> = 3.6 V	28	mA
-		Peripherals = All Clock Gated		
		System Clock = IOSC30/64		
		Temperature = 85°C		

a. Auto-negotiate enabled. If an Ethernet cable is attached to the connector, the consumption increases by 7-10 mA.

b. Ethernet MAC and PHY powered down by software.

c. Auto-negotiate enabled. If an Ethernet cable is attached to the connector, the consumption increases by 7-10 mA.

d. Ethernet MAC and PHY powered down by software.

# A Register Quick Reference

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rtex-M3			1	· · ·							1		1	
	k/W, , reset														
,		(3	,				D	ATA							
							D	ATA							
R1, type R	/W, , reset	- (see pag	e 86)												
							D	ATA							
							D/	ATA							
R2, type R	2/W, , reset	- (see pag	e 86)												
								ATA ATA							
R3. type R	/W, , reset	- (see pag	e 86)				0/								
, .,po	,,	(000 pug					D/	ATA							
								ATA							
R4, type R	/W, , reset	- (see pag	e 86)												
							D/	ATA							
							D	ATA							
R5, type R	/W, , reset	- (see pag	e 86)												
P6 tupo P	/W, , reset	(500 020	96)					ATA							
Ko, type K	, ieset	- (see pay	e 00)				D	ATA							
								ATA							
R7, type R	/W, , reset	- (see pag	e 86)												
							D	ATA							
							D	ATA							
R8, type R	/W, , reset	- (see pag	e 86)												
								ATA							
		,					D/	ATA							
R9, type R	/W, , reset	- (see pag	e 86)				D	ATA							
								ATA ATA							
R10, type	R/W, , rese	t - (see pa	ge 86)												
							D	ATA							
							D/	λТА							
R11, type	R/W, , rese	t - (see pa	ge 86)												
								ATA							
<b>D</b> 40 +	Dati	<b>4</b> /-	00				D/	ATA							
K12, type	R/W, , rese	et - (see pa	ge 86)				~								
								ATA ATA							
SP, type R	/W,, reset	- (see pag	e 87)												
	.,	, · · · · · · · · · · · · · · · · · · ·	,				S	8P							
							5	8P							
LR, type R	R/W,, reset	0xFFFF.FI	FFF (see pa	ge 88)											
								NK							
							LI	NK							
PC, type R	R/W, , reset	- (see pag	je 89)												
								20							
							F	20							

				r			_								
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			0000 (see pa	1								1			
Ν	Z	C	V I / IT	Q	ICI	/ 11	THUMB								
					•							ISRNUM			
PRIMASK	, type rt/w,	, reset ux	0000.0000 (	see page 94	+)										
															PRIMASK
FAULTMA	SK. type R	W reset	0x0000.000	0 (see page	e 95)							1			
	, <b>, , , , ,</b>	,			,										
															FAULTMASK
BASEPRI	, type R/W,	, reset 0x0	0000.0000 (s	see page 96	i)							1			
									BASEPRI						
CONTRO	L, type R/W	, , reset 0x	(0000.0000 (	(see page 9	7)										
														ASP	TMPL
Cortex-	M3 Perip	oherals													
System	Timer (	SysTick	) Registe	ers											
Base 0xE	E000.E000	)													
STCTRL,	type R/W, o	ffset 0x01	0, reset 0x0	0000.0004											
															COUNT
													CLK_SRC	INTEN	ENABLE
STRELOA	D, type R/V	V, offset 0	x014, reset	0x0000.000	00										
											REL	OAD			
							REL	.OAD							
SICURRE	IN I, type R	wc, offse	t 0x018, res	set 0x0000.	0000			1			0110	DENT			
							CUP	 RENT			CUR	RENT			
Contox	M2 Darin	harala					001								
	M3 Perip		unt Cont	rollor (N		latara									
	<b>Vectore</b> 2000.E000		upt Cont	roller (N	VIC) Reg	jisters									
			set 0x0000.	0000											
2110, 1990	na n, onoc	. 0, 100, 10					11	NT							
								NT							
EN1, type	R/W, offset	t 0x104, re	set 0x0000.	.0000											
												INT			
							1	NT							
DIS0, type	e R/W, offse	t 0x180, re	eset 0x0000	0.0000											
							11	NT							
							11	NT							
DIS1, type	e R/W, offse	t 0x184, re	eset 0x0000	0.0000											
												INT			
							11	T							
PEND0, ty	/pe R/W, off	set 0x200	, reset 0x00	000.000											
								T							
							11	NT							
PEND1, ty	/pe R/W, off	set 0x204	, reset 0x00	000.0000											
								-				INT			
							11	NT							
UNPENDO	), type R/W,	offset 0x2	280, reset 0:	x0000.0000				17							
								NT IT							
							Iſ	NT							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
JNPEND1	, type R/W,	offset 0x2	84, reset 0>	×0000.0000											
												INT			
							11	NT							
ACTIVE0,	type RO, of	ffset 0x300	), reset 0x0	000.000											
							11	NT							
							11	NT							
ACTIVE1,	type RO, of	ffset 0x304	4, reset 0x0	000.0000											
												INT			
							11	NT							
PRI0, type	e R/W, offse	t 0x400, re	set 0x0000	.0000											
	INTD								INTC						
	INTB								INTA						
PRI1, type	e R/W, offse	t 0x404, re	set 0x0000	.0000											
	INTD								INTC						
	INTB								INTA						
PRI2, type	R/W, offse	t 0x408, re	set 0x0000	.0000				-							
	INTD								INTC						
	INTB								INTA						
PRI3, type	R/W, offse	t 0x40C, re	eset 0x0000	.0000											
	INTD								INTC						
	INTB								INTA						
PRI4, type	R/W, offse	t 0x410, re	set 0x0000	.0000											
	INTD								INTC						
	INTB								INTA						
PRI5, type	R/W, offse	t 0x414, re	eset 0x0000	.0000								1	1		
	INTD								INTC						
	INTB								INTA						
PRI6. type	R/W, offse	t 0x418. re	set 0x0000	.0000								1			
,	INTD	,							INTC						
	INTB								INTA						
PRI7, type	R/W, offse	t 0x41C. re	eset 0x0000	.0000				I				1			
, <b>.</b>	INTD	. 0,410,10						1	INTC						
	INTB								INTA						
PRIS type	R/W, offse	t 0x420 re	set 0x0000	0000											
rito, type	INTD	1 07420, 10		.0000				1	INTC			1			
	INTB								INTA						
	R/W, offse	+ 0×424 ro	sot 0x0000	0000											
rtis, type	INTD	1 07424, 16	Sel UXUUUU	.0000					INTC						
	INTB								INTA						
		at 0x429	reast 0x000	0.0000					INIA						
PRITU, typ	oe R/W, offs INTD	et 0x420, i	reset uxuuu	0.0000				1	INTC						
	INTB								INTO						
		ot 0 400	1000t 0-000	0.0000					INTA						
rkini, typ	e R/W, offs	et 0x42C, 1	reset 0x000	0.0000				1	INITO						
									INTC						
	INTB								INTA						
РКI12, typ	be R/W, offs	et Ux430, i	reset 0x000	0.0000					1.170						
	INTD								INTC						
	INTB								INTA						
PRI13, typ	e R/W, offs	et 0x434, ı	reset 0x000	0.0000								1			
	INTD								INTC						
	INTB								INTA						

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SWTRIG,	type WO, d	offset 0xF00	), reset 0x0	0000.0000				I	1			I			
												IN <sup>®</sup>	TID		
Cortex	-M3 Peri	pherals													
Systen	n Contro	l Block (	SCB) Re	gisters											
Base 0x	E000.E00	0													
ACTLR, t	ype R/W, o	ffset 0x008,	reset 0x00	000.0000				1				1			
														DIOMOULE	DIGLIG
													DISFOLD	DISWBUF	DISMCY
CPUID, τ <u>γ</u>	уре ко, оп	set 0xD00, i		2F.C230 //P					1//	R			<u> </u>	ON	
			III		PAR	TNO			V					EV	
INTCTRI	type R/W	offset 0xD0	)4. reset 0x	0000.0000										_ •	
NMISET			PENDSV		PENDSTSET	PENDSTCLR		ISRPRE	ISRPEND					VECPEND	
		PEND		RETBASE				-				VECACT			
VTABLE,	type R/W, o	offset 0xD0	8, reset 0x	0000.0000											
		BASE							OFFSET						
			OFFSET												
APINT, ty	pe R/W, off	set 0xD0C,	reset 0xFA	05.0000											
							VEC	TKEY							
ENDIANESS						PRIGROUF	)						SYSRESREQ	VECTCLRACT	VECTRESE
SYSCTRI	L, type R/W	, offset 0xD	10, reset 0	x0000.0000				1							
											_				
050070	1. A.m.s. D.44		4.4								SEVONPEND		SLEEPDEEP	SLEEPEXIT	
CFGCTR	L, type R/W	, offset UxL	014, reset u	x0000.0200											
						STKALIGN	BFHFNMIGN				DIV0	UNALIGNED		MAINPEND	BASETH
SYSPRI1	type R/W	offset 0xD1	8. reset 0x	0000.0000		onvicion	Bi fi fi filiofi				Bivo	Official			DINCETTI
ororran	, ()po to 11,								USAGE						
	BUS								MEM						
SYSPRI2	, type R/W,	offset 0xD1	IC, reset 0	k0000.0000				1				1			
	SVC														
SYSPRI3	, type R/W,	offset 0xD2	20, reset 0x	0000.0000											
	TICK								PENDSV						
									DEBUG						
SYSHND	CTRL, type	R/W, offset	t 0xD24, re	set 0x0000.	0000										
<b>A</b>	PLICE.		110.5	main								1100	USAGE	BUS	MEM
SVC	BUSP	MEMP	USAGEP	TICK	PNDSV		MON	SVCA				USGA		BUSA	MEMA
FAULTST	AT, type R/	w1C, offset	t 0xD28, re	set 0x0000.	0000	DI: /2						NGOD	111/12/2	IN COTAT	
BEADV			BOTVE	BUSTKE	IMPDE	DIV0	UNALIGN				MSTKE	NOCP	INVPC		
BFARV	STAT tume F	2/11/2	BSTKE			PRECISE	IBUS	MMARV			IVISTKE	MUSTKE		DERR	IERR
DBG	FORCED		ei UXD2G,	reset 0x000	0.0000										
000	TOROLD													VECT	
MMADDE	R. type R/W	, offset 0xD	34. reset -												
	., ., po 1044	,	,				AD	DR							
								DR							
FAULTAD	DR, type R	/W, offset 0	xD38, rese	ət -											
							AD	DR							
								DR							

0.1		00		07		65	<u></u>	60	00	61	60		40	47	40
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23	22 6	21 5	20 4	19 3	18	17 1	16 0
	-M3 Perip		12		10	0	0	<u> </u>	Ŭ	0	4		-		0
Memor		tion Uni	t (MPU) I	Register	S										
MPUTYPE	E, type RO,	offset 0xD	90, reset 0x	0000.0800											
											IRE	GION			
			DRE	GION											SEPARAT
MPUCTRI	L, type R/W	, offset 0xI	094, reset 0	x0000.000	0										
													PRIVDEFEN	HFNMIENA	ENABLE
MPUNUM	IBER, type I	R/W, offset	0xD98, res	et 0x0000.	0000										
														NUMBER	
MPUBAS	E. type R/W	. offset 0xl	D9C, reset (	x0000.000	0										
		,	,				AD	DR							
					ADDR						VALID			REGION	
MPUBAS	E1, type R/\	N, offset 0	xDA4, reset	0x0000.00	000										
							AD	DR							
					ADDR						VALID			REGION	
MPUBAS	E2, type R/\	N, offset 0	xDAC, rese	t 0x0000.00	000										
							AD	DR						DEOLON	
MDUDAC	F2 4 ma D/	N		0	ADDR						VALID			REGION	
MPUBAS	E3, type R/N	W, Offset UX	xDB4, reset	0x0000.00	100		٨٢	DR							
					ADDR		AL	JUK			VALID			REGION	
MPUATTE	R, type R/W	offset 0xD	DA0, reset 0	x0000.000											
-			XN			AP					TEX		S	С	В
			SF	RD								SIZE			ENABLE
MPUATTR	R1, type R/V	V, offset 0x	DA8, reset	0x0000.00	00										
			XN			AP					TEX		S	С	В
			SF	RD								SIZE			ENABLE
MPUATTR	R2, type R/V	V, offset 0x	dDB0, reset	0x0000.00	00										
			XN			AP					TEX		S	С	B
	22. frime D/V	V offeret Ov	-		00							SIZE			ENABLE
WPUATT	кз, туре к/v	v, onset ux	XN	0x0000.00	00	AP					TEX		s	С	В
				RD		AF					TLA	SIZE	3	C	ENABLE
System	n Control	1													
	400F.E000														
DID0, type	e RO, offset	t 0x000, re:	set - (see pa	age 218)											
		VER									CL	ASS			
			MA	JOR							MIN	NOR			
PBORCTI	L, type R/W,	offset 0x0	)30, reset 0:	x0000.7FFI	D (see page	220)									
														BORIOR	
RIS, type	RO, offset	0x050, rese	et 0x0000.0	<b>000</b> (see pa	age 221)										
							MOCOR	LICERTIA						POPPIS	
IMC 4	DAM offer	0.0054	ant 0x0000	0000 /000			MOSCPUPRIS	USBPLLLRIS	PLLLRIS					BORRIS	
пис, туре	R/W, OTSEI	0x054, res	set 0x0000.	uuuu (see p	aye 223)										
							MOSCPUPIM	USBPLLLIM	PLLLIM					BORIM	
							WOODF UP IW							DOIM	

31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23	22 6	21 5	20 4	19 3	18 2	17	16 0
							8	1	6	5	4	3	2	1	0
MISC, type	e R/W1C, o	offset 0x058	, reset 0x0	000.0000 (s	see page 22	:5)									
									DUUMO					DODMIO	
							MOSCPUPMIS	USBPLLLMIS	PLLLMIS					BORMIS	
RESC, typ	e R/W, offs	set 0x05C, ı	reset - (see	page 227)											
															MOSCFA
										WDT1	SW	WDT0	BOR	POR	EXT
RCC, type	R/W, offse	et 0x060, re	set 0x078E		page 229)										
				ACG		SYS	SDIV		USESYSDIV		USEPWMDIV		PWMDIV		
		PWRDN		BYPASS			XTAL			OSC	SRC			IOSCDIS	MOSCD
PLLCFG, t	type RO, o	ffset 0x064	, <b>reset -</b> (se	e page 234	)										
						F							R		
GPIOHBC	TL, type R	W, offset 0	x06C, rese	t 0x0000.00	00 (see pa	ge 235)									
							PORTJ	PORTH	PORTG	PORTF	PORTE	PORTD	PORTC	PORTB	PORTA
RCC2, typ	e R/W, offs	set 0x070, r	eset 0x07C	0.6810 (see	e page 237)										
USERCC2					SYS	DIV2			SYSDIV2LSB						
	USBPWRDN	PWRDN2		BYPASS2						OSCSRC2					
MOSCCTL	, type R/W	, offset 0x0	7C, reset 0	x0000.0000	) (see page	240)									
															CVAL
DSLPCLK	CFG, type	R/W, offset	0x144, res	et 0x0780.0	0000 (see p	age 241)									
					DSDIV	ORIDE									
										DSOSCSR	2				
PIOSCCAI	L, type R/V	V, offset 0x <sup>.</sup>	150, reset 0	x0000.000	<b>0</b> (see page	243)									
UTEN															
							UPDATE					UT			
12SMCLKC	CFG, type I	R/W, offset	0x170, rese	et 0x0000.0	<b>000</b> (see pa	age 244)									
RXEN						R	XI						R	XF	
TXEN						Т	XI						T.	XF	
DID1, type	RO, offse	t 0x004, res	set - (see pa	age 246)											
	V	ER			FA	M					PAR	TNO			
I	PINCOUNT	-							TEMP		Pł	G	ROHS	QL	JAL
DC0, type	RO, offset	0x008, res	et 0x017F.0	07F (see pa	age 248)										
							SRA	MSZ							
							FLA	SHSZ							
DC1, type	RO, offset	0x010, res	et - (see pa	ge 249)											
			WDT1			CAN1	CAN0				PWM			ADC1	ADC0
	MINS	YSDIV		MAXAD	C1SPD	MAXAD	COSPD	MPU		TEMPSNS	PLL	WDT0	SWO	SWD	JTAG
DC2, type	RO, offset	0x014, res	et 0x570F.5	<b>337</b> (see pa	age 252)										
	EPI0		I2S0		COMP2	COMP1	COMP0					TIMER3	TIMER2	TIMER1	TIMER
	I2C1		I2C0			QEI1	QEI0			SSI1	SSI0		UART2	UART1	UARTO
DC3, type	RO, offset	0x018, res	et 0xBFFF.	FFFF (see p	bage 254)		1			1	1		1	1	
32KHZ		CCP5	CCP4	CCP3	CCP2	CCP1	CCP0	ADC0AIN7	ADC0AIN6	ADC0AIN5	ADC0AIN4	ADC0AIN3	ADC0AIN2	ADC0AIN1	ADC0AIN
PWMFAULT	C2O		C2MINUS	C10	C1PLUS	C1MINUS	C00		COMINUS	PWM5	PWM4	PWM3	PWM2	PWM1	PWM0
		0x01C, res					1	1	-	1	1		1		
, ., Po	EPHY0		EMAC0										PICAL		
CCP7	CCP6	UDMA	ROM				GPIOJ	GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
		0x020, res		0FF (600 0	age 250)		0.100		0.100	0.101	0.102	0.100	0.100	0.100	0.10
soo, type	, onset	JAUZU, 185			PWMFAULT2	DWMEALU 74	DW/MEAL II TO				PWMESYNC				
				1 WWW AULTS	1 WWWFAULT2	1 WWWAULT1	T WWW AULTO	D14/8.47				D14/8.40	D14/8.40	DIAMAT	DIAG
								PWM7	PWM6	PWM5	PWM4	PWM3	PWM2	PWM1	PWM

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DC6, type	RO, offset	0x024, res	et 0x0000.0	0013 (see p	age 261)										
											USB0PHY			US	6B0
DC7 type	RO, offset	0x028 res	ot OvEEEE	EFFF (see r	262)										
DC/, type					• ·	DMACUDE	DMACUDA	DMA CU 100	DMACU 100	DMACUDA	DMACUIDO	DMACUIA	DMACUIA	DMACU 117	DMACUIA
		DMACH29							DMACH22				DMACH18		
	DMACH14					DMACH9	DIMACH8	DIVIACH7	DMACH6	DIMACH5	DMACH4	DIMACH3	DMACH2	DMACHT	DMACH
DC8, type	RO, offset	0x02C, res	et 0xFFFF.	FFFF (see	bage 266)										
ADC1AIN15	ADC1AIN14	ADC1AIN13	ADC1AIN12	ADC1AIN11	ADC1AIN10	ADC1AIN9	ADC1AIN8	ADC1AIN7	ADC1AIN6	ADC1AIN5	ADC1AIN4	ADC1AIN3	ADC1AIN2	ADC1AIN1	ADC1AIN
ADC0AIN15	ADC0AIN14	ADC0AIN13	ADC0AIN12	ADC0AIN11	ADC0AIN10	ADC0AIN9	ADC0AIN8	ADC0AIN7	ADC0AIN6	ADC0AIN5	ADC0AIN4	ADC0AIN3	ADC0AIN2	ADC0AIN1	ADC0AIN
DC9, type	RO, offset	0x190, res	et 0x00FF.(	00FF (see p	age 269)										
								ADC1DC7	ADC1DC6	ADC1DC5	ADC1DC4	ADC1DC3	ADC1DC2	ADC1DC1	ADC1DC
								ADC0DC7	ADC0DC6	ADC0DC5	ADC0DC4	ADC0DC3	ADC0DC2	ADC0DC1	ADC0DC0
NVMSTAT	, type RO, (	offset 0x1A	.0. reset 0x	0000.0001	(see page 2	.71)									
	, <b>, , ,</b>		.,			,									
															FWB
DCCC0 4	ype R/W, of	Fact Ovd OO	*****	000040 (ac	0 70 070										1110
RCGCU, U	ype rk/w, 01	iset ux iuu,		1000040 (Se	e page 272	,									
			WDT1			CAN1	CAN0				PWM			ADC1	ADC0
				MAXAD		MAXAD	COSPD					WDT0			
SCGC0, ty	ype R/W, of	fset 0x110,	reset 0x00	000040 (se	e page 275	)	-								
			WDT1			CAN1	CAN0				PWM			ADC1	ADC0
				MAXAE	C1SPD	MAXAD	COSPD					WDT0			
DCGC0, t	ype R/W, of	fset 0x120,	, reset 0x00	0000040 (se	e page 278	5)						,			
			WDT1			CAN1	CAN0				PWM			ADC1	ADC0
												WDT0			
BCCC1 #	une R/M of	foot 0x101	roadt 0x00		0 0000 200	1)						1.1010			
RUGU1, U	ype R/W, of	iset ux104,		1000000 (Se		,									
	EPI0		I2S0		COMP2	COMP1	COMP0					TIMER3	TIMER2	TIMER1	TIMER0
	I2C1		I2C0			QEI1	QEI0			SSI1	SSI0		UART2	UART1	UART0
SCGC1, ty	ype R/W, of	fset 0x114,	reset 0x00	000000 (se	e page 284	)									
	EPI0		I2S0		COMP2	COMP1	COMP0					TIMER3	TIMER2	TIMER1	TIMER0
	I2C1		I2C0			QEI1	QEI0			SSI1	SSI0		UART2	UART1	UART0
DCGC1, t	ype R/W, of	fset 0x124,	, reset 0x00	0000000 (se	e page 288	5)									
	EPI0		12S0		COMP2	COMP1	COMP0					TIMER3	TIMER2	TIMER1	TIMER0
	I2C1		12C0			QEI1	QEI0			SSI1	SSI0		UART2	UART1	UART0
RCGC2 t	ype R/W, of	feat 0x108		 	e nade 202								_		
10002, 1		1361 07100,	1		c page 202	.)									LICDO
	EPHY0		EMAC0				CDICL	CDICU	CDICC	CDICE	GPIOE	CDICD	CDICC	CDICD	USB0
		UDMA					GPIOJ	GPIOH	GPIOG	GPIOF	GPIUE	GPIOD	GPIOC	GPIOB	GPIOA
SCGC2, ty	ype R/W, of	tset 0x118,	1	000000 (se	e page 295	)									
	EPHY0		EMAC0												USB0
		UDMA					GPIOJ	GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
DCGC2, t	ype R/W, of	fset 0x128,	, reset 0x00	0000000 (se	e page 298	5)									
	EPHY0		EMAC0												USB0
		UDMA					GPIOJ	GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
SRCR0. tv	/pe R/W, of	fset 0x040.	reset 0x00	000000 (se	e page 301	)	1	1	1	1	1	1	1	1	
ontonto, tj		1001 02040,	WDT1		e page oo i	, CAN1	CAN0				PWM			ADC1	ADC0
						Uniti	0/1110					WDTO		,	,1000
												WDT0			
SRCR1, ty	/pe R/W, of	fset 0x044,		000000 (se		, 									
	EPI0		I2S0		COMP2	COMP1	COMP0					TIMER3	TIMER2	TIMER1	TIMERO
	I2C1		I2C0			QEI1	QEI0			SSI1	SSI0		UART2	UART1	UART0
SRCR2, ty	/pe R/W, of	fset 0x048,	reset 0x00	000000 (se	e page 306	)									
	EPHY0		EMAC0	, -											USB0
		UDMA					GPIOJ	GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
		ODIVIA					0,100		0,100	0.101	GLIOL		0,100	0,100	GEIUA

				1				1				1			
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23	22 6	21 5	20 4	19 3	18	17 1	16 0
			12		10	9	0	1	0	5	4	3	2	1	0
lash I	Al Memory Memory I 400F.D000	Register	s (Flash	Control	Offset)										
MA, typ	e R/W, offse	t 0x000, re	eset 0x0000	0.0000											
														OFF	SET
							OFF	SET							
FMD, typ	e R/W, offse	et 0x004, re	eset 0x0000	0.0000											
								ATA ATA							
FMC. tvp	e R/W, offse	t 0x008. re	eset 0x0000	0.0000			Dr								
	,	,					WR	KEY							
												COMT	MERASE	ERASE	WRITE
FCRIS, ty	/pe RO, offs	et 0x00C,	reset 0x000	00.0000					_			_			
	DAN - F	4.0-010		0.0000										PRIS	ARIS
-CIWI, typ	be R/W, offs	ei uxu10, r	eset UXUUO	0.0000											
														PMASK	AMASK
FCMISC,	type R/W10	, offset 0x	014, reset (	0x0000.000	0										
														PMISC	AMISC
FMC2, ty	pe R/W, offs	et 0x020, i	reset 0x000	0.0000											
							WR	KEY I				1			WRBUF
FWBVAI	, type R/W,	offset 0x03	30. reset 0x	0000.0000											WINDOI
	, <b>, , , , ,</b> ,						FW	'B[n]							
								'B[n]							
FCTL, typ	pe R/W, offs	et 0x0F8, r	reset 0x000	0.0000	-						-				-
														USDACK	USDREC
FWBn, ty	vpe R/W, offs	set 0x100 -	0x17C, res	set 0x0000.	0000		D/	ATA							
								ATA							
Interna	al Memor	v													
	y Regist		stem Cor	ntrol Offs	set)										
	400F.E000														
RMCTL, 1	type R/W1C	offset 0x0	)F0, reset -												
															D.4
	tupo D/M	foot Out 0	0 and 0-00	0 100 - 1 0 - 1											BA
I WIFKEU,	, type R/W, o	mset UX13	o anu ux20	o, reset uxi	TTT.FFFF		READ	ENABLE							
								ENABLE							
FMPPE0,	, type R/W, c	offset 0x13	4 and 0x40	0, reset 0xl	FFF.FFFF										
							PROG_	ENABLE							
							PROG_	ENABLE							
	G, type R/W	, offset 0x	1D0, reset (	0xFFFF.FFF	E										
NW	D055					DO!	-							DBG	
	PORT	NAL - 4	0.450			POL	EN							DBG1	DBG0
USER_RI NW	EG0, type R	vv, offset (	UX1EU, rese	N UXFFFF.F	rrF			DATA							
1117							<u>ہ</u> م								
							0/								

31	4.5			-					a -	6.1	6.7	( -		. –	
15	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12		10	9	8	7	6	5	4	3	2	1	0
	EG1, type R	W, offset Ux	(1E4, rese	t UXFFFF.F				DATA							
NW							D	DATA							
	500 to	NAL - 55 4 0-	450				DF								
	EG2, type R	w, onset ux	(1E8, rese	t UXFFFF.F	FFF			DATA							
NW								DATA							
	EC2 turne B	W offeet Ox	1EC 1000				Dr								
NW	EG3, type R	w, onset ux	CIEC, lese	U UXFFFF.F	FFF			DATA							
INVV							D4	ATA							
EMPRE1	, type R/W, c	offset 0x204	reset 0xF	FFFFFFF											
. mi i i i i i i i i i i i i i i i i i i	, <b>()</b> po 1011, c		, 10001 021				READ	ENABLE							
								ENABLE							
FMPRE2.	, type R/W, c	offset 0x208	reset 0xF	FFF.FFFF											
	, .,,.		,				READ	ENABLE							
								ENABLE							
MPRE3.	, type R/W, c	offset 0x20C	, reset 0xF	FFF.FFFF											
							READ	ENABLE							
								ENABLE							
MPPE1,	, type R/W, o	ffset 0x404,	reset 0xF	FFF.FFFF											
							PROG_	ENABLE							
							PROG_	ENABLE							
MPPE2,	, type R/W, o	ffset 0x408,	reset 0xF	FFF.FFFF											
							PROG_	ENABLE							
							PROG_	ENABLE							
FMPPE3,	, type R/W, o	ffset 0x40C	, reset 0xF	FFF.FFFF											
							PROG_	ENABLE							
							PROG_	ENABLE							
µ <b>DMA</b> Base n/a		Control S	Structur	e (Offse	t from C	hannel (	Control	Table Ba	ise)						
DMASRC	ENDP, type	R/W, offset	0x000, res	set -											
		P/W offect	02004	ot				DR DR							
DMADST	ENDP, type	R/W, offset	0x004, res	et -			AD	DR							
DMADST	ENDP, type	R/W, offset	0x004, res	et -			AD AD	DR DR							
							AD AD	DR							
DMACHC	CTL, type R/	N, offset 0x(	008, reset	-		SRC	AD AD AD	DR DR						ARR	SIZE
DMACHC			008, reset	-		SRC	AD AD	DR DR				21 L		ARB	SIZE
DMACHC DS	CTL, type R/	N, offset 0x(	008, reset	-	EINC		AD AD AD	DR DR				NXTUSEBURST		ARB	
DMACHC DS ARE Micro [ µDMA	CTL, type R/	N, offset 0x0 DSTS mory Ac s (Offset	008, reset SIZE Cess (µl	- SRC DMA)		XFEF	AD AD AD SIZE	DR DR				NXTUSEBURST			
DMACHC DS ARE Micro I µDMA Base 0x-	CTL, type RA ITINC BSIZE Direct Me Registers 400F.F000	N, offset 0xi DSTS mory Ac s (Offset	008, reset IZE cess (μl from μ[	- SRC DMA) DMA Bas		XFEF	AD AD AD SIZE	DR DR				NXTUSEBURST			
DMACHC DS ARE Micro I µDMA Base 0x-	CTL, type RA TINC BSIZE Direct Me Registers	N, offset 0xi DSTS mory Ac s (Offset	008, reset IZE cess (μl from μ[	- SRC DMA) DMA Bas		XFEF	AD AD AD SIZE	DR DR					DMACHAN	XFERMODE	
DMACHC DS ARE Micro I µDMA Base 0x-	CTL, type RA ITINC BSIZE Direct Me Registers 400F.F000	N, offset 0xi DSTS mory Ac s (Offset	008, reset IZE cess (μl from μ[	- SRC DMA) DMA Bas		XFEF	AD AD AD SIZE	DR DR	ST	ATE				XFERMODE	
DMACHC DS ARE Micro I JDMA Base 0x- DMASTA	CTL, type R/A STINC BSIZE Direct Me Registers 400F.F000 T, type RO, o	W, offset 0xt DSTS mory Ac s (Offset offset 0x000	008, reset IZE cess (μ from μ I, reset 0x0	- SRC DMA) DMA Bas		XFEF	AD AD AD SIZE	DR DR	ST	ATE				XFERMODE	
DMACHC DS ARE Micro [ µDMA Base 0x DMASTA	CTL, type RA ITINC BSIZE Direct Me Registers 400F.F000	W, offset 0xt DSTS mory Ac s (Offset offset 0x000	008, reset IZE cess (μ from μ I, reset 0x0	- SRC DMA) DMA Bas		XFEF	AD AD AD SIZE	DR DR	ST	ATE				XFERMODE	<u>.</u>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OMACTLE	BASE, type	R/W, offse	t 0x008, res	set 0x0000.	.0000			1							
							AD	DR							
		AD	DR												
DMAALTE	BASE, type	RO, offset	0x00C, res	et 0x0000.0	0200										
							AD	DR							
							AD	DDR							
DMAWAIT	STAT, type	RO, offset	0x010, res	et 0xFFFF.	FFC0										
								REQ[n]							
							WAIT	REQ[n]							
DMASWR	EQ, type W	O, offset 0	x014, reset	1-											
								REQ[n]							
	DUDETELT		offe of 0x0	10			SVVR	REQ[n]							
DWAUSE	BURSTSET,	, type rk/w,	onset uxu	io, reset ux	0000.0000		0	Tinl							
								T[n] T[n]							
DMAUSE	BURSTCLR	, type WO.	offset 0x0*	1C, reset -			52	6.0							
				,			CL	.R[n]							
								.R[n]							
DMAREQ	MASKSET,	type R/W, o	offset 0x02	0, reset 0x(	0000.0000										
							SE	T[n]							
							SE	T[n]							
DMAREQ	MASKCLR,	type WO,	offset 0x02	4, reset -											
							CL	.R[n]							
							CL	R[n]							
DMAENAS	SET, type R	/W, offset (	0x028, rese	t 0x0000.0	000										
								T[n]							
							SE	T[n]							
DMAENA	CLR, type V	VO, offset	0x02C, rese	et -			0	Dial							
								R[n] R[n]							
	SET, type R/	W. offset 0	x030. reset	t 0x0000.00	000		01								
DINATE	52 I, IJ po II	i, enser e	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	. 0,0000.00			SE	T[n]							
								T[n]							
DMAALTO	CLR, type W	/O, offset 0	)x034, rese	t -											
							CL	R[n]							
							CL	R[n]							
DMAPRIO	SET, type F	R/W, offset	0x038, res	et 0x0000.0	0000										
								T[n]							
							SE	:T[n]							
DMAPRIO	CLR, type	WO, offset	0x03C, res	et -											
								R[n]							
			0+040				CL	.R[n]							
UWAERR	CLR, type F	uw, offset	uxu4C, res	et ux0000.(	000										
															ERRCLF
DMACHA	SGN, type F	R/W. offset	0x500 res	et 0x0000 r	000										LINICLI
	con, type i	, 011301	5,000,185				CHAS	SGN[n]							
								SGN[n]							
DMAPerip	ohID0, type	RO, offset	0xFE0, res	et 0x0000.(	0030										
											P	ID0			

31       30       29       29       29       27       28       28       29       29       20       19       18       17       16         MAX-resultD1, type R0, offeet dorF6, reset 0x000.0002       U	15			28	27	26	25	24	23	22	21	20	19	18	17	16
NAAPergh101, type R0, offset byFEs, reset 0x0000.0002         PD1           MAAPergh102, type R0, offset byFEs, reset 0x0000.0008         PD2           MAAPergh103, type R0, offset byFEs, reset 0x0000.0009         PD2           MAAPergh103, type R0, offset byFEs, reset 0x0000.0009         PD2           MAAPergh104, type R0, offset byFEs, reset 0x0000.0009         PD2           MAAPCallD1, type R0, offset byFEs, reset 0x0000.0004         PD2           MAAPCallD2, type R0, offset byFEs, reset 0x0000.0005         PD2           MAAPCallD2, type R0, offset byFEs, reset 0x0000.0005         CD2           MAAPCallD2, type R0, offset byFEs, reset 0x0000.0005         CD2           MAAPCallD2, type R0, offset byFEs, reset 0x0000.0005         CD2           MAAPCallD3, type R0, offset byFEs, reset 0x0000.0005         CD2           MAAPCallD3, type R0, offset byFEs, reset 0x0000.0005         CD2           MAAPCallD3, type R0, offset byFEs, reset 0x0000.0005         CD3           MAAPCallD3, type R0, offset 0xFES, reset 0x0000.0005         CD3           MAAPCallD3, type R0, offset 0xFES, reset 0x0000.0005         CD3           MAAPCallD3, type R0, offset 0xFES,	MAPerip	14	29 13													
MAPAriph02, type R0, offset 0xFE, reset 0x0000.0000         PiD1           MAPAriph02, type R0, offset 0xFE, reset 0x0000.0000         PiD2           MAPAriph02, type R0, offset 0xFE, reset 0x0000.0000         PiD3           MAPCellID, type R0, offset 0xFE, reset 0x0000.0000         PiD4           MAPCellID, type R0, offset 0xFE, reset 0x0000.0000         PiD4           MAPCellID, type R0, offset 0xFE, reset 0x0000.0000         OD0           MAPCellID, type R0, offset 0xFE, reset 0x0000.0000         OD0           MAPCellID, type R0, offset 0xFE, reset 0x0000.0000         OD0           MAPCellID, type R0, offset 0xFE, reset 0x0000.0005         OD0           Seneral-Purpose input/Outputs (SPIOs)         OD0           PID Pot TA (AFR) base: 0x4000.4000		hID1, type l	RO, offset	0xFE4, res	et 0x0000.0	00B2			1							
NAAPeriphiD2. type R0, offset 0xFE8, reset 0x0000.0000         PID2           NAAPeriphiD3, type R0, offset 0xFE0, reset 0x0000.0000         PID3           MAPeriphiD4, type R0, offset 0xFE0, reset 0x0000.0000         PID3           MAPEriphiD4, type R0, offset 0xFE0, reset 0x0000.0000         PID4           MAPEriphiD4, type R0, offset 0xFE0, reset 0x0000.0000         PID4           MAPEriphiD4, type R0, offset 0xFE0, reset 0x0000.0000         OCD0           MAPECellID1, type R0, offset 0xFE7, reset 0x0000.0005         OCD0           MAPECellID2, type R0, offset 0xFE7, reset 0x0000.0005         OCD0           MAPECellID3, type R0, offset 0xFE7, reset 0x0000.0005         OCD2           MAPECellID3, type R0, offset 0xFE7, reset 0x0000.0005         OCD2           MAPECellID3, type R0, offset 0xFE7, reset 0x0000.0005         OCD3           Sanceral-Purpose Input/Outputs (GPOs)         OCD3           PID DF M1A, AUR9 base: 0x4000.5000         OCD3           Sanceral-Purpose Input/Outputs (GPOs)         OCD3           PID DF M1A, AUR9 base: 0x4000.5000         OCD3           Sanceral-Purpose Input/Outputs (GPOs)         OCD3           PID DF M1A, AUR9 base: 0x4000.5000         OCD3           Sanceral-Purpose Input/Outputs (GPOs)         OCD3           PID DF M1A, AUR9 base: 0x4000.5000         OCD3           Sanceral-Purpose Input/Outputs (G																
MAPeriph103, type R0, offset 0xFEC, reset 0x0000.0000         PID2           MAPeriph104, type R0, offset 0xFED, reset 0x0000.0004         PID3           MAPC-NID0, type R0, offset 0xFED, reset 0x0000.0004         PID4           MAPC-NID0, type R0, offset 0xFED, reset 0x0000.0004         PID4           MAPC-NID0, type R0, offset 0xFED, reset 0x0000.0004         PID4           MAPC-NID0, type R0, offset 0xFED, reset 0x0000.0004         OD1           MAPC-NID0, type R0, offset 0xFED, reset 0x0000.0004         OD2           Setteral-Purpose Input/Outputs (SPIOS)         OD2           PID Port A (AFB) base: 0x4000, f000         OD3           Setteral-Purpose Input/Outputs (SPIOS)         OD3           PID Port A (AFB) base: 0x4000, f000         OD4           PID Port A (AFB) base: 0x4000, f000         DATA           PID Port A (AFB)												PII	D1			
MAPPripHID2, type R0, offset 0xFEC, rest 0x0000.0000         PID3           MAPPripHID4, type R0, offset 0xFE0, rest 0x0000.0004         PID4           MAPPCeIIID0, type R0, offset 0xFE0, rest 0x0000.0000         PID4           MAPPCeIIID0, type R0, offset 0xFE0, rest 0x0000.0000         CID1           MAPPCeIIID0, type R0, offset 0xFE0, rest 0x0000.0001         CID2           MAPPCeIIID1, type R0, offset 0xFE0, rest 0x0000.0001         CID2           MAPPCeIIID2, type R0, offset 0xFE0, rest 0x0000.0001         CID2           MAPPCeIIID2, type R0, offset 0xFE0, rest 0x0000.0001         CID2           MAPPCeIIID3, type R0, offset 0xFE0, rest 0x0000.0001         CID2           Starter 1-Purpose Input/Outputs (GPIOs)         CID3           SPIO Port R (APB) base: 0x4000.0000         CID3           Starter 1-Purpose Input/Outputs (GPIOs)         CID3           SPIO Port R (APB) base: 0x4000.0000         CID3	MAPerip	hID2, type l	RO, offset	0xFE8, res	et 0x0000.0	000B										
MAPPripHID2, type R0, offset 0xFEC, rest 0x0000.0000         PID3           MAPPripHID4, type R0, offset 0xFE0, rest 0x0000.0004         PID4           MAPPCeIIID0, type R0, offset 0xFE0, rest 0x0000.0000         PID4           MAPPCeIIID0, type R0, offset 0xFE0, rest 0x0000.0000         CID1           MAPPCeIIID0, type R0, offset 0xFE0, rest 0x0000.0001         CID2           MAPPCeIIID1, type R0, offset 0xFE0, rest 0x0000.0001         CID2           MAPPCeIIID2, type R0, offset 0xFE0, rest 0x0000.0001         CID2           MAPPCeIIID2, type R0, offset 0xFE0, rest 0x0000.0001         CID2           MAPPCeIIID3, type R0, offset 0xFE0, rest 0x0000.0001         CID2           Starter 1-Purpose Input/Outputs (GPIOs)         CID3           SPIO Port R (APB) base: 0x4000.0000         CID3           Starter 1-Purpose Input/Outputs (GPIOs)         CID3           SPIO Port R (APB) base: 0x4000.0000         CID3																
MAPerghild, type R0, offset 0xF0, reset 0x000.0004         PID3           MAPCallD1, type R0, offset 0xFF0, reset 0x000.0004         PID4           MAPCallD1, type R0, offset 0xFF0, reset 0x000.0007         PID4           MAPCallD1, type R0, offset 0xFF1, reset 0x000.0007         CID3           MAPCallD2, type R0, offset 0xFF4, reset 0x000.0005         CID1           MAPCallD2, type R0, offset 0xFF4, reset 0x000.0005         CID1           MAPCallD2, type R0, offset 0xFF4, reset 0x000.0005         CID2           MAPCallD2, type R0, offset 0xFF4, reset 0x000.0005         CID2           MAPCallD3, type R0, offset 0xFF4, reset 0x000.0005         CID2           MAPCallD3, type R0, offset 0xFF4, reset 0x000.0005         CID2           MAPCallD3, type R0, offset 0xFF4, reset 0x000.0005         CID2           Seneral-Purpose Input/Outputs (CPIOs) SPIO Port A (ABB) base: 0x400.000         CID3           Seneral-Purpose Input/Outputs (CPIOs) SPIO Port A (ABB) base: 0x400.000         CID3           Seneral-Purpose Input/Outputs (CPIOs) SPIO Port A (ABB) base: 0x400.0000         CID3           Seneral-Purpose Input/Outputs (CPIOs) SPIO Port A (ABB) base: 0x400.0000         CID3           Seneral-Purpose Input/Outputs (CPIOs) SPIO Port A (ABB) base: 0x400.0000         CID3           Seneral-Purpose Input/Outputs (CPIOs) SPIO Port A (ABB) base: 0x400.0000         CID3           Seneral-Purpose Input/Outputs (CPIOs) SP												PI	D2			
MAPeriphiD4, type R0, offset 0xF00, reset 0x0000.0004         PID4           MAPCeIID0, type R0, offset 0xF6, reset 0x0000.0000         CID0           MAPCeIID1, type R0, offset 0xF6, reset 0x0000.000F0         CID1           MAPCeIID2, type R0, offset 0xF6, reset 0x0000.000F0         CID1           MAPCeIID2, type R0, offset 0xF6, reset 0x0000.000F1         CID2           MAPCeIID2, type R0, offset 0xFF6, reset 0x0000.000F1         CID2           MAPCeIID3, type R0, offset 0xFF6, reset 0x0000.000F1         CID2           Sameral-Purpose Input/Outputs (GPIOs)         CID3           PID Dert A (AFB) base: 0x4000.0000         CID3           Sameral-Purpose Input/Outputs (GPIOs)         CID3           PID PD T1 (AFB) base: 0x4000.0000         CID3           Sameral-Purpose Input/Outputs (GPIOs)         CID3           PID OPT (AFB) base: 0x4000.0000         CID3           Sameral-Purpose Input/Outputs (GPIOs)         CID3           PID OPT (AFB) base: 0x4000.0000         CID3           Sameral-Purpose Input/Outputs (GPIOs)         CID3           PID OPT (AFB) base: 0x4000.0000         CID3           Sameral-Purpose Input/Outputs (GPIOs)         CID3           PID OPT (AFB) base: 0x4000.0000         CID3           Sameral-Purpose Input/Outputs (GPIOs)         CID3           PID OPT (AFB) base: 0x4000.0000 </td <td>MAPerip</td> <td>hID3, type l</td> <td>RO, offset</td> <td>0xFEC, res</td> <td>set 0x0000.</td> <td>0000</td> <td></td>	MAPerip	hID3, type l	RO, offset	0xFEC, res	set 0x0000.	0000										
MAPeriphiD4, type R0, offset 0xF00, reset 0x0000.0004         PID4           MAPCeIID0, type R0, offset 0xF6, reset 0x0000.0000         CID0           MAPCeIID1, type R0, offset 0xF6, reset 0x0000.000F0         CID1           MAPCeIID2, type R0, offset 0xF6, reset 0x0000.000F0         CID1           MAPCeIID2, type R0, offset 0xF6, reset 0x0000.000F1         CID2           MAPCeIID2, type R0, offset 0xFF6, reset 0x0000.000F1         CID2           MAPCeIID3, type R0, offset 0xFF6, reset 0x0000.000F1         CID2           Sameral-Purpose Input/Outputs (GPIOs)         CID3           PID Dert A (AFB) base: 0x4000.0000         CID3           Sameral-Purpose Input/Outputs (GPIOs)         CID3           PID PD T1 (AFB) base: 0x4000.0000         CID3           Sameral-Purpose Input/Outputs (GPIOs)         CID3           PID OPT (AFB) base: 0x4000.0000         CID3           Sameral-Purpose Input/Outputs (GPIOs)         CID3           PID OPT (AFB) base: 0x4000.0000         CID3           Sameral-Purpose Input/Outputs (GPIOs)         CID3           PID OPT (AFB) base: 0x4000.0000         CID3           Sameral-Purpose Input/Outputs (GPIOs)         CID3           PID OPT (AFB) base: 0x4000.0000         CID3           Sameral-Purpose Input/Outputs (GPIOs)         CID3           PID OPT (AFB) base: 0x4000.0000 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>																
MAPCellID0, type R0, offset 0xF0, reset 0x0000.0000         PIC4           MAPCellID1, type R0, offset 0xF4, reset 0x0000.00F0         CID0           MAPCellID1, type R0, offset 0xF4, reset 0x0000.00F0         CID1           MAPCellID1, type R0, offset 0xFF6, reset 0x0000.00F0         CID1           MAPCellID2, type R0, offset 0xFF6, reset 0x0000.00F1         CID2           MAPCellID3, type R0, offset 0xFF6, reset 0x0000.00F1         CID2           MAPCellID3, type R0, offset 0xFF6, reset 0x0000.00F1         CID3           Seneral-Purpose Input/Outputs (GPIOs)         CID3           PIO Port A (APB) base: 0x4000.0000         CID3           Seneral-Purpose Input/Outputs (GPIOs)         CID3           PIO Port A (APB) base: 0x4000.0000         CID3           Seneral-Purpose Input/Outputs (GPIOs)         CID3           PIO Port A (APB) base: 0x4000.0000         CID3           Seneral-Purpose Input/Outputs (GPIOs)         CID3           PIO Port C (APB) base: 0x4000.0000         CID3           Seneral-Purpose Input/Outputs (GPIOs)         CID3           PIO Port C (APB) base: 0x4000.0000         CID3           Seneral-Purpose Input/Outputs (GPIOs)         CID3           PIO Port C (APB) base: 0x4000.0000         CID3           Seneral-Purpose Input/Outputs (GPIOs)         CID3           PIO Port C (APB) ba												PII	D3			
MAPCallD0, type R0, offset 0xFF0, reset 0x0000.000D         Clob           MAPCallD1, type R0, offset 0xFF1, reset 0x0000.00F0         Clob           MAPCallD2, type R0, offset 0xFF2, reset 0x0000.00F0         Clob           MAPCallD3, type R0, offset 0xFF2, reset 0x0000.00F0         Clob           MAPCallD3, type R0, offset 0xFF2, reset 0x0000.00F0         Clob           MAPCallD3, type R0, offset 0xFF2, reset 0x0000.00F1         Clob           Seneral-Purpose Input/Outputs (GPIOs)         Clob           SPIO Part (AFB) base: 0x4000.0000         Clob           SPIO Part (AFB) base: 0x4000.0000         Clob           SPIO Part (AFB) base: 0x4000.0000         Clob           SPIO Part (AFB) base: 0x4005.0000         Clob           SPIO Part (AFB) base: 0x4006.reset 0x4000.reset page 417)	MAPerip	hID4, type l	RO, offset	0xFD0, res	et 0x0000.	0004										
MAPCallD0, type R0, offset 0xFF0, reset 0x0000.000D         Clob           MAPCallD1, type R0, offset 0xFF1, reset 0x0000.00F0         Clob           MAPCallD2, type R0, offset 0xFF2, reset 0x0000.00F0         Clob           MAPCallD3, type R0, offset 0xFF2, reset 0x0000.00F0         Clob           MAPCallD3, type R0, offset 0xFF2, reset 0x0000.00F0         Clob           MAPCallD3, type R0, offset 0xFF2, reset 0x0000.00F1         Clob           Seneral-Purpose Input/Outputs (GPIOs)         Clob           SPIO Part (AFB) base: 0x4000.0000         Clob           SPIO Part (AFB) base: 0x4000.0000         Clob           SPIO Part (AFB) base: 0x4000.0000         Clob           SPIO Part (AFB) base: 0x4005.0000         Clob           SPIO Part (AFB) base: 0x4006.reset 0x4000.reset page 417)																
MAPCellD1, type R0, offset 0xFF4, reset 0x0000.00F0												PII	D4			
MAPCallD1, type R0, offset 0xFF4, reast 0x0000.00F0       CID1         MAPCallD2, type R0, offset 0xFF8, reast 0x0000.0005       CID2         MAPCallD3, type R0, offset 0xFF6, reast 0x0000.0001       CID2         MAPCallD3, type R0, offset 0xFF6, reast 0x0000.0001       CID3         Seneral-Purpose Input/Outputs (GPIOs)       CID3         SPIO Port A (APB) base: 0x4000.0000       CID3         Seneral-Purpose Input/Outputs (GPIOs)       CID3         SPIO Port A (APB) base: 0x4000.0000       CID3         SPIO Port B (APB) base: 0x4000.0000       CID3         SPIO Port C (APB) base: 0x4000.0000       CID3         SPIO Port C (APB) base: 0x4000.0000       CID3         SPIO Port C (APB) base: 0x4000.0000       CID3         SPIO Port C (APB) base: 0x4000.0000       CID3         SPIO Port C (APB) base: 0x4000.0000       CID3         SPIO Port C (APB) base: 0x4000.0000       CID3         SPIO Port C (APB) base: 0x4000.0000       CID3         SPIO Port C (APB) base: 0x4000.0000       CID3         SPIO Port C (APB) base: 0x4000.0000       CID3         SPIO Port C (APB) base: 0x4000.0000       CID3         SPIO Port C (APB) base: 0x4000.0000       CID3         SPIO Port C (APB) base: 0x4000.0000       CID3         SPIO Port C (APB) base: 0x4000.0000       CID3 </td <td>MAPCell</td> <td>ID0, type R</td> <td>O, offset 0</td> <td>xFF0, reset</td> <td>t 0x0000.00</td> <td>00D</td> <td></td>	MAPCell	ID0, type R	O, offset 0	xFF0, reset	t 0x0000.00	00D										
MAPCallD1, type R0, offset 0xFF4, reast 0x0000.00F0       CID1         MAPCallD2, type R0, offset 0xFF8, reast 0x0000.0005       CID2         MAPCallD3, type R0, offset 0xFF6, reast 0x0000.0001       CID2         MAPCallD3, type R0, offset 0xFF6, reast 0x0000.0001       CID3         Seneral-Purpose Input/Outputs (GPIOs)       CID3         SPIO Port A (APB) base: 0x4000.0000       CID3         Seneral-Purpose Input/Outputs (GPIOs)       CID3         SPIO Port A (APB) base: 0x4000.0000       CID3         SPIO Port B (APB) base: 0x4000.0000       CID3         SPIO Port C (APB) base: 0x4000.0000       CID3         SPIO Port C (APB) base: 0x4000.0000       CID3         SPIO Port C (APB) base: 0x4000.0000       CID3         SPIO Port C (APB) base: 0x4000.0000       CID3         SPIO Port C (APB) base: 0x4000.0000       CID3         SPIO Port C (APB) base: 0x4000.0000       CID3         SPIO Port C (APB) base: 0x4000.0000       CID3         SPIO Port C (APB) base: 0x4000.0000       CID3         SPIO Port C (APB) base: 0x4000.0000       CID3         SPIO Port C (APB) base: 0x4000.0000       CID3         SPIO Port C (APB) base: 0x4000.0000       CID3         SPIO Port C (APB) base: 0x4000.0000       CID3         SPIO Port C (APB) base: 0x4000.0000       CID3 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>																
Image: Cell D2, type R0, offset 0xFF6, reset 0x0000.0005         Image: Cell D2, type R0, offset 0xFF6, reset 0x0000.0005           Image: Cell D2, type R0, offset 0xFFC, reset 0x0000.0001         Image: Cell D2, type R0, offset 0xFFC, reset 0x0000.0001           Seneral-Purpose Input/Outputs (CPIOs)         Image: Cell D2, type R0, offset 0xFFC, reset 0x0000.0001           SPIO Port A (APB) base: 0x4000 x000         Image: Cell D2, type R0, offset 0xFFC, reset 0x0000.0001           SPIO Port A (APB) base: 0x4000 x000         Image: Cell D2, type R0, offset 0x400, type R0, offset 0x400, reset 0x4000, type R0, offset 0x400, reset 0x0000, 0000 (see page 417)           SPIO Port G (APB) base: 0x4000, type R0, offset 0x400, reset 0x0000, 0000 (see page 417)         Image: Cell D2, type R0, offset 0x400, reset 0x0000, 0000 (see page 418)           SPIO DIC R, type R0, offset 0x400, reset 0x0000, 0000 (see page 418)         Image: Cell D2, type R0, offset 0x400, reset 0x0000, 0000 (see page 418)           SPIO DIC R, type R0, offset 0x400, reset 0x0000, 0000 (see page 418)         Image: Cell D2, type R0, offset 0x400, reset 0x0000, 0000 (see page 418)           SPIO DIC R, type R0, offset 0x400, reset 0x0000, 0000 (see page 418)         Image: Cell D2, type R0, offset 0x400, reset 0x0000, 0000 (see page 418)												CI	DU			
MAPCellD2, type R0, offset 0xFF8, reset 0x0000.0005       CID2         MAPCellD3, type R0, offset 0xFFC, reset 0x0000.00B1       CID2         Seneral-Purpose Input/Outputs (GPIOs)       CID3         SPIO Port A, (APB) base: 0x4000.5000       SPIO Port C, (APB) base: 0x4000.5000         SPIO Port C, (APB) base: 0x4000.5000       SPIO Port C, (APB) base: 0x4000.5000         SPIO Port C, (APB) base: 0x4000.5000       SPIO Port C, (APB) base: 0x4000.5000         SPIO Port C, (APB) base: 0x4000.5000       SPIO Port C, (APB) base: 0x4000.5000         SPIO Port C, (APB) base: 0x4000.5000       SPIO Port C, (APB) base: 0x4000.5000         SPIO Port C, (APB) base: 0x4000.5000       SPIO Port C, (APB) base: 0x4000.5000         SPIO Port C, (APB) base: 0x4000.5000       SPIO Port C, (APB) base: 0x4000.5000         SPIO Port C, (APB) base: 0x4000.5000       SPIO Port C, (APB) base: 0x400.5000         SPIO Port C, (APB) base: 0x4000.5000       SPIO Port C, (APB) base: 0x400.5000         SPIO Port C, (APB) base: 0x4000.7000       SPIO Port (APB) base: 0x400.7000         SPIO Port C, (APB) base: 0x4000.7000       SPIO Port (APB) base: 0x4000.7000         SPI	MAPCell	וטו, type R	u, onset 0	x⊢⊦4, reset	t UXUUOO.OC	JFU										
MAPCellD2, type R0, offset 0xFF8, reset 0x0000.0005       CID2         MAPCellD3, type R0, offset 0xFFC, reset 0x0000.00B1       CID2         Seneral-Purpose Input/Outputs (GPIOs)       CID3         SPIO Port A, (APB) base: 0x4000.5000       SPIO Port C, (APB) base: 0x4000.5000         SPIO Port C, (APB) base: 0x4000.5000       SPIO Port C, (APB) base: 0x4000.5000         SPIO Port C, (APB) base: 0x4000.5000       SPIO Port C, (APB) base: 0x4000.5000         SPIO Port C, (APB) base: 0x4000.5000       SPIO Port C, (APB) base: 0x4000.5000         SPIO Port C, (APB) base: 0x4000.5000       SPIO Port C, (APB) base: 0x4000.5000         SPIO Port C, (APB) base: 0x4000.5000       SPIO Port C, (APB) base: 0x4000.5000         SPIO Port C, (APB) base: 0x4000.5000       SPIO Port C, (APB) base: 0x4000.5000         SPIO Port C, (APB) base: 0x4000.5000       SPIO Port C, (APB) base: 0x400.5000         SPIO Port C, (APB) base: 0x4000.5000       SPIO Port C, (APB) base: 0x400.5000         SPIO Port C, (APB) base: 0x4000.7000       SPIO Port (APB) base: 0x400.7000         SPIO Port C, (APB) base: 0x4000.7000       SPIO Port (APB) base: 0x4000.7000         SPI												CI				
SPIO Port A (PHB) base: 0x4000.0000 (560 page 417)         CID3           SPIO Port A (PHB) base: 0x4000.0000 (see page 417)         CID3           SPIO Port A (PHB) base: 0x4000.0000 (see page 417)         CID3           SPIO Port A (PHB) base: 0x4000.0000 (see page 417)         CID3           SPIO Port A (PHB) base: 0x4000.0000 (see page 417)         CID3	MARColl	ID2 type P	O offect 0	vEE8 rosot	 + 0×0000 00	05										
DMAPCellID3, type R0, offset 0xFFC, reset 0x0000.00B1         CID3         Seneral-Purpose Input/Outputs (GPIOs)         SPIO Port A (APB) base: 0x4000 4000         SPIO Port A (APB) base: 0x4000 5000         SPIO Port B (AHB) base: 0x4005 5000         SPIO Port C (AHB) base: 0x4005 5000         SPIO Port C (AHB) base: 0x4005 5000         SPIO Port C (AHB) base: 0x4005 5000         SPIO Port C (AHB) base: 0x4005 5000         SPIO Port C (AHB) base: 0x4005 5000         SPIO Port C (AHB) base: 0x4005 5000         SPIO Port C (AHB) base: 0x4005 5000         SPIO Port C (AHB) base: 0x4005 5000         SPIO Port C (AHB) base: 0x4005 5000         SPIO Port C (AHB) base: 0x4005 5000         SPIO Port C (AHB) base: 0x4005 5000         SPIO Port C (AHB) base: 0x4005 5000         SPIO Port C (AHB) base: 0x4005 5000         SPIO Port C (AHB) base: 0x4005 5000         SPIO Port I (AHB) base: 0x4005 5000         SPIO Port I (AHB) base: 0x4005 5000         SPIO Port I (AHB) base: 0x4005 5000         SPIO Port I (AHB) base: 0x4005 5000         SPIO Port I (AHB) base: 0x4005 5000         SPIO Port I (AHB) base: 0x4005 5000         SPIO Port I (AHB) base: 0x4000 5000         SPIO Port I (AHB) base: 0x4000 5000         SPIO Port I (AHB) base: 0x4000 5000	WAFCEN	ibz, type K	o, onser o	ATT 0, Teset					1							
DMAPCellID3, type R0, offset 0xFFC, reset 0x0000.00B1         CID3         Seneral-Purpose Input/Outputs (GPIOs)         SPIO Port A (APB) base: 0x4000 4000         SPIO Port A (APB) base: 0x4000 5000         SPIO Port B (AHB) base: 0x4005 5000         SPIO Port C (AHB) base: 0x4005 5000         SPIO Port C (AHB) base: 0x4005 5000         SPIO Port C (AHB) base: 0x4005 5000         SPIO Port C (AHB) base: 0x4005 5000         SPIO Port C (AHB) base: 0x4005 5000         SPIO Port C (AHB) base: 0x4005 5000         SPIO Port C (AHB) base: 0x4005 5000         SPIO Port C (AHB) base: 0x4005 5000         SPIO Port C (AHB) base: 0x4005 5000         SPIO Port C (AHB) base: 0x4005 5000         SPIO Port C (AHB) base: 0x4005 5000         SPIO Port C (AHB) base: 0x4005 5000         SPIO Port C (AHB) base: 0x4005 5000         SPIO Port C (AHB) base: 0x4005 5000         SPIO Port I (AHB) base: 0x4005 5000         SPIO Port I (AHB) base: 0x4005 5000         SPIO Port I (AHB) base: 0x4005 5000         SPIO Port I (AHB) base: 0x4005 5000         SPIO Port I (AHB) base: 0x4005 5000         SPIO Port I (AHB) base: 0x4005 5000         SPIO Port I (AHB) base: 0x4000 5000         SPIO Port I (AHB) base: 0x4000 5000         SPIO Port I (AHB) base: 0x4000 5000												CI	D2			
Seneral-Purpose Input/Outputs (GPIOs)           SPIO Port A (AHB) base: 0x4000 4000           SPIO Port A (AHB) base: 0x4000 5000           SPIO Port A (AHB) base: 0x4000 5000           SPIO Port B (AHB) base: 0x4000 5000           SPIO Port C (AHB) base: 0x4000 5000           SPIO Port C (AHB) base: 0x4000 5000           SPIO Port C (AHB) base: 0x4000 5000           SPIO Port C (AHB) base: 0x4000 5000           SPIO Port C (AHB) base: 0x4000 5000           SPIO Port C (AHB) base: 0x4000 5000           SPIO Port C (AHB) base: 0x4000 5000           SPIO Port C (AHB) base: 0x4000 5000           SPIO Port C (AHB) base: 0x4000 5000           SPIO Port C (AHB) base: 0x4000 5000           SPIO Port C (AHB) base: 0x4000 5000           SPIO Port C (AHB) base: 0x400 50000           SPIO Port C (AHB	MAPCell	ID3. type R	O. offset 0	xFFC. rese	t 0x0000.0	0B1			1							
Seneral-Purpose Input/Outputs (GPIOs)           BrIO Port A (APB) base: 0x4000.4000           BrIO Port A (APB) base: 0x4005.8000           BrIO Port B (AHB) base: 0x4005.8000           BrIO Port B (AHB) base: 0x4005.8000           BrIO Port C (AHB) base: 0x4005.9000           BrIO Port C (AHB) base: 0x4005.4000           BrIO Port C (AHB) base: 0x4005.8000           BrIO Port C (AHB) base: 0x4005.8000           BrIO Port C (AHB) base: 0x4005.4000           BrIO Port C (AHB) base: 0x4005.4000           BrIO Port C (AHB) base: 0x4005.8000           BrIO Port C (AHB) base: 0x4005.5000           BrIO Port G (AHB) base: 0x4005.5000           BrIO Port G (AHB) base: 0x4005.7000           BrIO Port J (AHB) base: 0x4005.0000           BrIO Port J (AHB) base: 0x4005.7000           BrIO Port J (AHB) base: 0x4005.0000           BrIO Port J (AHB) base: 0x4005.0000           SPIO			-,													
Seneral-Purpose Input/Outputs (GPIOs)           BrIO Port A (APB) base: 0x4000.4000           BrIO Port A (APB) base: 0x4005.8000           BrIO Port B (AHB) base: 0x4005.8000           BrIO Port B (AHB) base: 0x4005.8000           BrIO Port C (AHB) base: 0x4005.9000           BrIO Port C (AHB) base: 0x4005.4000           BrIO Port C (AHB) base: 0x4005.8000           BrIO Port C (AHB) base: 0x4005.8000           BrIO Port C (AHB) base: 0x4005.4000           BrIO Port C (AHB) base: 0x4005.4000           BrIO Port C (AHB) base: 0x4005.8000           BrIO Port C (AHB) base: 0x4005.5000           BrIO Port G (AHB) base: 0x4005.5000           BrIO Port G (AHB) base: 0x4005.7000           BrIO Port J (AHB) base: 0x4005.0000           BrIO Port J (AHB) base: 0x4005.7000           BrIO Port J (AHB) base: 0x4005.0000           BrIO Port J (AHB) base: 0x4005.0000           SPIO												CI	D3			
SPIODIR, type R/W, offset 0x400, reset 0x0000.0000 (see page 418)       DATA         SPIODIR, type R/W, offset 0x400, reset 0x0000.0000 (see page 418)       DIR         SPIOIS, type R/W, offset 0x404, reset 0x0000.0000 (see page 419)       DIR         SPIOIEE, type R/W, offset 0x408, reset 0x0000.0000 (see page 420)       IS         SPIOIEE, type R/W, offset 0x408, reset 0x0000.0000 (see page 420)       IS         SPIOIEE, type R/W, offset 0x408, reset 0x0000.0000 (see page 420)       IS         SPIOIEE, type R/W, offset 0x408, reset 0x0000.0000 (see page 420)       IBE				4000.6000	C											
SPIODIR, type R/W, offset 0x400, reset 0x0000.0000 (see page 418)         SPIODIR, type R/W, offset 0x404, reset 0x0000.0000 (see page 419)         SPIOIS, type R/W, offset 0x404, reset 0x0000.0000 (see page 419)         SPIOIBE, type R/W, offset 0x408, reset 0x0000.0000 (see page 420)         SPIOIBE, type R/W, offset 0x408, reset 0x0000.0000 (see page 420)         SPIOIBE, type R/W, offset 0x408, reset 0x0000.0000 (see page 420)         SPIOIBE, type R/W, offset 0x408, reset 0x0000.0000 (see page 420)         SPIOIBE, type R/W, offset 0x408, reset 0x0000.0000 (see page 420)         SPIOIBE, type R/W, offset 0x408, reset 0x0000.0000 (see page 420)	SPIO Por SPIO Por SPIO Por SPIO Por SPIO Por SPIO Por SPIO Por SPIO Por SPIO Por	rt D (AHB) rt E (APB) rt E (AHB) rt F (APB) rt F (AHB) rt G (APB) rt G (AHB) rt H (APB) rt H (AHB) rt H (APB)	base: 0x base: 0x	4000.6000 4005.A000 4005.B000 4002.4000 4005.C000 4005.C000 4005.D000 4005.E000 4005.E000 4002.7000 4005.F000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0											
SPIODIR, type R/W, offset 0x400, reset 0x0000.0000 (see page 418)         SPIODIR, type R/W, offset 0x404, reset 0x0000.0000 (see page 419)         SPIOIS, type R/W, offset 0x404, reset 0x0000.0000 (see page 419)         SPIOIBE, type R/W, offset 0x408, reset 0x0000.0000 (see page 420)         SPIOIBE, type R/W, offset 0x408, reset 0x0000.0000 (see page 420)         SPIOIBE, type R/W, offset 0x408, reset 0x0000.0000 (see page 420)         SPIOIBE, type R/W, offset 0x408, reset 0x0000.0000 (see page 420)         SPIOIBE, type R/W, offset 0x408, reset 0x0000.0000 (see page 420)         SPIOIBE, type R/W, offset 0x408, reset 0x0000.0000 (see page 420)	SPIO Por SPIO Por SPIO Por SPIO Por SPIO Por SPIO Por SPIO Por SPIO Por SPIO Por SPIO Por	rt D (AHB) rt E (APB) rt E (APB) rt F (APB) rt F (APB) rt G (APB) rt G (APB) rt H (APB) rt H (APB) rt J (APB) rt J (AHB)	base: 0x4 base: 0x4 base: 0x4 base: 0x4 base: 0x4 base: 0x4 base: 0x4 base: 0x4 base: 0x4 base: 0x4	4000.6000 4005.A000 4005.B000 4005.C000 4005.C000 4005.D000 4002.6000 4002.6000 4005.F000 4005.F000 4005.F000 4005.F000 4005.D000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 (see page	: 417)									
SPIOIS, type R/W, offset 0x404, reset 0x0000.0000 (see page 419)         SPIOIS, type R/W, offset 0x408, reset 0x0000.0000 (see page 420)         Image: Second Seco	SPIO Por SPIO Por SPIO Por SPIO Por SPIO Por SPIO Por SPIO Por SPIO Por SPIO Por SPIO Por	rt D (AHB) rt E (APB) rt E (APB) rt F (APB) rt F (APB) rt G (APB) rt G (APB) rt H (APB) rt H (APB) rt J (APB) rt J (AHB)	base: 0x4 base: 0x4 base: 0x4 base: 0x4 base: 0x4 base: 0x4 base: 0x4 base: 0x4 base: 0x4 base: 0x4	4000.6000 4005.A000 4005.B000 4005.C000 4005.C000 4005.D000 4002.6000 4002.6000 4005.F000 4005.F000 4005.F000 4005.F000 4005.D000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	<b>0</b> (see page	417)									
SPIOIS, type R/W, offset 0x404, reset 0x0000.0000 (see page 419)         SPIOIS, type R/W, offset 0x404, reset 0x0000.0000 (see page 419)         SPIOIEX, type R/W, offset 0x408, reset 0x0000.0000 (see page 420)         SPIOIEX, type R/W, offset 0x408, reset 0x0000.0000 (see page 420)	SPIO Poi SPIO Poi	rt D (AHB) rt E (APB) rt E (APB) rt F (APB) rt F (AHB) rt G (APB) rt G (APB) rt H (APB) rt H (AHB) rt J (AHB) rt J (AHB)	base: 0x base: 0x	4000.600C 4005.A000 4005.B000 4005.B000 4002.400C 4005.C000 4005.D000 4005.E000 4005.E000 4005.F000 4005.F000 4005.F000 4005.F000 4005.F000 4005.0000 <b>100. reset 0</b>	) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0							DA	TA			
SPIOIS, type R/W, offset 0x404, reset 0x0000.0000 (see page 419)         SPIOIS, type R/W, offset 0x404, reset 0x0000.0000 (see page 419)         SPIOIEX, type R/W, offset 0x408, reset 0x0000.0000 (see page 420)         SPIOIEX, type R/W, offset 0x408, reset 0x0000.0000 (see page 420)	SPIO Poi SPIO Poi	rt D (AHB) rt E (APB) rt E (APB) rt F (APB) rt F (AHB) rt G (APB) rt G (APB) rt H (APB) rt H (AHB) rt J (AHB) rt J (AHB)	base: 0x base: 0x	4000.600C 4005.A000 4005.B000 4005.B000 4002.400C 4005.C000 4005.D000 4005.E000 4005.E000 4005.F000 4005.F000 4005.F000 4005.F000 4005.F000 4005.0000 <b>100. reset 0</b>	) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0							DA	TA			
SPIOIBE, type R/W, offset 0x408, reset 0x0000.0000 (see page 420)       IS       IS         SPIOIEV, type R/W, offset 0x40C, reset 0x0000.0000 (see page 421)       IS       IS	SPIO Poi SPIO Poi	rt D (AHB) rt E (APB) rt E (APB) rt F (APB) rt F (AHB) rt G (APB) rt G (APB) rt H (APB) rt H (AHB) rt J (AHB) rt J (AHB)	base: 0x base: 0x	4000.600C 4005.A000 4005.B000 4005.B000 4002.400C 4005.C000 4005.D000 4005.E000 4005.E000 4005.F000 4005.F000 4005.F000 4005.F000 4005.F000 4005.0000 <b>100. reset 0</b>	) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0											
SPIOIBE, type R/W, offset 0x408, reset 0x0000.0000 (see page 420)         Image: SPIOIBE, type R/W, offset 0x400, reset 0x0000.0000 (see page 421)         SPIOIEV, type R/W, offset 0x40C, reset 0x0000.0000 (see page 421)	SPIO Poi SPIO IR,	rt D (AHB) rt E (APB) rt E (AHB) rt F (APB) rt G (APB) rt G (AHB) rt G (AHB) rt H (APB) rt H (AHB) rt J (APB) rt J (AHB) A, type R/W, c	base: 0x base: 0x4 base: 0x40	4000.6000 4005.A000 4005.B000 4005.B000 4005.C000 4002.5000 4002.5000 4005.E000 4005.E000 4005.E000 4005.F000 4005.F000 4005.F000 4005.F000 000, reset 0 00, reset 0x0	) 0 ) 0 ) 0 ) 0 0 0 ) 0 0 0 ) 0 0 0 0 0	(see page 4	18)									
SPIOIBE, type R/W, offset 0x408, reset 0x0000.0000 (see page 420)         Image: SPIOIBE, type R/W, offset 0x400, reset 0x0000.0000 (see page 421)         SPIOIEV, type R/W, offset 0x40C, reset 0x0000.0000 (see page 421)	SPIO Poi SPIO IR,	rt D (AHB) rt E (APB) rt E (AHB) rt F (APB) rt G (APB) rt G (AHB) rt G (AHB) rt H (APB) rt H (AHB) rt J (APB) rt J (AHB) A, type R/W, c	base: 0x base: 0x4 base: 0x40	4000.6000 4005.A000 4005.B000 4005.B000 4005.C000 4002.5000 4002.5000 4005.E000 4005.E000 4005.E000 4005.F000 4005.F000 4005.F000 4005.F000 000, reset 0 00, reset 0x0	) 0 ) 0 ) 0 ) 0 0 0 ) 0 0 0 ) 0 0 0 0 0	(see page 4	18)									
SPIOIEV, type R/W, offset 0x40C, reset 0x0000.0000 (see page 421)	SPIO Poi SPIO IR,	rt D (AHB) rt E (APB) rt E (AHB) rt F (APB) rt G (APB) rt G (AHB) rt G (AHB) rt H (APB) rt H (AHB) rt J (APB) rt J (AHB) A, type R/W, c	base: 0x base: 0x4 base: 0x40	4000.6000 4005.A000 4005.B000 4005.B000 4005.C000 4002.5000 4002.5000 4005.E000 4005.E000 4005.E000 4005.F000 4005.F000 4005.F000 4005.F000 000, reset 0 00, reset 0x0	) 0 ) 0 ) 0 ) 0 0 0 ) 0 0 0 ) 0 0 0 0 0	(see page 4	18)					D	IR			
SPIOIEV, type R/W, offset 0x40C, reset 0x0000.0000 (see page 421)	SPIO Poi SPIO IR, ty	rt D (AHB) rt E (APB) rt E (AHB) rt F (APB) rt F (AHB) rt G (APB) rt G (AHB) rt H (APB) rt H (APB) rt J (APB) rt J (AHB) A, type R/W, off	base: 0x- base: 0x- tbase: 0x- t	4000.600C 4005.A000 4005.B000 4005.B000 4005.C000 4002.5000 4002.5000 4002.5000 4002.5000 4005.F000 4005.F000 4005.F000 4005.F000 4005.r000 000, reset 0x0 00, reset 0x00	) ) ) ) ) ) ) ) ) ) ) ) ) )	(see page 4	9)					D	IR			
SPIOIEV, type R/W, offset 0x40C, reset 0x0000.0000 (see page 421)	SPIO Poi SPIO IR, ty	rt D (AHB) rt E (APB) rt E (AHB) rt F (APB) rt F (AHB) rt G (APB) rt G (AHB) rt H (APB) rt H (APB) rt J (APB) rt J (AHB) A, type R/W, off	base: 0x- base: 0x- tbase: 0x- t	4000.600C 4005.A000 4005.B000 4005.B000 4005.C000 4002.5000 4002.5000 4002.5000 4002.5000 4005.F000 4005.F000 4005.F000 4005.F000 4005.r000 000, reset 0x0 00, reset 0x00	) ) ) ) ) ) ) ) ) ) ) ) ) )	(see page 4	9)					D	IR			
	SPIO Poi SPIO IR, ty	rt D (AHB) rt E (APB) rt E (AHB) rt F (APB) rt F (AHB) rt G (APB) rt G (AHB) rt H (APB) rt H (APB) rt J (APB) rt J (AHB) A, type R/W, off	base: 0x- base: 0x- tbase: 0x- t	4000.600C 4005.A000 4005.B000 4005.B000 4005.C000 4002.5000 4002.5000 4002.5000 4002.5000 4005.F000 4005.F000 4005.F000 4005.F000 4005.r000 000, reset 0x0 00, reset 0x00	) ) ) ) ) ) ) ) ) ) ) ) ) )	(see page 4	9)						IR S			
	SPIO Poi SPIO IR, SPIODIR, ty	rt D (AHB) rt E (APB) rt E (APB) rt F (APB) rt F (AHB) rt G (APB) rt H (APB) rt H (APB) rt H (AHB) rt J (AHB) A, type R/W, off	base: 0x. base: 0x. ffset 0x404,	4000.600C 4005.A000 4005.R000 4002.40002.4000 4005.C000 4005.D000 4005.E000 4005.E000 4005.E000 4005.F000 4005.F000 4005.F000 000, reset 0x00 00, reset 0x00 reset 0x00 8, reset 0x00	) ) ) ) ) ) ) ) ) ) ) ) ) )	(see page 4	18) 9) 20)						IR S			
	SPIO Poi SPIO IR, SPIODIR, ty	rt D (AHB) rt E (APB) rt E (APB) rt F (APB) rt F (AHB) rt G (APB) rt H (APB) rt H (APB) rt H (AHB) rt J (AHB) A, type R/W, off	base: 0x. base: 0x. ffset 0x404,	4000.600C 4005.A000 4005.R000 4002.40002.4000 4005.C000 4005.D000 4005.E000 4005.E000 4005.E000 4005.F000 4005.F000 4005.F000 000, reset 0x00 00, reset 0x00 reset 0x00 8, reset 0x00	) ) ) ) ) ) ) ) ) ) ) ) ) )	(see page 4	18) 9) 20)						IR S			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIOIM, ty	ype R/W, of	fset 0x410	), reset 0x0	000.0000 (s	ee page 42	2)		1				1			
											IN	/E			
GPIORIS,	type RO, of	ffset 0x414	4, reset 0x0	000.0000 (:	see page 42	3)	_								
											R	IS			
GPIOMIS,	type RO, o	ffset 0x41	8, reset 0x0	0000.0000 (	see page 42	24)									
											м	 IIS			
	type W1C,	offect 0x4	1C rosot 0	×0000 0000	(500 0200	426)					IVI	115			
GFIOIOR,	type wro,	Uliset 0x4	ile, ieset u		(see page	420)									
											ŀ	l C			
GPIOAFSI	EL, type R/\	W, offset 0	x420, reset	t - (see pag	e 427)			I							
											AF	SEL			
3PIODR2I	R, type R/W	l, offset 0x	500, reset	0x0000.00F	F (see page	e 429)									
											DF	RV2			
GPIODR4	R, type R/W	l, offset 0x	504, reset	0x0000.000	0 (see page	e 430)									
	D. 4	1 - 65 4 0 -			0 (	404)					DF	RV4			
SPIODRAI	R, type R/W	/, oπset ux	508, reset	0x0000.000	<b>u</b> (see page	431)									
											DE	 RV8			
GPIOODR	, type R/W,	offset 0x5	50C. reset 0	  x0000.000	) (see page	432)		1							
	, <b>.,</b>					,									
											OI	DE			
GPIOPUR,	, type R/W,	offset 0x5	10, reset -	(see page 4	33)										
											Pl	JE			
GPIOPDR	, type R/W,	offset 0x5	14, reset 0	×0000.0000	(see page	435)									
											PI	DE			
GPIOSLR,	, type R/W,	offset 0x5	18, reset 0>	<0000.0000	(see page 4	137)									
												 RL			
	type R/W	offeet Ov5	1C reset -		138)										
SFIDEN	, type R/W,	Unset 0x5	ilo, leset -	(see page -	,50)										
											DI	l EN			
GPIOLOC	K, type R/W	/, offset 0x	(520, reset	0x0000.000	1 (see page	e 440)		1							
	-				. 0		LC	CK							
							LC	CK							
GPIOCR, t	type -, offse	et 0x524, re	eset - (see	page 441)											
											С	R			
GPIOAMS	EL, type R/	W, offset (	0x528, rese	t 0x0000.00	000 (see pa	ge 443)									
											GPIOA	AMSEL			
GPIOPCTI	L, type R/W		52C, reset	<ul> <li>(see page</li> </ul>											
	PM					1C6								1C4	
	PM	<b>U</b> 3			PN	IC2			PN	IU1			PN	1C0	

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIOPerip	hID4, type	RO, offset	0xFD0, res	set 0x0000.	0000 (see p	bage 447)						I			
											PI	D4			
GPIOPerip	hID5, type	RO, offset	0xFD4, res	set 0x0000.	<b>0000</b> (see p	bage 448)									
											PI	D5			
GPIOPerip	ohID6, type	RO, offset	0xFD8, res	set 0x0000.	<b>0000</b> (see p	bage 449)									
-						(50)					PI	D6			
GPIOPerip	oniD7, type	RO, offset	OXFDC, re	eset 0x0000.	.0000 (see	page 450)									
											PI	 D7			
GPIOPerin	hID0, type	RO, offset	0xFF0, res	set 0x0000.	0061 (see r	age 451)									
	<b>.</b>				. (000 p										
											PI	D0			
GPIOPerip	hID1, type	RO, offset	0xFE4, res	set 0x0000.	<b>0000</b> (see p	bage 452)									
											PI	D1			
GPIOPerip	ohID2, type	RO, offset	0xFE8, res	set 0x0000.	0018 (see p	bage 453)									
											PI	D2			
GPIOPerip	ohID3, type	RO, offset	0xFEC, re	set 0x0000.	.0001 (see p	page 454)		1							
		0 offeet		-							PI	D3			
GPIOPCell	IIDU, type R	O, onset t	JXFFU, rese	et 0x0000.00	נפפ pa (see pa	age 455)									
											CI	D0			
GPIOPCell	IID1. type R	O. offset (	0xFF4. rese	et 0x0000.00	0F0 (see pa	age 456)									
	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	-,	. ,		(	<u> </u>									
											CI	D1			
GPIOPCell	IID2, type R	O, offset (	0xFF8, rese	et 0x0000.00	005 (see pa	ige 457)									
											CI	D2			
GPIOPCell	IID3, type R	O, offset (	0xFFC, rese	et 0x0000.0	<b>0B1</b> (see pa	age 458)									
											CI	D3			
	I Periph		erface (E	PI)											
	00D.0000		rocet Oro	000 0000 (*	00 0000 40	11)									
_rior's, ty	ype R/W, Of	ISEL UXUUU	, reset uxu	0000.0000 (s	ee page 49	(1)									
											BLKEN		M	DDE	
EPIBAUD.	type R/W.	offset 0x00	04, reset 0x	k0000.0000	(see page 4	492)						1			
,						,	CO	UNT1							
							CO	UNT0							
EPISDRAM	ICFG, type	R/W, offse	et 0x010, re	eset 0x82EE	E.0000 (see	page 494)									
FRE	EQ									RFSH					
						SLEEP								8	SIZE
EPIHB8CF	G, type R/V	V, offset 0	x010, reset	t 0x0000.FF	<b>00</b> (see pag	ge 496)									
								XFFEN	XFEEN		RDHIGH				
				WAIT				WR	WS	RD	WS			N	IODE
EPIHB16C	FG, type R	W, offset	0x010, rese	et 0x0000.F	F00 (see pa	age 499)		L:	N/F=-						
								XFFEN	XFEEN		RDHIGH		_		
			MAX	WAIT				WR	WS	RD	WS		BSEL	N	IODE

04	20	00	00	07	00	05	04	00	00	01	00	40	10	47	40
31 15	30 14	29 13	28 12	27	26 10	25 9	24 8	23	22 6	21 5	20 4	19 3	18 2	17 1	16 0
	G, type R/W	-		1			Ū		Ŭ	Ū	-	Ŭ	-	•	•
	CLKGATE	, onoce ox	RDYEN	FRMPIN	FRM50		FRM	ICNT		RW		WR2CYC	RD2CYC		
-				I WAIT				-			SIZE			DS	IZE
EPIHB8CF	G2, type R	/W, offset	0x014, res	et 0x0000.0	000 (see pa	ge 508)									
WORD					CSBAUD	CS	CFG								
EPIHB16C	FG2, type I	R/W, offse	t 0x014, res	set 0x0000.	<b>0000</b> (see p	age 510)		1			1		· · · · · ·		
WORD					CSBAUD	CS	CFG								
EPIGPCF	G2, type R/V	V, offset 0	x014, reset	0x0000.00	<b>00</b> (see pag	e 512)									
WORD															
EPIADDR	MAP, type F	R/W, offset	0x01C, res	set 0x0000.	0000 (see p	age 513)									
								EP	SZ	EP	ADR	EF	SZ	ERA	ADR
EPIRSIZE	0, type R/W	, offset 0x	020, reset (	0x0000.000	3 (see page	515)									
														SI	ZE
EPIRSIZE	1, type R/W	, offset 0x	030, reset (	0x0000.000	3 (see page	515)		1							
						540)								SI	ZE
EPIRADDI	R0, type R/\	N, offset u	1x024, reset	t 0x0000.00	uu (see pag	je 516)			4000						
							٨٢	DR	ADDR						
	R1, type R/\	N offeet 0	v024 rooot		00 (000 000	516)									
EFIKADDI	к і, цуре кл	w, onset o	12034, 1656	00000.00	uu (see pag	Je 510)			ADDR						
							АГ	DR	ADDIX						
FPIRPST	00, type R/V	V. offset 0	x028. reset	0x0000.00	00 (see nag	e 517)									
	.,.,	-,			(	,									
									POSTCNT						
EPIRPST	01, type R/V	V, offset 0	x038, reset	0x0000.00	00 (see pag	e 517)									
		·													
				1				1	POSTCNT						
EPISTAT, 1	type RO, of	fset 0x060	), reset 0x0	000.0000 (s	ee page 51	9)									
						CELOW	XFFULL	XFEMPTY	INITSEQ	WBUSY	NBRBUSY				ACTIVE
EPIRFIFO	CNT, type F	O, offset	0x06C, res	et - (see pa	ge 521)			•							
													COU	NT	
EPIREAD	FIFO, type F	RO, offset	0x070, res	et - (see pa	ge 522)										
							D	ATA							
							D/	ATA							
EPIREAD	FIFO1, type	RO, offse	t 0x074, re	set - (see pa	age 522)										
								ATA							
							D/	ATA							
EPIREAD	FIFO2, type	RO, offse	t 0x078, re	set - (see pa	age 522)										
								ATA							
							D/	ATA							
EPIREADI	FIFO3, type	RO, offse	t 0x07C, re	set - (see p	age 522)										
								ATA							
							D/	ATA							

31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23	22 6	21 5	20 4	19 3	18 2	17 1	16 0
			t 0x080, res			9	0	,	0	5	4	5	2	I	0
	rn 04, type	110, 0136	1 0 0 0 0 0 , 1 0 3	<b>et</b> - (300 p	age ozz)		D	ATA							
								ATA							
EPIREAD	FIFO5, type	RO, offse	t 0x084, res	set - (see pa	age 522)										
							D	ATA							
							D	ATA							
EPIREAD	FIFO6, type	RO, offse	t 0x088, res	set - (see pa	age 522)										
							D	ATA							
							D	ATA							
EPIREAD	FIFO7, type	RO, offse	t 0x08C, res	set - (see p	age 522)										
								ATA							
		W offeet 0	v200 roadt	0~000 00	22 (000 00	ao 522)	Di	ATA							
	vic, type R/	vv, onset o	x200, reset	0x0000.00	<b>33</b> (see pa	ge 523)								WFERR	RSERF
										WRFIFO				RDFIFO	ROLIN
EPIWFIFC	OCNT, type	RO, offset	0x204, rese	et 0x0000.0	004 (see p	age 525)		I							
-			,		( P	5 - ,									
														WTAV	
EPIIM, typ	be R/W, offs	et 0x210, r	reset 0x000	0.0000 (see	e page 526	5)									
													WRIM	RDIM	ERRIN
EPIRIS, ty	/pe RO, offs	set 0x214,	reset 0x000	0.0004 (se	e page 527	7)		1							
													WRRIS	DDDIC	
	ing PO off	of 0x218	reset 0x000	0,000,(50	e page 520	2)							WRRIS	RDRIS	ERRRIS
	ype KO, on	Set 07210,	leset 0x000	0.0000 (se	e page 528	5)									
													WRMIS	RDMIS	ERRMI
EPIEISC,	type R/W10	C, offset 0x	21C, reset	0x0000.000	<b>)0</b> (see pag	ge 530)		1				1			
													WTFULL	RSTALL	TOUT
Timer 0 b Timer 1 b Timer 2 b Timer 3 b	II-Purpos base: 0x40 base: 0x40 base: 0x40 base: 0x40 base: 0x40	003.0000 003.1000 003.2000 003.3000	'S 000, reset 0	×0000 000		e 540)									
		, onset ox	Job, reset o			c 343)									
														GPTMCFG	;
GPTMTAN	MR, type R/	W, offset 0	x004, reset	0x0000.00	<b>00</b> (see pa	ge 550)									
								TASNAPS	TAWOT	TAMIE	TACDIR	TAAMS	TACMR	TA	MR
GPTMTB	MR, type R/	W, offset 0	x008, reset	0x0000.00	<b>00</b> (see pa	ige 552)									
0.0711-0-	A	- 41			<b>N</b> (= 1	- 55.0		TBSNAPS	TBWOT	TBMIE	TBCDIR	TBAMS	TBCMR	TB	MR
GPIMCTL	∟, type R/W	, omset 0x0	00C, reset 0	x0000.000	u (see page	e 554)									
	TBPWML	TBOTE		TRE	VENT	TBSTALL	TBEN		TAPWML	TAOTE	RTCEN	TAF	VENT	TASTALL	TAEN
GPTMIMR			18, reset 0>				, DEN				RIGEN			INGIALL	
			.,			,									
				TBMIM	CBEIM	CBMIM	TBTOIM				TAMIM	RTCIM	CAEIM	CAMIM	TATOIN
		offset 0x01	C. reset 0x		(see nage	559)	1								
GPTMRIS	, туре ко, о	511001 0701	-,	0000.0000	(occ puge	000)									
GPTMRIS	, туре ко, о				(occ page										

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPTMMIS,	, type RO,	offset 0x02	0, reset 0x	0000.0000 (	see page 5	62)									
				TBMMIS	CBEMIS	CBMMIS	TBTOMIS				TAMMIS	RTCMIS	CAEMIS	CAMMIS	TATOMIS
GPTMICR,	type W1C	, offset 0x0	)24, reset 0	x0000.0000	(see page	565)									
				TBMCINT	CBECINT	CBMCINT	TBTOCINT				TAMCINT	RTCCINT	CAECINT	CAMCINT	TATOCIN
GPTMTAIL	R, type R/	W, offset 0	x028, reset	0xFFFF.FF	FF (see pa	ge 567)									
							TAI								
							TAI	LR							
GPTMTBIL	R, type R	W, offset 0	x02C, rese	t 0x0000.FF	FF (see pa	ige 568)									
							TBI								
COTMTAM		no P/W of	feat 0x030	rosot OxEE	EE EEEE (a	00 0200 56									
	ы опк, tj	1 PE 11/44, 01	1301 02030,	reset 0xFF	11.11°FF (S	ice page 30	9) TAN	ЛR							
							TAN								
GPTMTBM	IATCHR, t	pe R/W. of	fset 0x034.	reset 0x00	00.FFFF (s	ee page 57									
	, .	,			(-		TBN	٨R							
							TBN								
GPTMTAP	R, type R/	W, offset 0x	(038, reset	0x0000.000	0 (see pag	e 571)									
											TAF	PSR			
GPTMTBP	R, type R/	W, offset 0	k03C, reset	0x0000.00	<b>00</b> (see pag	je 572)									
											TBI	PSR			
GPTMTAP	MR, type F	R/W, offset	0x040, rese	et 0x0000.0	000 (see pa	age 573)									
											IAP	SMR			
GPTMTBP	MR, type I	R/W, offset	0x044, res	et 0x0000.0	<b>000</b> (see pa	age 574)									
											TDD	SMR			
	type RO	offset 0x0/	18 reset 0v	FFFF.FFFF		575)					TDF	Sivily			
GFIMIAR	, type RO,	Unset 0x0-	+0, 16361 07		(see page	575)	TA	R							
							TA								
GPTMTBR	, type RO.	offset 0x04	4C, reset 0	x0000.FFFF	(see page	576)									
	,				. 193-		TB	R							
							TB	R							
GPTMTAV,	type RW,	offset 0x05	50, reset 0x	FFFF.FFFF	(see page	577)									
							TA	N							
							TA	N							
GPTMTBV	, type RW,	offset 0x0	54, reset 0x	0000.FFFF	(see page	578)									
							TB								
							TB	V							
Watchd WDT0 ba WDT1 ba	se: 0x400	0000.00													
			000, reset (	xFFFF.FFF	F (see page	e 583)									
			,		, <b></b> 9	-,	WDTL	OAD							
							WDTL								
WDTVALU	E, type R0	D, offset 0x	004, reset (	xFFFF.FFF	F (see pag	e 584)									
							WDTV	ALUE							
							WDTV	ALUE							

				1				1							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NDTCTL,	type R/W,	offset 0x0	08, reset 0x	0000.0000 (	WDT0) and	1 0x8000.0	000 (WDT1)	) (see page	585)						
WRC															
														RESEN	INTEN
WDTICR,	type WO, c	offset 0x00	IC, reset - (s	ee page 58	7)										
							WDTI	NTCLR							
							WDTI	NTCLR							
WDTRIS,	type RO, o	ffset 0x010	0, reset 0x00	000.0000 (s	ee page 58	8)									
															WDTR
	type RO o	ffeet 0x01	4, reset 0x0	 	ee nage 58	Q)									
<b>110</b> mile,	type ne, e		-, 10001 0.0		ee page oo										
															WDTM
					,	500)									VUTIV
WDITES	I, type R/w	, oπset ux	418, reset 0	x0000.0000	(see page	590)									
							STALL								
WDTLOC	K, type R/V	V, offset 0>	cC00, reset (	0x0000.000	0 (see page	e 591)									
							WDT	LOCK							
							WDT	LOCK							
WDTPerip	ohID4, type	RO, offse	t 0xFD0, res	et 0x0000.	<b>0000</b> (see p	age 592)									
											Р	ID4			
WDTPeri	ohID5, type	RO, offse	t 0xFD4, res	et 0x0000.	0000 (see p	age 593)	-								
											P	I ID5			
WDTPori	ahlD6 type	RO offee	t 0xFD8, res	ot 0x0000 (	000 (see n	209 594)									
WDIFeil	Jinbo, type	KO, UIISE	t uni Do, ies		<b>1000</b> (see p	aye 594)									
												ID6			
											F	ID0			
WDTPerip	oniD7, type	RO, offse	t 0xFDC, res	set 0x0000.	0000 (see p	age 595)									
											_				
											Р	ID7			
WDTPeri	ohID0, type	RO, offse	t 0xFE0, res	et 0x0000.0	0005 (see p	age 596)									
											Р	ID0			
WDTPeri	phID1, type	RO, offse	t 0xFE4, res	et 0x0000.0	0018 (see p	age 597)									
											Р	ID1			
WDTPeri	ohID2, type	RO, offse	t 0xFE8, res	et 0x0000.(	0018 (see p	age 598)									
											P	I ID2			
WDTPeri	ohiD3 type	RO, offee	t 0xFEC, res	set 0x0000	0001 (see r	age 599)		1							
		, 01136				.ugo 000)									
												ID3			
WDTDO		0	0								P	55			
WDTPCel	IIID0, type I	≺O, offset	0xFF0, rese	t 0x0000.00	UD (see pa	ge 600)									
											С	ID0			
WDTPCel	IID1, type I	RO, offset	0xFF4, rese	t 0x0000.00	F0 (see pa	ge 601)									
											С	ID1			
WDTPCel	IID2, type I	RO, offset	0xFF8, rese	t 0x0000.00	006 (see pa	ge 602)									
											ſ	I ID2			
											0				

		28 12 xFFC, rese	27 11 et 0x0000.00	26 10 0 <b>B1</b> (see p	25 9 age 603)	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0
<b>D-Digita</b> 2: 0x4003 2: 0x4003		xFFC, rese	t 0x0000.00	<b>3B1</b> (see p	age 603)		1							
e: 0x4003 e: 0x4003														
e: 0x4003 e: 0x4003	Conve													
e: 0x4003 e: 0x4003										CI	D3			
e: 0x4003	COnve	erter (AD	C)											
type R/W					007)									
	/, offset 0x	000, reset	0x0000.000	<b>)0</b> (see pag	ge 627)									
											40510	40510	40514	40510
											ASEN3	ASEN2	ASEN1	ASEN0
e KU, on	set 0x004,	reset 0x00	000.0000 (se	e page 62	:0)									
												INIDO	INR1	INRDC
D/M off	at 0×000		00.0000 (a)		0)						INR3	INR2	INRI	INR0
e rc/vv, ons	set uxuua,	reset uxuu	00.0000 (Se	e page 63	0)						DCONISSS	DCONESS	DCONES1	DCONEE
														MASKO
R/M1C	offset 0vr	)0C reset (	0x0000.000	0 (see par	e 632)							WIAGINZ	MAGINT	windortu
	Shidet UXL	.co, reset t		• (ace pay	002)						DCINSS?	DCINSS?	DCIN991	DCINSS
														INO
type R/W	1C. offset	0x010, res	et 0x0000 (	)000 (see )	page 635)									
type latt	10, 011001	0,100		1000 (000 p	lage coo)									
											OV3	OV2	OV1	OV0
type R/W	offset 0x0	14. reset 0	x0000.000	0 (see page	= 637)									0.0
type run,	onset exe	14,10000		, (see page										
EM	3			E	M2			EN	Л1			El	v10	
		0x018. res(												
. <b>,</b> ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		слото, тоо		(000 p	,ugo o)									
											UV3	UV2	UV1	UV0
type R/W	offset 0x0	)20. reset (	)x0000.321	0 (see pag	e 643)							0.12		0.00
( <b>)</b> po 1011,	oneet ext			e (occ pag										
	SS	33			S	52			S	S1			S	S0
pe R/W. o			0000.0000 (	(see page /										
po 1211, o		I, 10001 0A		jeee page (										
												PH	ASE	
vpe R/W. c	offset 0x02	8. reset - (	I see page 64	47)										
				,										
											SS3	SS2	SS1	SS0
pe R/W, o	ffset 0x03	0, reset 0x/	1 0000.0000 (	(see page '	649)									
• •		-			,									
													AVG	-
type R/W	1C, offset	0x034, res	et 0x0000.0	0000 (see r	age 650)							1		
					- ,									
							DCINT7	DCINT6	DCINT5	DCINT4	DCINT3	DCINT2	DCINT1	DCINT0
pe R/W, o	ffset 0x038	3, reset 0xC	0000.0000 (	see page f	652)									<u>.</u>
			,											
														VREF
0, type R/	W, offset 0	)x040, rese	t 0x0000.0	000 (see p	age 653)									
					• ·			ML	IX5			ML	JX4	
		x044, resef	t 0x0000.00				1							
		D7	TS6	IE6	END6	D6	TS5	IE5	END5	D5	TS4	IE4	END4	D4
IE7	END7	. µ/ '												
	e R/W1C, type R/W, type R/W, type R/W, o pe R/W, o pe R/W, o pe R/W, o type R/W, o	e R/W1C, offset 0x0 type R/W1C, offset 0x0 EM3 type R/W1C, offset 0x0 EM3 type R/W1C, offset 0x0 SS pe R/W, offset 0x02 pe R/W, offset 0x02 pe R/W, offset 0x02 pe R/W, offset 0x03 pe R/W, offset 0x03 pe R/W, offset 0x03	e R/W1C, offset 0x00C, reset 0 type R/W1C, offset 0x010, reset 0 EM3 type R/W, offset 0x014, reset 0 EM3 type R/W, offset 0x020, reset 0 SS3 pe R/W, offset 0x024, reset 0x1 pe R/W, offset 0x028, reset - ( pe R/W, offset 0x028, reset 0x1 pe R/W, offset 0x028, reset 0x1 pe R/W, offset 0x038, reset 0x1 type R/W, offset 0x038, reset 0x1 pe R/W, offset 0x038, reset 0x1	e R/W1C, offset 0x00C, reset 0x0000.000 type R/W1C, offset 0x010, reset 0x0000.000 EM3 type R/W, offset 0x014, reset 0x0000.000 EM3 type R/W, offset 0x020, reset 0x0000.2210 SS3 pe R/W, offset 0x024, reset 0x0000.0000 ( SS3 pe R/W, offset 0x028, reset - (see page 64 SYNCWAIT pe R/W, offset 0x028, reset - (see page 64 SYNCWAIT pe R/W, offset 0x030, reset 0x0000.0000 ( SYNCWAIT pe R/W, offset 0x038, reset 0x0000.0000 ( SYNCWAIT pe R/W, offset 0x038, reset 0x0000.0000 ( SYNCWAIT De R/W, offset 0x038, reset 0x0000.0000 ( SYNCWAIT DE R/W, offset 0x038, reset 0x0000.0000 ( SYNCWAIT DE R/W, offset 0x038, reset 0x0000.0000 ( SYNCWAIT	e R/W1C, offset 0x00C, reset 0x0000.0000 (see page type R/W, offset 0x014, reset 0x0000.0000 (see page EM3 E type R/W1C, offset 0x018, reset 0x0000.0000 (see page SS3 SS3 pe R/W, offset 0x024, reset 0x0000.3210 (see page SS3 pe R/W, offset 0x024, reset 0x0000.0000 (see page SS3 pe R/W, offset 0x028, reset - (see page 647) SYNCWAIT pe R/W, offset 0x030, reset 0x0000.0000 (see page SS1 pe R/W, offset 0x030, reset 0x0000.0000 (see page CS1 SYNCWAIT pe R/W, offset 0x030, reset 0x0000.0000 (see page SS3 SYNCWAIT SYNCWAIT pe R/W, offset 0x038, reset 0x0000.0000 (see page SS3 SYNCWAIT SYNCWAIT SYNCWAIT SYNCWAIT MUX7 MUX7 M	type R/W1C, offset 0x018, reset 0x0000.0000 (see page 642)         type R/W, offset 0x020, reset 0x0000.3210 (see page 643)         SS3       SS         pe R/W, offset 0x024, reset 0x0000.0000 (see page 645)         pe R/W, offset 0x028, reset - (see page 647)         SYNCWAIT         pe R/W, offset 0x030, reset 0x0000.0000 (see page 649)         type R/W, offset 0x030, reset 0x0000.0000 (see page 649)         type R/W1C, offset 0x034, reset 0x0000.0000 (see page 650)         type R/W, offset 0x038, reset 0x0000.0000 (see page 652)         ope R/W, offset 0x038, reset 0x0000.0000 (see page 652)         type R/W, offset 0x040, reset 0x0000.0000 (see page 653)         MUX7	e R/W1C, offset 0x00C, reset 0x0000.0000 (see page 632)         type R/W1C, offset 0x010, reset 0x0000.0000 (see page 635)         type R/W, offset 0x014, reset 0x0000.0000 (see page 637)         EM3       EM2         type R/W1C, offset 0x018, reset 0x0000.0000 (see page 642)         type R/W, offset 0x020, reset 0x0000.0000 (see page 643)         type R/W, offset 0x020, reset 0x0000.3210 (see page 643)         type R/W, offset 0x024, reset 0x0000.0000 (see page 643)         type R/W, offset 0x024, reset 0x0000.0000 (see page 645)         sS3       SS2         pe R/W, offset 0x028, reset - (see page 647)         sYNCWAIT       a         sYNCWAIT       a         sYNCWAIT       a         set R/W, offset 0x030, reset 0x0000.0000 (see page 649)         type R/W1C, offset 0x034, reset 0x0000.0000 (see page 650)         type R/W1C, offset 0x034, reset 0x0000.0000 (see page 652)         type R/W1C, offset 0x038, reset 0x0000.0000 (see page 652)         type R/W, offset 0x038, reset 0x0000.0000 (see page 652)         type R/W, offset 0x038, reset 0x0000.0000 (see page 652)         type R/W, offset 0x038, reset 0x0000.0000 (see page 652)         type R/W, offset 0x040, reset 0x0000.0000 (see page 653)         type R/W, offset 0x040, reset 0x0000.0000 (see page 653)	e R/W1C, offset 0x00C, reset 0x0000.0000 (see page 632)       interval	e R/W1C, offset 0x00C, reset 0x0000.0000 (see page 632)         interval interv	e R/W1C, offset 0x00C, reset 0x0000.0000 (see page 632)         interval interv	a         a	e R/W1C, offset 0x000, reset 0x0000, 0000 (see page 632)         mask 3           ge R/W1C, offset 0x000, reset 0x0000, 0000 (see page 635)         mask 3           type R/W1C, offset 0x010, reset 0x0000, 0000 (see page 635)         mask 3           type R/W1C, offset 0x014, reset 0x0000, 0000 (see page 635)         mask 3           type R/W1C, offset 0x014, reset 0x0000, 0000 (see page 637)         mask 3           type R/W1C, offset 0x014, reset 0x0000, 0000 (see page 642)         mask 3           type R/W1C, offset 0x020, reset 0x0000, 0000 (see page 642)         mask 3           type R/W, offset 0x020, reset 0x0000, 0000 (see page 642)         mask 3           type R/W, offset 0x020, reset 0x0000, 0000 (see page 642)         mask 3           type R/W, offset 0x020, reset 0x0000, 0000 (see page 643)         mask 3           type R/W, offset 0x020, reset 0x0000, 0000 (see page 645)         mask 3           type R/W, offset 0x020, reset 0x0000, 0000 (see page 645)         mask 3           type R/W, offset 0x020, reset 0x0000, 0000 (see page 649)         mask 3           type R/W, offset 0x020, reset 0x0000, 0000 (see page 649)         mask 3           type R/W, offset 0x020, reset 0x0000, 0000 (see page 649)         mask 3           type R/W, offset 0x020, reset 0x0000, 0000 (see page 649)         mask 3           type R/W, offset 0x033, reset 0x0000, 0000 (see page 650)           type R/W, offset 0x033, reset 0	e R/W1C, offset 0x000, reset 0x0000.0000 (see page 632)         DCINSS3         DCINSS2           type R/W1C, offset 0x000, reset 0x0000.0000 (see page 635)         Image: Constraint of the constraint of the	e R/W1C, offset 0x000, reset 0x0000,0000 (see page 632)         mask 3         mask

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCSSFIF	-O0, type F	RO, offset (	0x048, reset	t - (see page	e 658)										
										D,	ATA				
ADCSSFIF	FO1, type F	RO, offset (	0x068, reset	t - (see page	e 658)										
										D	ATA				
ADCSSFIF	FO2, type F	RO, offset (	0x088, reset	t - (see page	e 658)										
										D	ATA				
ADCSSFIF	FO3, type F	RO, offset (	0x0A8, rese	t - (see pag	e 658)										
										D	ATA				
ADCSSFS	TAT0, type	RO, offset	t 0x04C, res	set 0x0000.	0100 (see	page 659)									
			FULL				EMPTY		HF	PTR			TF	PTR	
ADCSSFS	TAT1. type	RO. offset	t 0x06C, res	et 0x0000.	0100 (see )	page 659)									
0	,.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	, 000													
			FULL				EMPTY		н	PTR			TF	۲R	
ADCSSES	TAT2 tupo	PO offeo	t 0x08C, res	ot 0x0000	0100 (600)	0200 650)									
ADC331 3	TATZ, type	RO, UISE	1 00000, 168		0100 (366	page 009)									
			FULL				EMPTY			PTR			т	۲R	
1000050	TATO Auro	D0 - #			0100 /								11	TR	
ADCSSFS	TAT3, type	RO, offse	t 0x0AC, re	set 0x0000.	0100 (see	page 659)									
			FULL				EMPTY		H	PTR			II	PTR	
ADCSSOP	P0, type R/\	N, offset 0	x050, reset	0x0000.000	0 (see pag	je 661)									
			S7DCOP				S6DCOP				S5DCOP				S4DCOP
			S3DCOP				S2DCOP				S1DCOP				SODCOP
ADCSSDC	0, type R/	N, offset 0	x054, reset	0x0000.000	0 (see pag	le 663)									
	S7D0	CSEL			S6D	CSEL			S5D	CSEL			S4D	CSEL	
	S3D0	CSEL			S2D	CSEL			S1D	CSEL			SOD	CSEL	
ADCSSMU	JX1, type R	/W, offset	0x060, rese	et 0x0000.0	000 (see pa	age 665)									
	MU	JX3			M	JX2			M	JX1			M	JX0	
ADCSSMU	JX2, type R	/W, offset	0x080, rese	et 0x0000.00	000 (see pa	age 665)									
	MU	ЈХЗ			М	JX2			M	JX1			м	JX0	
ADCSSCT	L1, type R	/W, offset (	0x064, rese	t 0x0000.00	00 (see pa	ge 666)									
TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
ADCSSCT	L2, type R	/W, offset (	0x084, rese	t 0x0000.00	00 (see pa	ge 666)									
TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
			x070, reset												
	., ., .,	.,			e (occ pag	,0 000,									
			S3DCOP				S2DCOP				S1DCOP				SODCOP
ADCSSOR	2 tune PA	N offect A	x090, reset	0x0000.000	0 (see per	e 668)	010001				0.2001				00000
ADUGGUP	∠, type K/	, onset 0	Lugo, reset		v (see pag	000)									
			S3DCOP				S2DCOP				S1DCOP				800000
					0 (		32DC0P				SIDCOP				SODCOP
ADCSSDC	1, type R/	w, onset 0	x074, reset	UXUUU0.000	u (see pag	le 669)					1				
	S3D0	CSEL			S2D	CSEL			S1D	CSEL			S0D	CSEL	

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	17	0
ADCSSDO	C2, type R/W	l, offset 0	x094, reset	0x0000.000	)0 (see pag	ge 669)		1				1			
	S3DC	SEL			S2D	CSEL			S1D	CSEL			SOD	CSEL	
ADCSSM	UX3, type R/	W, offset	0x0A0, rese	et 0x0000.0	<b>000</b> (see p	age 671)									
													ML	JX0	
ADCSSCI	۲L3, type R/۱	N, offset (	0x0A4, rese	t 0x0000.00	002 (see pa	age 672)									
								_						-	
						070)						TS0	IE0	END0	D0
ADCSSO	P3, type R/W	, offset u	KUBU, reset		<b>uu</b> (see pa	ge 673)									
								_							SODCOP
ADCSSDO	C3, type R/W	L offset 0	x0B4. reset	0x0000.00	00 (see pa	ge 674)									000001
	, , , , po	, 011001 07			(000 pa	ge e)									
													SOD	CSEL	
ADCDCR	C, type R/W	, offset 0x	D00, reset	0x0000.000	00 (see pag	ge 675)						1			
								DCTRIG7	DCTRIG6	DCTRIG5	DCTRIG4	DCTRIG3	DCTRIG2	DCTRIG1	DCTRIGO
								DCINT7	DCINT6	DCINT5	DCINT4	DCINT3	DCINT2	DCINT1	DCINT0
ADCDCC.	TL0, type R/	W, offset (	0xE00, rese	t 0x0000.0	000 (see p	age 680)									
			CTE	C.	ГС	C	TM				CIE	C	IC	С	IM
ADCDCC.	TL1, type R/	W, offset (	0xE04, rese	t 0x0000.0	000 (see p	age 680)									
			CTE				TM				CIE		IC	C	IM
ADCDCC	TL2, type R/	W, offset (	0xE08, rese	t 0x0000.00	000 (see p	age 680)		1				1			
			CTE	C.	ГС	C <sup>-</sup>	TM				CIE		IC	C	IM
ADCDCC	TL3, type R/	W offeat (									CIL			0	
ADODOO	ILS, type it	, 01361	0,1030		<b>000</b> (300 p	age 000)									
			CTE	C.	ГС	C.	ТМ				CIE	С	IC	С	IM
ADCDCC	TL4, type R/	W, offset (	0xE10, rese	t 0x0000.0	000 (see p	age 680)						I			
			CTE	C.	гс	C.	тм				CIE	С	IC	С	IM
ADCDCC	TL5, type R/	W, offset (	0xE14, rese	t 0x0000.0	000 (see p	age 680)									
			CTE	C.	ГС	C.	TM				CIE	С	IC	С	IM
ADCDCC	TL6, type R/	W, offset (	0xE18, rese	t 0x0000.0	000 (see p	age 680)									
			_												
			CTE		TC		TM				CIE	C	IC	С	IM
ADCDCC.	TL7, type R/	W, offset (	0xE1C, rese	et 0x0000.0	<b>000</b> (see p	age 680)									
			CTE	0	гс	0	TM				CIE		IC	-	IM
ADCDCC	MP0, type R	M offeet					I IVI				CIE			C	IIVI
	m-o, type R	w, onset	UXE4U, rese		uuu (see p	aye 003)				CO	MP1				
											MP0				
ADCDCCI	MP1, type R	W, offset	0xE44. rese	et 0x0000.0	000 (see n	age 683)					-				
		,	,		( P	5/				CO	MP1				
											MP0				
ADCDCCI	MP2, type R	/W, offset	0xE48, rese	et 0x0000.0	000 (see p	age 683)									
										CO	MP1				
										CO	MP0				

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DCDCCI	/IP3, type R	/W, offset	0xE4C, rese	et 0x0000.0	<b>0000</b> (see p	age 683)									
										CO	MP1				
										CO	MP0				
ADCDCCI	/IP4, type R	/W, offset	0xE50, rese	et 0x0000.0	000 (see pa	age 683)									
											MP1				
										CO	MP0				
ADCDCCI	MP5, type R	/W, offset	0xE54, rese	et 0x0000.0	000 (see pa	age 683)									
											MP1				
										CO	MP0				
ADCDCCI	MP6, type R	/W, offset	0xE58, rese	et 0x0000.0	000 (see pa	age 683)									
											MP1 MP0				
	ADZ trune D		0.4550	-4.000.00	000 (000 0	000 (00)					WP0				
	/IP7, type R	ww, onset	UAEGU, FESE	σι υχυυυυ.(	Juu (see p	aye 003)				~~~	MP1				
											MP1 MP0				
Univers		hrone	o Beest		nomitter		<b>a</b> )			50					
	al Async		SRECEIV	ers/ira	nsmitter	SUARI	5)								
UART1 b	ase: 0x400	00.D000													
	ase: 0x400														
UARTDR,	type R/W, o	ffset 0x00	0, reset 0x0	0000.0000	see page 6	99)						1			
				05	DE	DE						1			
		t		OE	BE	PE	FE		704	<u>,</u>	Di	ATA			
UARIRSH	UARTECR	, type RO,	offset 0x00	04, reset 0x	0000.0000	(Read-Only	y Status Re	egister) (se I	e page 701	)		1			
												OE	BE	PE	FE
		tune WO	offoot 0x0	04 readt 0	~0000 0000	(Mrite On	v Error Cla	ar Pegiete	r) (000 p00	0.701)			DE	FE	FE
UARIKSP	/UARTECR	, type wO,	onset uxu	04, reset 0	x0000.0000	(write-On	IY Error Cie	ar Registe	r) (see pag	e 701)					
											D	ATA			
	type RO, of	fset 0x018	reset 0x00	00 0090 (s	ee nage 70	(4)									
•••••••	( <b>)</b> po 110, of		,		loo pago re	.,									
							RI	TXFE	RXFF	TXFF	RXFE	BUSY	DCD	DSR	CTS
UARTILPF	R, type R/W,	offset 0x0	)20, reset 0:	x0000.000	) (see page	707)		I							
-	, ,, ,		.,			- ,									
											ILPI	) VSR			
UARTIBRI	D, type R/W	, offset 0x	024, reset 0	x0000.000	0 (see page	e 708)		1							
			I				DIV	/INT				1			
UARTFBR	D, type R/W	/, offset 0x	028, reset (	0x0000.000	00 (see pag	e 709)									
												DIVE	RAC		
UARTLCR	H, type R/W	l, offset 0x	02C, reset	0x0000.00	00 (see pag	je 710)									
								SPS	W	LEN	FEN	STP2	EPS	PEN	BRK
UARTCTL	, type R/W,	offset 0x0	30, reset 0x	0000.0300	(see page	712)									
CTSEN	RTSEN			RTS	DTR	RXE	TXE	LBE	LIN	HSE	EOT	SMART	SIRLP	SIREN	UARTE
UARTIFLS	6, type R/W,	offset 0x0	34, reset 0	×0000.0012	(see page	716)									
											RXIFLSEL	-		TXIFLSEL	
JARTIM, t	ype R/W, of	fset 0x038	, reset 0x0	000.0000 (\$	see page 7	18)									

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		offset 0x030						I							
						,									
LME5RIS	LME1RIS	LMSBRIS			OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS	DSRRIS	DCDRIS	CTSRIS	RIRIS
UARTMIS	, type RO,	offset 0x040	), reset 0x(	0000.0000	(see page 7	26)									
LME5MIS	LME1MIS	LMSBMIS			OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS	DSRMIS	DCDMIS	CTSMIS	RIMIS
UARTICR	, type W1C	, offset 0x0	44, reset 0:	x0000.0000	) (see page	730)									
LME5IC	LME1IC	LMSBIC			OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC	DSRMIC	DCDMIC	CTSMIC	RIMIC
UARTDM	ACTL, type	R/W, offset	0x048, res	set 0x0000	.0000 (see p	oage 732)		-		-	-	-			
													DMAERR	TXDMAE	RXDMA
UARTLCI	FL, type R/V	V, offset 0x	090, reset (	0x0000.000	0 (see page	e 733)									
										BL	EN				MASTE
UARTLSS	s, type RO,	offset 0x09	4, reset 0x	0000.0000	(see page 7	34)									
								28							
	M turne DC	offeet out	10 rocot 0-	-0000 0000	(000	725)	18	SS							
UARILII	m, type RO,	offset 0x09	o, reset 0)	0000.0000	(see page	(33)									
							TIM	l IER							
	inhID4 typ	e RO, offset	0xED0 re	set 0x0000	0000 (see	nage 736)									
OAITTE	ipino4, typ		. 0,1 00,10			page (50)									
											PI	 D4			
UARTPer	iphID5, typ	e RO, offset	0xFD4. re	set 0x0000	.0000 (see	page 737)		<u> </u>							
	.pe, cj p					pago (or)									
											PI	D5			
UARTPer	iphID6, typ	e RO, offset	t 0xFD8, re	set 0x0000	.0000 (see	page 738)		I							
											PI	D6			
UARTPer	iphID7, typ	e RO, offset	t 0xFDC, re	eset 0x0000	<b>).0000</b> (see	page 739)		1							
											PI	D7			
UARTPer	iphID0, typ	e RO, offset	t 0xFE0, re	set 0x0000	.0060 (see	page 740)									
											PI	D0			
UARTPer	iphID1, typ	e RO, offset	0xFE4, re	set 0x0000	.0000 (see	page 741)									
											PI	D1			
UARTPer	iphID2, typ	e RO, offset	t 0xFE8, re	set 0x0000	.0018 (see	page 742)									
											PI	D2			
UARTPer	iphID3, typ	e RO, offset	t 0xFEC, re	eset 0x0000	0.0001 (see	page 743)									
											PI	D3			
UARTPC	ellID0, type	RO, offset	0xFF0, res	et 0x0000.0	000D (see p	age 744)									
											CI	D0			
UARTPC	ellID1, type	RO, offset	0xFF4, res	et 0x0000.0	00F0 (see p	age 745)									
											CI	D1			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	25 9	8	7	6	5	4	3	2	17	0
	IIID2, type F						Ū		ů	Ŭ	-	Ů	-		Ū
	<b>_</b> _, ( <b>)</b> po :	,			(000 pt	igo i ioj									
											С	I ID2			
UARTPCe	IIID3, type F	RO. offset	0xFFC. res	et 0x0000.(	00B1 (see p	age 747)		1							
						<b>U</b> ,									
											С	ID3			
-	onous Se		erface (S	SI)	1			1							
	e: 0x4000. e: 0x4000.														
SSICR0, ty	/pe R/W, off	set 0x000,	, reset 0x00	00.0000 (s	ee page 76	3)									
													_		
			SC					SPH	SPO	FF	RF		D	SS	
SSICR1, ty	/pe R/W, off	set 0x004,	, reset 0x00	00.0000 (s	ee page 76	5)									
											FOT	600	MC	005	LDM
	DO D/M offe	ot 0x009	roact 0x000	0.000 (00	0 0000 767	\ \					EOT	SOD	MS	SSE	LBM
JOIDK, typ	be R/W, offs	GL UXUU0, 1	esel UXUUU		e page /o/	,									
								 ATA							
SSISR for	oe RO, offse	t 0x00C r	eset 0x000	0.0003 (504	nage 768)		וט								
001011, 19				0.0000 (000	page (00)										
											BSY	RFF	RNE	TNF	TFE
SSICPSR.	type R/W, c	offset 0x01	0. reset 0x	0000.0000	(see page 7	70)					50.				
eerer erg	<b>.</b> ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		o, 10001 0A		(eee page i	,									
											CPS	l DVSR			
SSIIM, typ	e R/W, offs	et 0x014, r	eset 0x000	0.0000 (see	e page 771)							-			
					,										
												TXIM	RXIM	RTIM	RORIM
SSIRIS, ty	pe RO, offs	et 0x018, r	eset 0x000	0.0008 (se	e page 772)			1				1			
												TXRIS	RXRIS	RTRIS	RORRIS
SSIMIS, ty	pe RO, offs	et 0x01C,	reset 0x000	00.0000 (se	e page 774	)		1							
												TXMIS	RXMIS	RTMIS	RORMIS
SSIICR, ty	pe W1C, of	fset 0x020	, reset 0x00	000.0000 (s	ee page 77	6)		•							
														RTIC	RORIC
SSIDMAC	TL, type R/V	V, offset 0	x024, reset	0x0000.00	<b>00</b> (see pag	je 777)									
														TXDMAE	RXDMA
SSIPeriph	ID4, type R	D, offset 0	xFD0, reset	t 0x0000.00	000 (see pa	ge 778)									
											P	ID4			
SSIPeriph	ID5, type R	D, offset 0	xFD4, reset	t 0x0000.00	000 (see pa	ge 779)									
											P	ID5			
SSIPeriph	ID6, type R	D, offset 0	xFD8, reset	t 0x0000.00	<b>000</b> (see pa	ge 780)									
											P	ID6			
SSIPeriph	ID7, type R	D, offset 0	xFDC, rese	t 0x0000.0	000 (see pa	ge 781)									
											P	ID7			

		00		07		05	~ ~ ~				00	40	40	4.7	4.0
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0
			)xFE0, reset				0	/	0	5	4	3	2	I	0
sorrenpi	іро, туре г	to, onset t	JAFED, Tese		<b>122</b> (see pa	aye 762)									
											PI				
SIDerink	ID1 tune F	20 offect (	)xFE4, rese	+ 0×0000 00	00 (000 0	200 792)					FI	00			
sorrenpn	по і, туре г	to, onset t	JAFE4, Tese		loo (see pa	aye 763)									
												D1			
		0			40 /	704)					PI	טו			
SSIPeriph	ID2, type F	RO, offset (	0xFE8, rese	t 0x0000.00	18 (see pa	age 784)									
						705)					PI	D2			
SSIPeriph	ID3, type F	RO, offset (	0xFEC, rese	t 0x0000.00	001 (see p	age 785)									
											Ы	D3			
SSIPCellII	D0, type R0	O, offset 0>	(FF0, reset (	0x0000.000	D (see pag	ge 786)									
											CI	D0			
SSIPCellII	D1, type R0	O, offset 0>	(FF4, reset (	0x0000.00F	0 (see pag	ge 787)									
											CI	D1			
SSIPCellII	D2, type R0	O, offset 0x	(FF8, reset (	0x0000.000	5 (see pag	ge 788)									
											CI	D2			
SSIPCellII	D3, type R0	O, offset 0>	(FFC, reset	0x0000.00E	<b>31</b> (see pa	ge 789)									
I <sup>2</sup> C Mas	s <b>ter</b> se: 0x400	2.0000	(I <sup>2</sup> C) Inte	erface							CI	D3			
I <sup>2</sup> C Mas I2C 0 bas I2C 1 bas	ster se: 0x400 se: 0x400	2.0000 2.1000	(I <sup>2</sup> C) Inte								CI	D3			
I <sup>2</sup> C Mas I2C 0 bas I2C 1 bas	ster se: 0x400 se: 0x400	2.0000 2.1000									CI	 D3			
I <sup>2</sup> C Mas I2C 0 bas I2C 1 bas	ster se: 0x400 se: 0x400	2.0000 2.1000									CI	D3			R/S
I <sup>2</sup> C Mas I2C 0 bas I2C 1 bas I2CMSA, t	se: 0x400 se: 0x400 ype R/W, c	2.0000 2.1000 offset 0x000	0, reset 0x0	000.0000	ead-Only	Status Regi	ster)					D3			R/S
I <sup>2</sup> C Mas I2C 0 bas I2C 1 bas I2CMSA, t	se: 0x400 se: 0x400 ype R/W, c	2.0000 2.1000 offset 0x000	0, reset 0x0	000.0000	ead-Only	Status Regi	ster)					 D3 			R/S
1 <sup>2</sup> C Mas 12C 0 bas 12C 1 bas 12CMSA, t	se: 0x400 se: 0x400 ype R/W, c	2.0000 2.1000 offset 0x000	0, reset 0x0	000.0000	ead-Only	Status Regi	ster)		BUSBSY	IDLE			ADRACK	ERROR	R/S BUSY
1 <sup>2</sup> C Mas 12C 0 bas 12C 1 bas 12CMSA, t 12CMSA, t	ster se: 0x400 se: 0x400 ype R/W, o	2.0000 2.1000 offset 0x000	0, reset 0x0 , reset 0x00	000.0000					BUSBSY	IDLE	SA		ADRACK	ERROR	
1 <sup>2</sup> C Mas 12C 0 bas 12C 1 bas 12CMSA, t 12CMSA, t	ster se: 0x400 se: 0x400 ype R/W, o	2.0000 2.1000 offset 0x000	0, reset 0x0 , reset 0x00	000.0000		Status Regi			BUSBSY	IDLE	SA		ADRACK	ERROR	
1 <sup>2</sup> C Mas 12C 0 bas 12C 1 bas 12CMSA, t 12CMSA, t	ster se: 0x400 se: 0x400 ype R/W, o	2.0000 2.1000 offset 0x000	0, reset 0x0 , reset 0x00	000.0000					BUSBSY	IDLE	SA	DATACK			BUSY
I <sup>2</sup> C Mas 12C 0 bas 12C 1 bas 12CMSA, t 12CMSA, t	ster se: 0x400 se: 0x400 ype R/W, c ype RO, of	2.0000 2.1000 ffset 0x004 ffset 0x004	0, reset 0x0 , reset 0x00 4, reset 0x00	000.0000					BUSBSY	IDLE	SA		ADRACK	ERROR	
I <sup>2</sup> C Mas 12C 0 bas 12C 1 bas 12CMSA, t 12CMSA, t	ster se: 0x400 se: 0x400 ype R/W, c ype RO, of	2.0000 2.1000 ffset 0x004 ffset 0x004	0, reset 0x0 , reset 0x00	000.0000					BUSBSY	IDLE	SA	DATACK			BUSY
I <sup>2</sup> C Mas 12C 0 bas 12C 1 bas 12CMSA, t 12CMSA, t	ster se: 0x400 se: 0x400 ype R/W, c ype RO, of	2.0000 2.1000 ffset 0x004 ffset 0x004	0, reset 0x0 , reset 0x00 4, reset 0x00	000.0000					BUSBSY	IDLE	SA	DATACK			BUSY
<sup>2</sup> C Mas 2C 0 bas 2C 1 bas 2CMSA, t 2CMSA, t 2CMCS, t 2CMCS, t	se: 0x400 se: 0x400 ype R/W, c ype RO, of ype WO, o	2.0000 2.1000 ffset 0x000 ffset 0x004 ffset 0x004 offset 0x004	0, reset 0x00 , reset 0x00 4, reset 0x00 8, reset 0x00	000.0000 000.0020 (R 000.0020 (V 000.0020 (V					BUSBSY	IDLE	SA	DATACK			BUSY
1 <sup>2</sup> C Mas 12C 0 bas 12C 1 bas 12CMSA, t 12CMCS, t 12CMCS, t	se: 0x400 se: 0x400 ype R/W, c ype RO, of ype WO, o	2.0000 2.1000 ffset 0x000 ffset 0x004 ffset 0x004 offset 0x004	0, reset 0x0 , reset 0x00 4, reset 0x00	000.0000 000.0020 (R 000.0020 (V 000.0020 (V					BUSBSY	IDLE	SA	DATACK			BUSY
1 <sup>2</sup> C Mas 12C 0 bas 12C 1 bas 12CMSA, t 12CMCS, t 12CMCS, t	se: 0x400 se: 0x400 ype R/W, c ype RO, of ype WO, o	2.0000 2.1000 ffset 0x000 ffset 0x004 ffset 0x004 offset 0x004	0, reset 0x00 , reset 0x00 4, reset 0x00 8, reset 0x00	000.0000 000.0020 (R 000.0020 (V 000.0020 (V					BUSBSY	IDLE	SA	DATACK ACK			BUSY
<ul> <li><sup>2</sup>C Mas</li> <li><sup>2</sup>C 0 bas</li> <li><sup>2</sup>C 1 bas</li> <li><sup>2</sup>CMSA, t</li> <li><sup>2</sup>CMCS, t</li> <li><sup>2</sup>CMCS, t</li> <li><sup>2</sup>CMCR, t</li> <li><sup>2</sup>CMDR, t</li> </ul>	ter se: 0x400 se: 0x400 ype R/W, c ype R/W, c ype WO, o ype WO, o	2.0000 2.1000 offset 0x000 ffset 0x004 ffset 0x004 offset 0x000 offset 0x000	0, reset 0x00 , reset 0x00 4, reset 0x00 8, reset 0x00 0C, reset 0x0	000.0000 000.0020 (R 000.0020 (W 000.0020 (W 0000.0000 0000.0000					BUSBSY	IDLE	SA	DATACK			BUSY
I <sup>2</sup> C Mas I2C 0 bas I2C 1 bas I2CMSA, t I2CMCS, t I2CMCS, t I2CMDR, t	ter se: 0x400 se: 0x400 ype R/W, c ype R/W, c ype WO, o ype WO, o	2.0000 2.1000 offset 0x000 ffset 0x004 ffset 0x004 offset 0x000 offset 0x000	0, reset 0x00 , reset 0x00 4, reset 0x00 8, reset 0x00	000.0000 000.0020 (R 000.0020 (W 000.0020 (W 0000.0000 0000.0000					BUSBSY	IDLE	SA	DATACK ACK			BUSY
I <sup>2</sup> C Mas I2C 0 bas I2C 1 bas I2CMSA, t I2CMCS, t I2CMCS, t I2CMDR, t	ter se: 0x400 se: 0x400 ype R/W, c ype R/W, c ype WO, o ype WO, o	2.0000 2.1000 offset 0x000 ffset 0x004 ffset 0x004 offset 0x000 offset 0x000	0, reset 0x00 , reset 0x00 4, reset 0x00 8, reset 0x00 0C, reset 0x0	000.0000 000.0020 (R 000.0020 (W 000.0020 (W 0000.0000 0000.0000					BUSBSY	IDLE	SA	DATACK ACK			BUSY
<ul> <li><sup>2</sup>C Mas</li> <li><sup>2</sup>C 1 bas</li> <li><sup>2</sup>C MSA, t</li> <li><sup>2</sup>CMSA, t</li> <li><sup>2</sup>CMCS, t</li> <li><sup>2</sup>CMCS, t</li> <li><sup>2</sup>CMCR, t</li> <li><sup>2</sup>CMDR, t</li> <li><sup>2</sup>CMTPR,</li> <li><sup>2</sup>CMIMR,</li> </ul>	ter se: 0x400 se: 0x400 ype R/W, c ype R/W, c ype R/W, c type R/W, c	2.0000 2.1000 ffset 0x000 ffset 0x004 ffset 0x004 offset 0x004 offset 0x004 offset 0x004	0, reset 0x00 , reset 0x00 4, reset 0x00 8, reset 0x0 0C, reset 0x0 10, reset 0x0	000.0000					BUSBSY	IDLE	SA	DATACK ACK			BUSY
1 <sup>2</sup> C Mas 12C 0 bas 12C 1 bas 12CMSA, t 12CMSA, t 12CMCS, t 12CMCS, t 12CMCR, t 12CMTPR, 12CMTPR,	ter se: 0x400 se: 0x400 ype R/W, c ype R/W, c ype R/W, c type R/W, c	2.0000 2.1000 ffset 0x000 ffset 0x004 ffset 0x004 offset 0x004 offset 0x004 offset 0x004	0, reset 0x00 , reset 0x00 4, reset 0x00 8, reset 0x00 0C, reset 0x0	000.0000					BUSBSY	IDLE	SA	DATACK ACK			BUSY
I <sup>2</sup> C Mas I2C 0 bas I2C 1 bas I2CMSA, t I2CMSA, t I2CMCS, t I2CMCS, t I2CMCR, t I2CMTPR,	ter se: 0x400 se: 0x400 ype R/W, c ype R/W, c ype R/W, c type R/W, c	2.0000 2.1000 ffset 0x000 ffset 0x004 ffset 0x004 offset 0x004 offset 0x004 offset 0x004	0, reset 0x00 , reset 0x00 4, reset 0x00 8, reset 0x0 0C, reset 0x0 10, reset 0x0	000.0000					BUSBSY	IDLE	SA	DATACK ACK			BUSY
1 <sup>2</sup> C Mas 12C 0 bas 12C 1 bas 12CMSA, t 12CMSA, t 12CMCS, t 12CMCS, t 12CMCR, t 12CMTPR, 12CMTPR,	ter se: 0x400 se: 0x400 ype R/W, c ype R/W, c ype R/W, c type R/W, c	2.0000 2.1000 ffset 0x000 ffset 0x004 ffset 0x004 offset 0x004 offset 0x004 offset 0x004	0, reset 0x00 , reset 0x00 4, reset 0x00 8, reset 0x0 0C, reset 0x0 10, reset 0x0	000.0000					BUSBSY	IDLE	SA	DATACK ACK			BUSY
1 <sup>2</sup> C Mas 12C 0 bas 12C 1 bas 12CMSA, t 12CMCS, t 12CMCS, t 12CMCS, t 12CMCR, t 12CMDR, t 12CMTPR, 12CMTPR,	ter se: 0x400 se: 0x400 ype R/W, c ype R/W, c ype WO, o ype WO, o ype R/W, c type R/W,	2.0000 2.1000 iffset 0x000 iffset 0x004 iffset 0x004 offset 0x000 offset 0x000 offset 0x0014 iffset 0x014	0, reset 0x00 , reset 0x00 4, reset 0x00 8, reset 0x0 0C, reset 0x0 10, reset 0x0	000.0000 000.0020 (R 000.0020 (V 000.0020 (V 0000.0000 0000.0000 0000.0000					BUSBSY	IDLE	SA	DATACK ACK			BUSY
1 <sup>2</sup> C Mas 12C 0 bas 12C 1 bas 12CMSA, t 12CMCS, t 12CMCS, t 12CMCS, t 12CMCR, t 12CMDR, t 12CMTPR, 12CMTPR,	ter se: 0x400 se: 0x400 ype R/W, c ype R/W, c ype WO, o ype WO, o ype R/W, c type R/W,	2.0000 2.1000 iffset 0x000 iffset 0x004 iffset 0x004 offset 0x000 offset 0x000 offset 0x0014 iffset 0x014	0, reset 0x00 , reset 0x00 4, reset 0x00 8, reset 0x00 0C, reset 0x0 10, reset 0x0 4, reset 0x00	000.0000 000.0020 (R 000.0020 (V 000.0020 (V 0000.0000 0000.0000 0000.0000					BUSBSY	IDLE	SA	DATACK ACK			BUSY

31	30	20	20	27	26	25	24	23	22	21	20	10	18	17	16
15	14	29 13	28 12	11	10	9	8	7	6	5	20 4	19 3	2	17	0
	type WO, o				10	9	0	1	0	5	4	5	2	1	0
	( <b>)</b> pee, e		-,												
															IC
2CMCR,	type R/W, o	ffset 0x020	), reset 0x0	000.0000								1			
										SFE	MFE				LPBK
I <sup>2</sup> C Slav	i <b>tegrated</b> ve se: 0x4002		(I <sup>2</sup> C) Inte	erface		<u>.</u>					<u>.</u>				
	se: 0x4002														
2CSOAR	, type R/W,	offset 0x80	JU, reset Ux	0000.0000				1				1			
												OAR			
2CSCSR	, type RO, c	offset 0x804	1 reset 0x0	000 0000 (F	Read-Only	Status Re	nister)					0/11			
2000011,	, type no, e		, 10001 0X0		touu only		giotory					1			
													FBR	TREQ	RREG
2CSCSR	, type WO, o	offset 0x80	4, reset 0x(	0000.0000 (	Write-Only	Control R	egister)								
															DA
2CSDR, t	type R/W, of	ffset 0x808	, reset 0x00	000.0000											
											D	ATA			
2CSIMR,	type R/W, o	offset 0x80	C, reset 0x(	0000.0000											
													STOPIM	STARTIM	DATAI
2CSRIS,	type RO, of	fset 0x810,	, reset 0x00	000.000											
													STOPRIS	STARTRIS	DATAR
2CSMIS,	type RO, of	ffset 0x814	, reset 0x00	000.000											
													STOPMIS	STARTMIS	DATAM
2CSICR,	type WO, o	ffset 0x818	3, reset 0x0	000.0000								1			
													STOPIC	STARTIC	DATAI
Base 0x4	tegrated 4005.4000	1													
2317110	O, type WO	, onset uxu	oo, reset 0	x0000.0000	(see page	041)	τv	FIFO							
								FIFO							
2STXFIF	OCFG, type	R/W. offse	t 0x004. re	set 0x0000.	0000 (see )	page 842)	17								
	.,.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,	,			J = -=)									
														CSS	LRS
2STXCFC	G, type R/W	, offset 0x0	008, reset 0:	x1400.7DF0	) (see page	843)						1		-	I
		JST	DLY	SCP	LRP		VM	FMT	MSL						
			SZ						DSZ						
2STXLIM	IIT, type R/V			0x0000.000	0 (see page	e 845)									
					. 5										
													LIMIT		
2STXISM	l, type R/W,	offset 0x0	10, reset 0x	0000.0000	(see page 8	346)									
															FFI

04	20	00	00	07	00	05	04	00	00	01	00	40	40	47	40
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17	16 0
		offset 0x01					0	· ·	0	5	4	5	2	1	0
	, type RO,	Unset uxun	o, reset ox		(see page c	,47)									
													LEVEL		
12SRXFIF	O, type RC	, offset 0x8	00, reset 0:	x0000.0000	(see page	848)									
		,				,	RXI	FIFO							
							RXI	FIFO							
12SRXFIF	OCFG, typ	e R/W, offse	t 0x804, re	eset 0x0000	.0000 (see	page 849)									
													FMM	CSS	LRS
12SRXCF0	G, type R/V	V, offset 0x8	08, reset 0	)x1400.7DF	0 (see page	e 850)									
		JST	DLY	SCP	LRP		RM		MSL						
		SS	SZ					SE	osz						
I2SRXLIM	IT, type R/	W, offset 0x	80C, reset	0x0000.7F	FF (see pag	ge 853)									
													LIMIT		
I2SRXISM	l, type R/W	, offset 0x81	10, reset 0	x0000.0000	(see page	854)									
															FFI
															FFM
12SRXLE	/, type RO,	offset 0x81	8, reset 0x	0000.0000	(see page 8	355)								_	
													LEVEL		
I2SCFG, t	ype R/W, c	ffset 0xC00	, reset 0x0	000.0000 (s	see page 8	56)								-	
										RXSLV	TXSLV			RXEN	TXEN
I2SIM, typ	e R/W, off	set 0xC10, r	eset 0x000	0.0000 (see	e page 858	)									
										-	-				-
										RXREIM	RXSRIM			TXWEIM	IXSRIM
I2SRIS, ty	pe RO, off	set 0xC14, r	eset 0x000	00.0000 (se	e page 860	)		1							
										DVDEDIO	DYODDIO				TYODDIO
1001110				0.0000 (						RARERIS	RXSRRIS			TXWERIS	TXSRRIS
1251015, ty	/pe RO, on	set 0xC18, ı	reset uxuu	00.0000 (se	e page 86∠	:)									
										DYDEMIS	RXSRMIS			TYWEMIS	TXSRMIS
12SIC two	o WO offe	et 0xC1C, re	ne ot 0x000	0.000 (59)	page 864)					TARLINIS	100010000				TASINING
12010, typ	e wo, ons	et une re, re	5561 02000	0.0000 (See	page 004)										
										RXREIC				TXWEIC	
Control	llor Aroc	Network		Modulo				I							
CAN0 ba	ase: 0x400 ase: 0x400	04.0000		would											
CANCTL,	type R/W,	offset 0x000	), reset 0x(	0000.0001 (	see page 8	87)									
								TEST	CCE	DAR		EIE	SIE	IE	INIT
CANSTS,	type R/W,	offset 0x004	4, reset 0x	0000.0000 (	see page 8	89)									
								BOFF	EWARN	EPASS	RXOK	тхок		LEC	
CANERR,	type RO,	offset 0x008	, reset 0x0	0000.0000 (	see page 8	92)									
RP				REC							TE	EC			
CANBIT, t	ype R/W, c	offset 0x00C	, reset 0x0	0000.2301 (	see page 8	93)									
		TSEG2			TS	EG1		S.	JW			BI	RP		

04	00	00	00	07	00	05	04	00	00	04	00	40	40	47	10
31	30	29	28	27	26	25 9	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10		8	7	6	5	4	3	2	1	0
CANINI, I	type RO, of	rset uxu1u	, reset 0x00	00.0000 (se	e page 894	4)		1							
							IN								
CANTOT		fe at 0x01	4	000 0000 //		05)	IIN	TID							
CANTSI,	type R/W, c	mset uxu1	4, reset 0x0	000.0000 (	see page 8	95)									
								DY	-		LDAOK		BAGIO		
								RX		ГХ	LBACK	SILENT	BASIC		
CANBRP	E, type R/W	, onset ux	018, reset 0	x0000.0000	(see page	897)									
													DE	RPE	
	DO frime D/	NAL offerst	)	0.0000000	01 (222 22	ac 808)							Dr		
CANIFIC	ка, туре к/	vv, onset t	)x020, reset		un (see pa	ge 696)									
BUSY												MN	UM		
	DO france D/	NAL offerst	)	0.0000000	01 (222 22	ac 808)						IVIIN			
CANIFZC	ка, туре к/	vv, onset t	)x080, reset		un (see pa	ge 696)									
BUSY												MN	UM		
	MSK type	R/W offers	0x024 rec	ot 0x0000 0	000 (see 5	208 800)						IVIIN			
SAME IC	more, type i	avv, onsei	t 0x024, res		uuu (see p	age 099)									
													Ь-		
													NEWDAT / TXRQST		
								WRNRD	MASK	ARB	CONTROL	CLRINTPND	XT/T	DATAA	DATA
													MDA		
													ž		
CANIF2C	MSK, type I	R/W, offset	t 0x084, res	et 0x0000.0	000 (see p	age 899)									
													QST		
								WRNRD	MASK	ARB	CONTROL	CLRINTPND	/TXR	DATAA	DATA
										7.1.0	00.111.02		NEWDAT / TXRQST	5,0,00	5,
													Ĩ		
CANIF1M	ISK1, type F	R/W, offset	0x028, rese	et 0x0000.F	FFF (see p	age 902)									
							Μ	SK							
CANIF2M	SK1, type F	R/W, offset	0x088, rese	et 0x0000.F	FFF (see p	age 902)	_	•				-			
							Μ	SK							
CANIF1M	ISK2, type F	R/W, offset	0x02C, res	et 0x0000.F	FFF (see p	page 903)									
MXTD	MDIR								MSK						
CANIF2M	ISK2, type F	R/W, offset	0x08C, res	et 0x0000.F	FFF (see p	bage 903)									
MXTD	MDIR								MSK						
CANIF1A	RB1, type F	R/W, offset	0x030, rese	et 0x0000.0	000 (see pa	age 905)									
							I	ID							
CANIF2A	RB1, type F	R/W, offset	0x090, rese	et 0x0000.0	000 (see pa	age 905)									
							I	ID							
CANIF1A	RB2, type F	R/W, offset	0x034, rese	et 0x0000.0	000 (see pa	age 906)									
MSGVAL	XTD	DIR							ID						
CANIF2A	RB2, type F	R/W, offset	0x094, rese	et 0x0000.0	000 (see p	age 906)									
MSGVAL	XTD	DIR							ID						

														-
														16
						0	/	0	5	4	3	2	I	0
этс, туре к	vv, onser	0x030, 1836		<b>000</b> (see pa	age 900)									
MSGLST	INTPND	UMASK	TXIE	RXIE	RMTEN	TXRQST	EOB					D	LC	
CTL, type R	/W, offset	0x098, rese	i t 0x0000.0	<b>000</b> (see pa										
MSGLST	INTPND	UMASK	TXIE	RXIE	RMTEN	TXRQST	EOB					D	LC	
A1, type R/V	V, offset 0>	(03C, reset	0x0000.00	00 (see pa	ge 911)									
						DA	ТА							
A2, type R/V	V, offset 0>	(040, reset	0x0000.000	00 (see pag	e 911)									
							<b>T</b> •							
A 4 D.0			00000.000		- 014)	DA	IA							
31, type R/V	v, onset us	(044, reset	0x0000.000	Ju (see pag	e 911)						1			
						DA	TA							
32, type R/V	V, offset 0>	(048, reset	0x0000.000	00 (see pag	e 911)	2/1								
, ,,,	,	-,		( F#8	- /									
						DA	TA							
A1, type R/M	V, offset 0>	09C, reset	0x0000.00	00 (see pa	ge 911)									
						DA	TA							
A2, type R/V	V, offset 0>	«0A0, reset	0x0000.00	00 (see pa	ge 911)									
						DA	ТА							
31, type R/V	V, offset 0>	(0A4, reset	0x0000.00	00 (see pa <u></u>	ge 911)						1			
							ТΔ							
32 type R/	V offset 0x	(NA8 reset	0×0000 00	<b>00</b> (see nat	ne 911)									
, ype i a i	, 011001 07			oo (occ pa										
						DA	TA							
1, type RO	, offset 0x1	100, reset 0	x0000.000	) (see page	912)									
		1	1			TXR	QST							
2, type RO	, offset 0x1	104, reset 0	x0000.000	) (see page	912)									
						TXR	QST							
A1, type RC	), offset 0x	120, reset	0x0000.000	0 (see pag	e 913)	1								
							DAT							
12 huna D2	offert	124	0~0000 000	0 /000 75-	0.012\	NEW	UAI							
⊷∠, type RC	, onset ux	124, reset	0.0000.000	• (see pag	e 913)									
						NEW	DAT							
IINT, type F	O, offset 0	)x140. rese	t 0x0000.00	000 (see pa	ge 914)									
, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,	.,		. (										
			1			INTE	ND				1			
2INT, type F	O, offset 0	)x144, rese	t 0x0000.00	000 (see pa	ge 914)									
						INTE	סאי							
IVAL, type	RO, offset	0x160, res	et 0x0000.0	<b>000</b> (see p	age 915)									
	MSGLST CTL, type R MSGLST 11, type R/V 22, type R/V 31, type R/V 32, type R/V 32, type R/V 32, type R/V 33, type R/V 34, type R/V 35, type R/V 36, type R/V 37, type R/V 31, type R/V 31, type R/V 32, type R/V 32, type R/V 31, type R/V 32, type R/V 31, type R/V 32, type R/V 33, type R/V 34, type R/V 34, type R/V 34, type R/V 35, type R/V 36, type R/V 37, type R/V 36, type R/V 37, type R/V 38, type R/V 39, type R/V 31, type R/V 31, type R/V 31, type R/V 32, type R/V 31, type R/V 32, type R/V 33, type R/V 34, t	14       13         CTL, type R/W, offset       INTPND         MSGLST       INTPND         CTL, type R/W, offset       INTPND         MSGLST       INTPND         X1, type R/W, offset       INTPND         X2, type R/W, offset       INTPND         X1, type R/W, offset       INTPND         X2, type R/W, offset       INTPND         X1, type R/W, offset       INTPND         X2, type R/W, offset       INTPND         X4, type RO, offset       INTPND         X4, type RO, offset       INTPND         X4, type RO, offset       INTPND	14       13       12         CTL, type R/W, offset 0x038, resc       MSGLST       INTPND       UMASK         MSGLST       INTPND       UMASK         CTL, type R/W, offset 0x038, resc       MSGLST       INTPND       UMASK         MSGLST       INTPND       UMASK         X1, type R/W, offset 0x040, reset       32, type R/W, offset 0x044, reset         32, type R/W, offset 0x048, reset       44, reset         31, type R/W, offset 0x040, reset       44, reset         32, type R/W, offset 0x048, reset       44, reset         31, type R/W, offset 0x044, reset       44, reset         32, type R/W, offset 0x044, reset       44, reset         33, type R/W, offset 0x044, reset       44, reset         34, type R/W, offset 0x104, reset       44, reset         34, type RO, offset 0x100, reset       44, reset         34, type RO, offset 0x104, reset       44, reset         34, type RO, offset 0x120, reset       44, reset         34, type RO, offset 0x124, reset       44, reset         34, type RO, offset 0x124, reset       44, reset	14       13       12       11         CTL, type R/W, offset 0x038, reset 0x0000.0       MSGLST       INTPND       UMASK       TXIE         CTL, type R/W, offset 0x038, reset 0x0000.0       MSGLST       INTPND       UMASK       TXIE         CTL, type R/W, offset 0x036, reset 0x0000.00       MSGLST       INTPND       UMASK       TXIE         X1, type R/W, offset 0x040, reset 0x0000.00       NO000.00       NO000.00       NO000.00         32, type R/W, offset 0x048, reset 0x0000.00       NO000.00       NO000.00         X1, type R/W, offset 0x048, reset 0x0000.00       NO000.00       NO000.00         X2, type R/W, offset 0x0A0, reset 0x0000.00       NO000.00       NO000.00         X2, type R/W, offset 0x0A4, reset 0x0000.00       NO000.00       NO000.00         X2, type R/W, offset 0x0A8, reset 0x0000.00       NO000.00       NO000.00         X2, type R/W, offset 0x100, reset 0x0000.00       NO000.00       NO000.00         X2, type R/W, offset 0x100, reset 0x0000.00       NO000.00       NO000.00         X3, type R/W, offset 0x120, reset 0x0000.00       NO000.00       NO000.00         X4, type RO, offset 0x120, reset 0x0000.00       NO000.00       NO000.00         X2, type RO, offset 0x124, reset 0x0000.00       NO000.00       NO0000.00         X2, type RO, offset 0x124	14       13       12       11       10         CTL, type R/W, offset 0x038, reset 0x0000.0000 (see participation of the transmission of transmis	14         13         12         11         10         9           CTL, type R/W, offset 0x038, reset 0x0000.000 (see page 908)	14       13       12       11       10       9       8         CTL, type R/W, offset 0x038, reset 0x0000.0000 (see page 908)       MSGLST       INTPND       UMASK       TXIE       RXIE       RMTEN       TXRQST         STL, type R/W, offset 0x098, reset 0x0000.0000 (see page 908)       MSGLST       INTPND       UMASK       TXIE       RXIE       RMTEN       TXRQST         MSGLST       INTPND       UMASK       TSIE       RXIE       RMTEN       TXRQST         MSGLST       INTPND       UMASK       reset 0x0000.0000 (see page 911)       IMA       IMA         MSI, type R/W, offset 0x0A4, reset 0x0000.00	14       13       12       11       10       9       8       7         CTL, type R/W, offset 0x038, reset 0x0000.0000 (see page 908)       NSGLST       INTPND       UMASK       TXIE       RXIE       RMTEN       TXRQST       EOB         CTL, type R/W, offset 0x036, reset 0x0000.0000       Gee page 9101       INTPND       UMASK       TXIE       RXIE       RMTEN       TXRQST       EOB         MSGLST       INTPND       UMASK       TXIE       RXIE       RMTEN       TXRQST       EOB         MSGLST       INTPND       UMASK       TXIE       RXIE       RMTEN       TXRQST       EOB         MSGLST       INTPND       UMASK       TXIE       RXIE       RMTEN       TXRQST       EOB         Ktype R/W, offset 0x040, reset 0x0000.0000       (see page 911)       I       I       I       I         S2, type R/W, offset 0x048, reset 0x0000.0000       (see page 911)       I       I       I       I       I         Kt, type R/W, offset 0x044, reset 0x0000.0000       (see page 911)       I       I       I       I         Kt, type R/W, offset 0x044, reset 0x0000.0000       (see page 911)       I       I       I       I         Kt, type R/W, offset 0x044, reset 0x0000.00000	14 13 12 11 10 9 8 7 6 TIL, type RW, offset 0x038, reset 0x0000.0000 (see page 908) MSGLST INTPND UMASK TXIE RXIE RMTEN TXRQST EOB MSGLST INTPND UMASK TXIE RXIE RXIE RMTEN TXRQST EOB MSGLST INTPND UMASK TXIE RXIE RMTEN TXRQST EOB MSGLST INTPND UMASK TXIE TXEOUTOUOUO (see page 911) MSGLST INTPND UMASK TXIE TXEOUTOUOUO (see page 911) MSGLST INTPND UMASK TXIE TXEOUTOUOU (see page 911) MSGLST INTPND UMASK TXEE TXEOUTOUOU (see page 911) MSGLST INTPND UMASK TXEE TXEOUTOUOU (see page 911) MSGLST INTPND UMASK RESE TXEOUTOUOU (see page 911) MSGLST INTPND INTERN TXE TXEQST MSGLST INTPND INTERN TXE TXEQST MSGLST INTPND INTERN TXER TXEQST MSGLST INTPND INTERN TXER TXEQST MSGLST INTPND INTERN TXER TXER TXERQST MSGLST INTPND INTERN TXER TXERQST MSGLST INTPND INTERN TXERQST MSGLST INTPND INTERN TXERQST MSGLST INTPND INTERN TXERQST MSGLST INTPND INTERN TXERQST MSGLST INTPND INTERN TXERQST MSGLST INTPND INTERN TXERQST MSGLST INTPND INTERN TXERQST MSGLST INTPND INTERN TXERQST MSGLST INTPND INTERN TXERQST MSGLST INTPND INTERN TXERQST MSGLST INTPND INTERN TXERQST MSGLST INTPND INTERN TXERQST MSGLST INTPND INTERN TXERQST MSGLST INTPND INTERN TXERQST MSGLST INTPND INTERN TXERQST MSGLST INTPND INTERN TXERQST MSGLST INTERN TXERQST MSGLST INTERN TXERQST MSGLST INTERN TXERQST MSGLST INTERN TXERQST MSGLST INTERN TXERQST MSGLST INTERN TXERQST MSGLST INTERN TXERQST MSGLST INTERN TXERQST MSGLST INTERN TXERQST MSGLS	14       13       12       11       10       9       8       7       6       5         TL, type RW, offset 0x038, reset 0x0000.0000 (see page 908)       RME       XRQST       EOB       Image: Control of Control	14 13 12 11 10 9 8 8 7 6 5 4 TI, type RW, offset 0x038, reset 0x0000.0000 (see page 908) MSGLST INTPND UMASK TXIE RXIE RMTEN TXRQST EOB III STL, type RW, offset 0x038, reset 0x0000.0000 (see page 911) MSGLST INTPND UMASK TXIE RXIE RMTEN TXRQST EOB III STL, type RW, offset 0x040, reset 0x0000.0000 (see page 911) STL, type RW, offset 0x040, reset 0x0000.0000 (see page 911) STL, type RW, offset 0x040, reset 0x0000.0000 (see page 911) STL, type RW, offset 0x040, reset 0x0000.0000 (see page 911) STL, type RW, offset 0x040, reset 0x0000.0000 (see page 911) STL, type RW, offset 0x040, reset 0x0000.0000 (see page 911) STL, type RW, offset 0x040, reset 0x0000.0000 (see page 911) STL, type RW, offset 0x040, reset 0x0000.0000 (see page 911) STL, type RW, offset 0x040, reset 0x0000.0000 (see page 911) STL, type RW, offset 0x040, reset 0x0000.0000 (see page 911) STL, type RW, offset 0x040, reset 0x0000.0000 (see page 911) STL, type RW, offset 0x040, reset 0x0000.0000 (see page 911) STL, type RW, offset 0x040, reset 0x0000.0000 (see page 911) STL, type RW, offset 0x040, reset 0x0000.0000 (see page 911) STL, type RW, offset 0x040, reset 0x0000.0000 (see page 911) STL, type RW, offset 0x040, reset 0x0000.0000 (see page 911) STL, type RW, offset 0x040, reset 0x0000.0000 (see page 911) STL, type RW, offset 0x040, reset 0x0000.0000 (see page 912) STL, type RW, offset 0x12, reset 0x0000.0000 (see page 912) STL, type RW, offset 0x12, reset 0x0000.0000 (see page 912) STL, type RW, offset 0x12, reset 0x0000.0000 (see page 913) STL, type RO, offset 0x12, reset 0x0000.0000 (see page 913) STL, type RO, offset 0x12, reset 0x0000.0000 (see page 913) STL, type RO, offset 0x14, reset 0x0000.0000 (see page 913) STL, type RO, offset 0x14, reset 0x0000.0000 (see page 913) STL, type RO, offset 0x14, reset 0x0000.0000 (see page 913) STL, type RO, offset 0x14, reset 0x0000.0000 (see page 913) STL, type RO, offset 0x14, reset 0x0000.0000 (see page 913) STL, type RO, offset 0x140, reset 0x0000.0000 (see page 913)	11       12       11       10       9       8       7       6       5       4       3         TL, type R/W, offset 0x33, reset 0x0000.000 (see page 905) <td>14       13       12       11       10       9       8       7       6       5       4       3       2         TL, type RW, offset 0x03, reset 0x000.0000 (see page 90)       SUIL (spe RW, offset 0x08, reset 0x000.0000 (see page 91)       SUIL (spe RW, offset 0x08, reset 0x000.0000 (see page 91)       SUIL (spe RW, offset 0x04, reset 0x000.0000 (see page 911)       SUIL (spe RW, offset 0x04, reset 0x000.0000 (see page 911)       SUIL (spe RW, offset 0x04, reset 0x000.0000 (see page 911)       SUIL (spe RW, offset 0x04, reset 0x000.0000 (see page 911)       SUIL (spe RW, offset 0x04, reset 0x000.0000 (see page 911)       SUIL (spe RW, offset 0x04, reset 0x000.0000 (see page 911)       SUIL (spe RW, offset 0x04, reset 0x000.0000 (see page 911)       SUIL (spe RW, offset 0x04, reset 0x000.0000 (see page 911)       SUIL (spe RW, offset 0x04, reset 0x000.0000 (see page 911)       SUIL (spe RW, offset 0x04, reset 0x000.0000 (see page 911)       SUIL (spe RW, offset 0x04, reset 0x000.000 (see page 911)       SUIL (spe RW, offset 0x04, reset 0x000.000 (see page 911)       SUIL (spe RW, offset 0x04, reset 0x000.000 (see page 912)       SUIL (spe RW, offset 0x04, reset 0x000.000 (see page 912)       SUIL (spe RW, offset 0x04, reset 0x000.000 (see page 912)       SUIL (spe RW, offset 0x14, reset 0x000.000 (see page 912)       SUIL (spe RW, offset 0x144, reset 0x000.000 (see page 912)       SUIL (spe RW, offset 0x144, reset 0x000.000 (see page 912)       SUIL (spe RW, offset 0x144, reset 0x000.000 (see page 912)       SUIL (spe RW, offset 0x144, reset 0x000.000 (see page 912)       SUIL (spe RW, offset 0x144, reset 0x000.000 (see page 912)       SUIL</td> <td>1413121110087654321TL, type RW, offset U-U32, type RW, offset U-U3UNASKTXIERXIERXIERXIETXROSTE08UUU</td>	14       13       12       11       10       9       8       7       6       5       4       3       2         TL, type RW, offset 0x03, reset 0x000.0000 (see page 90)       SUIL (spe RW, offset 0x08, reset 0x000.0000 (see page 91)       SUIL (spe RW, offset 0x08, reset 0x000.0000 (see page 91)       SUIL (spe RW, offset 0x04, reset 0x000.0000 (see page 911)       SUIL (spe RW, offset 0x04, reset 0x000.0000 (see page 911)       SUIL (spe RW, offset 0x04, reset 0x000.0000 (see page 911)       SUIL (spe RW, offset 0x04, reset 0x000.0000 (see page 911)       SUIL (spe RW, offset 0x04, reset 0x000.0000 (see page 911)       SUIL (spe RW, offset 0x04, reset 0x000.0000 (see page 911)       SUIL (spe RW, offset 0x04, reset 0x000.0000 (see page 911)       SUIL (spe RW, offset 0x04, reset 0x000.0000 (see page 911)       SUIL (spe RW, offset 0x04, reset 0x000.0000 (see page 911)       SUIL (spe RW, offset 0x04, reset 0x000.0000 (see page 911)       SUIL (spe RW, offset 0x04, reset 0x000.000 (see page 911)       SUIL (spe RW, offset 0x04, reset 0x000.000 (see page 911)       SUIL (spe RW, offset 0x04, reset 0x000.000 (see page 912)       SUIL (spe RW, offset 0x04, reset 0x000.000 (see page 912)       SUIL (spe RW, offset 0x04, reset 0x000.000 (see page 912)       SUIL (spe RW, offset 0x14, reset 0x000.000 (see page 912)       SUIL (spe RW, offset 0x144, reset 0x000.000 (see page 912)       SUIL (spe RW, offset 0x144, reset 0x000.000 (see page 912)       SUIL (spe RW, offset 0x144, reset 0x000.000 (see page 912)       SUIL (spe RW, offset 0x144, reset 0x000.000 (see page 912)       SUIL (spe RW, offset 0x144, reset 0x000.000 (see page 912)       SUIL	1413121110087654321TL, type RW, offset U-U32, type RW, offset U-U3UNASKTXIERXIERXIERXIETXROSTE08UUU

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	17	0
	2VAL, type	-					-		-	-		-			
	, ,,,,,,	,			( p										
							MS	GVAL							
Etherne	et Contro	ller													
	et MAC (I		t Offsat)												
	4004.8000	Linemet	i Oliset)												
MACRIS/N	MACIACK, t	vpe R/W1C	, offset 0x0	) 00, reset (	x0000.000	0									
								_	PHYINT	MDINT	RXER	FOV	TXEMP	TXER	RXINT
MACIM, ty	/pe R/W, off	set 0x004,	reset 0x00	00.007F								1			
									PHYINTM	MDINTM	RXERM	FOVM	TXEMPM	TXERM	RXINT
MACRCTI	L, type R/W,	offset 0x0	08, reset 0	×0000.0008	5										
											RSTFIFO	BADCRC	PRMS	AMUL	RXEN
MACTCTL	, type R/W,	offset 0x0	0C, reset 0	×0000.0000	)										
											DUPLEX		CRC	PADEN	TXEN
MACDATA	A, type RO,	offset 0x01	10, reset 0x	0000.0000	(Reads)										
								DATA							
							RX	DATA							
MACDATA	A, type WO,	offset 0x0	10, reset 0x	:0000.0000	(Writes)										
								DATA							
	-						IX	DATA							
MACIAU, 1	type R/W, o	fiset 0x014									MAG	0072			
			MACO									OCT3 OCT1			
MACIA1 1	type R/W, o	ffeet 0v018									MAO	0011			
	lype 1011, 0	1361 07010	, 10301 0701	,00.0000											
			MACO	OCT6							MAC	I OCT5			
MACTHR.	type R/W, o	offset 0x01													
,	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,														
												I THF	RESH		
масмст	L, type R/W	, offset 0x0	)20, reset 0:	x0000.0000	)			1							
										REGADR				WRITE	START
MACMDV,	, type R/W,	offset 0x02	4, reset 0x	0000.0080											
											D	٩V			
МАСМТХІ	D, type R/W	, offset 0x0	02C, reset 0	x0000.000	0										
							М	DTX							
MACMRX	D, type R/W	, offset 0x	030, reset 0	x0000.000	0										
							M	DRX							
MACNP, ty	ype RO, off	set 0x034,	reset 0x000	0.0000											
									_						
												N	PR		
MACTR, t	ype R/W, of	fset 0x038,	, reset 0x00	00.0000											
															NEWTX

04	00		00	07	00	05	0.4	00	00	04	00	40	10	47	40
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0
	type R/W, o				10	3	0	'	0	5	4	5	2	1	0
NACLED,	type tow, t	11561 0704	U, TESEL UN												
					IF	D1							LE	0	
MDIX, type	e R/W, offse	ot 0x044, re	set 0x0000	0000											
<b>.</b>	,														
															EN
	et Contro lagemen		and thr	ugh the	MACM	CTI rogi	iotor)					<u> </u>			
	•	•		•		CILleg	ister)								
	R/W, addre														
RESET			ANEGEN		ISO	RANEG	DUPLEX	COLT							
MR1, type	RO, addre														
	100X_F	100X_H	10T_F	10T_H						ANEGC	RFAULT	ANEGA	LINK	JAB	EXTD
MR2, type	RO, addre	ss 0x02, re	set 0x0161												
							OUI[	21:6]							
MR3, type	RO, addre			)											
		OUI						Ν	1N				R	N	
	R/W, addre		eset 0x01E	1											
NP		RF					A3	A2	A1	A0			S		
	RO, addre		set 0x0001				•								
NP	ACK	RF					A						S		
MR6, type	RO, addre	ss 0x06, re	set 0x0000								05-				
				•							PDF	LPNPA		PRX	LPANEG
MR16, typ	e RO, addr	ess 0x10, r	eset 0x004	0				-	1						
							S	R							
MR17, typ	e R/W, add		reset 0x000												
	FASTRIP	EDPD		LSQE			FASTEST						FGLS	ENON	
MR27, typ	e RO, addr	ess 0x1B, I	reset -												
											XPOL				
MR29, typ	e RC, addr	ess 0x1D, i	eset 0x000	0											
								EONIS	ANCOMPIS	RFLTIS	LDIS	LPACKIS	PDFIS	PRXIS	
MR30, typ	e R/W, add	ress 0x1E,	reset 0x00	00											
								EONIM	ANCOMPIM	RFLTIM	LDIM	LPACKIM	PDFIM	PRXIM	
MR31, typ	e R/W, add	ress 0x1F,		40											_
			AUTODONE									SPEED			SCRDI
Univers	-10								I						
Base 0x4	005.0000	Bus (U	SB) Con	troller											
					page 1003)				I						
	005.0000				oage 1003)							FUNCADDF	2		
USBFADD	005.0000 R, type R/V	V, offset 0x	:000, reset	0x00 (see p	-		page 1004)					FUNCADD		SUSPEND	PWRDNP
USBFADD USBPOWI	005.0000 PR, type R/V ER, type R/	V, offset 0x W, offset 0	x000, reset	0x00 (see p 0x20 (OTC	A / Host M	Mode) (see	page 1004) ee page 100-		SOFTCONN			1	RESUME	SUSPEND	
USBFADD USBPOWE USBPOWE	005.0000 PR, type R/V ER, type R/	V, offset 0x N, offset 0 N, offset 0	x000, reset x001, reset x001, reset	0x00 (see p 0x20 (OTC 0x20 (OTC	G A / Host M G B / Device	Mode) (see		4)	SOFTCONN			RESET	RESUME		
USBFADD USBPOWE USBPOWE	R, type R/V ER, type R/V ER, type R/	V, offset 0x N, offset 0 N, offset 0	x000, reset x001, reset x001, reset	0x00 (see p 0x20 (OTC 0x20 (OTC	G A / Host M G B / Device	Mode) (see		4)	SOFTCONN	EP5	EP4	RESET	RESUME		
USBFADD USBPOWE USBPOWE USBTXIS, EP15	IOO5.0000 IR, type R/V ER, type R/ ER, type R/ type RO, o	V, offset 0x N, offset 0 N, offset 0 ffset 0x002 EP13	000, reset x001, reset x001, reset 2, reset 0x0 EP12	0x00 (see p 0x20 (OTC 0x20 (OTC 0x20 (OTC 0000 (see pa EP11	<b>A / Host N</b> <b>B / Device</b> age 1007) EP10	Mode) (see e Mode) (se	ee page 100	4) ISOUP		EP5		RESET	RESUME	SUSPEND	PWRDNP
USBFADD USBPOWE USBPOWE USBTXIS, EP15	ER, type R/V ER, type R/V ER, type R/ ER, type R/ type RO, o EP14	V, offset 0x N, offset 0 N, offset 0 ffset 0x002 EP13	000, reset x001, reset x001, reset 2, reset 0x0 EP12	0x00 (see p 0x20 (OTC 0x20 (OTC 0x20 (OTC 0000 (see pa EP11	<b>A / Host N</b> <b>B / Device</b> age 1007) EP10	Mode) (see e Mode) (se	ee page 100	4) ISOUP		EP5 EP5		RESET	RESUME	SUSPEND	PWRDNP
USBFADD USBPOWE USBPOWE USBTXIS, EP15 USBRXIS, EP15	1005.0000 R, type R/V ER, type R/V ER, type R/ type RO, o EP14 type RO, o EP14	V, offset 0x N, offset 0 N, offset 0 Ffset 0x002 EP13 Ffset 0x004 EP13	000, reset x001, reset x001, reset reset 0x0 EP12 t, reset 0x0 EP12	0x00 (see p 0x20 (OTC 0x20 (OTC 0000 (see p EP11 0000 (see p EP11	age 1007) EP10 EP10 EP10	Mode) (see e Mode) (se EP9 EP9	ee page 100- EP8	4) ISOUP EP7	EP6		EP4	RESET RESET EP3	RESUME RESUME EP2	SUSPEND EP1	PWRDNP
USBFADD USBPOWE USBPOWE USBTXIS, EP15 USBRXIS, EP15	005.0000 PR, type R/V ER, type R/ ER, type R/ type RO, o EP14 type RO, o	V, offset 0x N, offset 0 N, offset 0 Ffset 0x002 EP13 Ffset 0x004 EP13	000, reset x001, reset x001, reset reset 0x0 EP12 t, reset 0x0 EP12	0x00 (see p 0x20 (OTC 0x20 (OTC 0000 (see p EP11 0000 (see p EP11	age 1007) EP10 EP10 EP10	Mode) (see e Mode) (se EP9 EP9	ee page 100- EP8	4) ISOUP EP7	EP6		EP4	RESET RESET EP3	RESUME RESUME EP2	SUSPEND EP1	PWRDNP
USBFADD USBPOWE USBPOWE USBTXIS, EP15 USBRXIS, EP15 USBTXIE, EP15	005.0000 R, type R/V ER, type R/V ER, type R/V type RO, o EP14 type RO, o EP14 type R/V, o	V, offset 0x N, offset 0 IV, offset 0 Iffset 0x002 EP13 Iffset 0x004 EP13 Iffset 0x00 EP13	000, reset x001, reset x001, reset reset 0x0 EP12 i, reset 0x0 EP12 6, reset 0x1 EP12 6, reset 0x1 EP12	0x00 (see p 0x20 (OTC 0x20 (OTC 0000 (see p EP11 0000 (see p EP11 FFFF (see p EP11	<b>B</b> / Host <b>I</b> <b>B</b> / Device age 1007) EP10 age 1009) EP10 bage 1011) EP10	Mode) (see e Mode) (se EP9 EP9 EP9	EP8	4) ISOUP EP7 EP7	EP6	EP5	EP4 EP4	RESET RESET EP3 EP3	RESUME RESUME EP2 EP2	SUSPEND EP1 EP1	PWRDNPH EP0

<b>0</b> .1	<u></u>			07		05	<u><u></u></u>	00		<u></u>	~~	10	10	4-	10
31	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23	22	21	20	19	18 2	17	16 0
15		-						1	6	5	4	3	2	1	U
USBIS, type	e RU, offs	et uxuuA,	reset 0x00	UIGA/H	UST WIODE)	(see page 1	015)		000000	DISCON	00111	005		DECLINE	
				010 5 / -		· ) (	4045	VRUSERR	SESREQ	DISCON	CONN	SOF	BABBLE	RESUME	
USBIS, type	e RO, offs	et 0x00A,	reset 0x00	OTG B / D	evice Mode	<ul> <li>see page</li> </ul>	e 1015)								
										DISCON		SOF	RESET	RESUME	SUSPEN
USBIE, type	e R/W, off	set 0x00B,	, reset 0x06	(OTG A / H	lost Mode)	(see page	1018)							1	
								VBUSERR	SESREQ	DISCON	CONN	SOF	BABBLE	RESUME	
USBIE, type	e R/W, off	set 0x00B,	, reset 0x06	(OTG B / D	Device Mod	e) (see pag	je 1018)								
										DISCON		SOF	RESET	RESUME	SUSPEN
USBFRAME	E, type RC	), offset 0x	00C, reset	0x0000 (se	e page 102	1)									
										FRAME					
USBEPIDX,	type R/W	l, offset 0x	00E, reset (	<b>0x00</b> (see p	age 1022)										
													EP	NDX	
USBTEST, t	type R/W,	offset 0x0	0F, reset 0x	00 (OTG A	/ Host Mod	<b>de)</b> (see pa	ge 1023)					•	-		
								FORCEH	FIFOACC	FORCEFS					
USBTEST, t	type R/W,	offset 0x0	0F, reset 0x	00 (OTG B	/ Device M	lode) (see p	bage 1023)	)							
									FIFOACC						
USBFIFO0,	type R/W	, offset 0x	020, reset 0	x0000.0000	) (see page	1025)									
							EP	DATA							
							EP	DATA							
USBFIFO1,	type R/W	, offset 0x	024, reset 0	x0000.000	) (see page	1025)									
							EP	DATA							
							EP	DATA							
USBFIFO2,	type R/W	, offset 0x	028, reset 0	x0000.0000	) (see page	1025)									
							EP	DATA							
							EP	DATA							
USBFIFO3,	type R/W	, offset 0x	02C, reset 0	x0000.000	0 (see page	e 1025)									
							EP	DATA							
							EP	DATA							
USBFIFO4,	type R/W	, offset 0x	030, reset 0	x0000.0000	) (see page	1025)									
						,	EP	DATA							
								DATA							
USBFIFO5,	type R/W	. offset 0x	034. reset 0	x0000.0000	) (see page	1025)									
,	.,,	,			- ( p3-	,	EP	DATA							
								DATA							
USBFIFO6,	type R/W	offset 0x	038. reset 0	x0000.0000	) (see page	1025)									
		,			, coo page		FP	DATA							
								DATA							
USBFIF07,	type R/W	offset 0x	03C. reset 0	x0000.000	0 (see page	1025)		-							
		,	,		(-50 page		FP	DATA							
								DATA							
USBFIFO8,	type R/W	offset Ov	040, reset 0	x0000.000	) (see page	1025)									
		, 511361 0X	- +0, 1030t U		, occ page		FD	DATA							
								DATA							
USBFIFO9,	type R/M	offsat Ovi	044 recot 0	×0000 0000		1025)	LF	27070							
555i ii 09,	She ww	, Shaet VX	, 16361 U		, acc page	1020)	ED	DATA							
								DATA							
USBFIFO10		N offerst C	v048	0-0000 000	0 (000	o 1025	EP								
USDFIFU10	, туре к/и	v, onset 0	AU40, reset	0.0000.000	w (see pag	e 1020)									
						100-1	EP	DATA							
USBFIF011	, type R/V	V, offset 0	x04C, reset	0x0000.00	00 (see pag	le 1025)									
								DATA							
							EP	DATA							

04	00	00	00	07	00	05	0.1	00	00	01	00	40	40	47	40
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23	22 6	21 5	20 4	19 3	18	17	16 0
	12, type R/\						-			-		-			-
							EP	DATA							
							EP	DATA							
USBFIFO	13, type R/	N, offset 0>	x054, reset	0x0000.000	00 (see pag	e 1025)									
								DATA							
							EP	DATA							
USBFIFO	14, type R/	N, offset 0>	k058, reset	0x0000.000	00 (see pag	e 1025)									
								DATA DATA							
USBFIFO	15, type R/	N, offset 0>	x05C, reset	0x0000.000	00 (see pag	je 1025)									
							EP	DATA							
							EP	DATA							
USBDEV	CTL, type R	/W, offset (	0x060, rese	t 0x80 (see	page 1027	)									
								DEV	FSDEV	LSDEV	VE	BUS	HOST	HOSTREQ	SESSIO
USBTXFI	FOSZ, type	R/W, offse	t 0x062, res	set 0x00 (se	e page 102	29)									
	E087 1000	D/W offer	+ 0x062	cot 0x00 /~	a naco 10	20)					DPB		S	SIZE	
USDRAFI	FOSZ, type	N/W, OIISe	n uxuos, re	381 UXUU (SE	ee page 10.	23)					DPB		9	IZE	
USBTXFII	FOADD, typ	e R/W, offs	set 0x064. r	reset 0x000	0 (see page	e 1030)					5.0	1			
		,	,.			- ,					ADDR				
USBRXFI	FOADD, typ	be R/W, off	set 0x066, i	reset 0x000	0 (see pag	e 1030)									
											ADDR				
USBCON	TIM, type R	/W, offset (	0x07A, rese	et 0x5C (see	e page 103 <sup>-</sup>	1)									
									WT	CON			W	/TID	
USBVPLE	EN, type R/V	N, offset 0x	k07B, reset	0x3C (see	page 1032)										
USBESEC	OF, type R/V	V offect Ov	07D reset	0v77 (see r	ade 1033)						VP	LEN			
	51, type 104	, onset ox	07D, 16361	UXII (See p	age 1000)						FSE	OFG			
USBLSEC	OF, type R/V	V, offset 0x	07E, reset	0x72 (see p	age 1034)										
											LSE	OFG			
USBTXFL	JNCADDR0	, type R/W,	offset 0x08	80, reset 0x	00 (see pa	ge 1035)									
												ADDR			
USBTXFL	JNCADDR1	, type R/W,	offset 0x08	88, reset Ox	00 (see pa	ge 1035)									
						4005)						ADDR			
USBIXFU	JNCADDR2	, type R/W,	offset 0x0	90, reset 0x	(see pa	ge 1035)						ADDR			
USBTXFL	JNCADDR3	type R/W	offset 0x09	98. reset 0x	00 (see pa	ge 1035)						ADDR			
		, ., ,		,		g- ····)						ADDR			
USBTXFL	JNCADDR4	, type R/W,	offset 0x0/	A0, reset 0	<b>k00</b> (see pa	ige 1035)									
												ADDR			
USBTXFL	JNCADDR5	, type R/W,	offset 0x0/	A8, reset 0>	<b>k00</b> (see pa	ige 1035)									
												ADDR			
USBTXFL	JNCADDR6	, type R/W,	offset 0x0l	B0, reset 0)	<b>&lt;00</b> (see pa	ige 1035)			_						
UCDTVC		tune Davi		D0	100 (a :							ADDR			
USBIXFU	JNCADDR7	, type R/W,	onset uxul	⊡o, reset 0)	kuu (see pa	ige 1035)						ADDR			
USBTXFL	JNCADDR8	. type R/W	offset 0x00	C0. reset 0	<b>(00</b> (see pa	ae 1035)						ADDR			
		, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		.,	(200 pu	52 . 500)						ADDR			
USBTXFL	JNCADDR9	, type R/W,	offset 0x0	C8, reset 0>	<b>(00</b> (see pa	ige 1035)									
		,										ADDR			
USBTXFL	JNCADDR1	0, type R/W	V, offset 0x(	0D0, reset (	<b>0x00</b> (see p	age 1035)									
												ADDR			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
USBTXFU	NCADDR1	1, type R/W	V, offset 0x0	) D8, reset (	<b>)x00</b> (see p	age 1035)		1							-
												ADDR			
USBTXFU	NCADDR1	2, type R/V	V, offset 0x(	0E0, reset (	<b>0x00</b> (see p	age 1035)									
												ADDR			
USBTXFU	NCADDR1	3, type R/V	V, offset 0x0	0E8, reset (	<b>0x00</b> (see p	age 1035)									
						1005						ADDR			
USBIXFU	NCADDR1	4, type R/V	V, offset 0x(	UFU, reset u	IXUU (see p	age 1035)						ADDR			
USBTXFU	NCADDR1	5. type R/V	V, offset 0x(	0F8. reset 0	)x00 (see p	age 1035)						, and the second			
						<u> </u>						ADDR			
USBTXHU	BADDR0, 1	type R/W, o	offset 0x082	2, reset 0x0	0 (see page	e 1037)									
												ADDR			
USBTXHU	BADDR1, 1	type R/W, o	offset 0x08A	A, reset 0x0	00 (see pag	e 1037)									
												ADDR			
USBTXHU	BADDR2, 1	type R/W, o	offset 0x092	2, reset 0x0	0 (see page	e 1037)									
USBTYHU		type R/W (	offset 0x09/	A reset Ox(	0 (see nag	e 1037)						ADDR			
CODIANO	BABBIO,	.ype 1011, 0		-, 10001 074	o (occ pag	e 1007)						ADDR			
USBTXHU	BADDR4, 1	type R/W, o	offset 0x0A	2, reset 0x0	00 (see pag	e 1037)									
												ADDR			
USBTXHU	BADDR5, 1	type R/W, o	offset 0x0A	A, reset 0x	00 (see pag	je 1037)									
												ADDR			
USBTXHU	BADDR6, 1	type R/W, o	offset 0x0B	2, reset 0x0	00 (see pag	e 1037)						ADDR			
USBTXHU	BADDR7.1	type R/W. o	offset 0x0B	A. reset 0x	00 (see pag	ie 1037)						ADDR			
		.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	ee (ooo pag	,0 .001 /						ADDR			
USBTXHU	BADDR8, 1	type R/W, o	offset 0x0C	2, reset 0x0	00 (see pag	e 1037)									
												ADDR			
USBTXHU	BADDR9, 1	type R/W, o	offset 0x0C	A, reset 0x	00 (see pag	je 1037)									
						(007)						ADDR			
USBIXHU	BADDR10,	, type R/W,	offset 0x0[	D2, reset 0)	(uu (see pa	ge 1037)						ADDR			
USBTXHU	BADDR11,	type R/W,	offset 0x0E	DA, reset 0	<b>x00</b> (see pa	iqe 1037)						ADDIX			
						• ,						ADDR			
USBTXHU	BADDR12,	, type R/W,	offset 0x0E	E2, reset 0>	<b>(00</b> (see pa	ge 1037)									
												ADDR			
USBTXHU	BADDR13,	, type R/W,	offset 0x0E	EA, reset 0	<b>x00</b> (see pa	ige 1037)									
		tune D/M	offset 0x0F	52 reaat 0x	00 (000 00)	ao 1027)						ADDR			
03517110	IDADDR 14,	, type row,	Unset uxui	2, 16561 07	too (see pai	ge 1037)						ADDR			
USBTXHU	BADDR15,	, type R/W,	offset 0x0F	FA, reset 0	<b>&lt;00</b> (see pa	ge 1037)									
		,			•							ADDR			
USBTXHU	BPORT0, t	ype R/W, c	offset 0x083	8, reset 0x0	0 (see page	e 1039)									
												PORT			
USBTXHU	BPORT1, t	ype R/W, c	offset 0x08E	3, reset 0x0	00 (see page	e 1039)						DOOT			
IISBTYUU	BDOPT2 4		offset 0x093	reset from	0 (see page	1030)						PORT			
USDIAHU	JF UK12, I	уре к/ <b>ии</b> , С		, 10301 080	v (see page	. 1059)						PORT			
USBTXHU	BPORT3, t	ype R/W, c	offset 0x09E	3, reset 0x0	0 (see page	e 1039)									
												PORT			
USBTXHU	BPORT4, t	ype R/W, c	offset 0x0A3	3, reset 0x0	00 (see page	e 1039)									
												PORT			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	25 9	8	7	6	5	4	3	2	1	0
			offset 0x0A					1		-					-
						,						PORT			
USBTXHU	BPORT6, t	ype R/W, c	offset 0x0B	3, reset 0x0	00 (see pag	je 1039)									
												PORT			
USBTXHU	BPORT7, t	ype R/W, c	offset 0x0B	B, reset 0x0	<b>00</b> (see pag	ge 1039)									
												PORT			
USBTXHU	BPORT8, t	ype R/W, c	offset 0x0C	3, reset 0x0	00 (see pag	je 1039)									
												PORT			
USBTXHU	BPORT9, t	ype R/W, c	offset 0x0C	B, reset 0x0	00 (see pag	ge 1039)						DODT			
	PPOPT40	tune D/M	offeet 0x01	D2 roadt 0x	00 (000 00	1020)						PORT			
USDIANU	BFORTIO,	type R/w,	offset 0x0I	Do, reset ox	too (see pa	ige 1039)						PORT			
иѕвтхни	BPORT11,	type R/W,	offset 0x0E	DB, reset 0	<b>&lt;00</b> (see pa	age 1039)									
					· ·	<b>o</b> ,						PORT			
USBTXHU	BPORT12,	type R/W,	offset 0x0E	E3, reset 0x	00 (see pa	ge 1039)									
												PORT			
USBTXHU	BPORT13,	type R/W,	offset 0x0E	EB, reset 0>	<b>&lt;00</b> (see pa	age 1039)							-		
												PORT			
USBTXHU	BPORT14,	type R/W,	offset 0x0F	F3, reset 0x	00 (see pa	ge 1039)									
												PORT			
USBTXHU	BPORT15,	type R/W,	offset 0x0F	FB, reset 0>	<b>(00</b> (see pa	ige 1039)						DODT			
		tuno P/M	offeet 0x0	PC readt 0	×00 (000 pr	222 1041)						PORT			
USDRAFU	NCADDRI	, type R/w	, offset 0x0	oc, reset u	<b>xuu</b> (see pa	age 1041)						ADDR			
USBRXFU	NCADDR2	. type R/W	, offset 0x0	94. reset 0	<b>(00</b> (see pa	age 1041)						ADDIX			
		, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,	- ,	(	.ge .e,						ADDR			
USBRXFU	NCADDR3	, type R/W	, offset 0x0	9C, reset 0	<b>x00</b> (see pa	age 1041)									
												ADDR			
USBRXFU	NCADDR4	, type R/W	, offset 0x0	A4, reset 0	<b>x00</b> (see pa	age 1041)									
												ADDR			
USBRXFU	NCADDR5	, type R/W	, offset 0x0	AC, reset 0	<b>x00</b> (see p	age 1041)									
												ADDR			
USBRXFU	NCADDR6	, type R/W	, offset 0x0	B4, reset 0	<b>x00</b> (see pa	age 1041)									
		6		<b>DO</b>		1011						ADDR			
USBRAFU	INCADDR/	, type R/W	, offset 0x0	BC, reset u	xuu (see p	age 1041)						ADDR			
IISBRYFII		type R/W	, offset 0x0	C4 reset 0	<b>v00</b> (see n	200 1041)						ADDR			
UUDINI U	NOADDIN	, цре 1011	, onset oxo	04, 16361 0	<b>x00</b> (See pa	age 1041)						ADDR			
USBRXFU	NCADDR9	, type R/W	, offset 0x0	CC, reset 0	x00 (see p	age 1041)									
						-						ADDR			
USBRXFU	NCADDR1	0, type R/V	N, offset 0x	0D4, reset	<b>0x00</b> (see p	page 1041)			1						
												ADDR			
USBRXFU	NCADDR1	1, type R/V	V, offset 0x	0DC, reset	0x00 (see	page 1041)									
												ADDR			
USBRXFU	NCADDR1	2, type R/V	N, offset 0x	0E4, reset	<b>0x00</b> (see p	page 1041)									
												ADDR			
USBRXFU	INCADDR1	3, type R/V	N, offset 0x	0EC, reset	0x00 (see	page 1041)						4000			
HEPPYEN		A fune DA	N offert Co	054	0v00 /~~~~	2000 1011						ADDR			
USDRAFU	INCADUR1	4, type R/V	N, offset 0x	or4, reset (	uxuu (see p	Jage 1041)						ADDR			
USBRYFU		5 type RA	N, offset 0x	OFC reset	0x00 (000 )	nane 1041)						AUUK			
JUDRAFU	MOADUR1	o, type R/V	, onset UX	or o, reset	UNUU (SEE )	paye 1041)						ADDR			
-												,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-------------------	--------------	---	---------------	--------------	--------------------	------------	----	----	----	----	----	---------	----	----	----
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
USBRXHU	BADDR1, 1	type R/W, o	offset 0x08l	E, reset 0x	00 (see pag	je 1043)		1				1			
												ADDR			
USBRXHU	BADDR2, 1	type R/W, o	offset 0x09	6, reset 0x	<b>00</b> (see pag	e 1043)									
												ADDR			
USBRXHU	BADDR3, 1	type R/W, o	offset 0x09I	E, reset 0x	00 (see pag	je 1043)			8						
												ADDR			
USBRXHU	BADDR4, 1	type R/W, o	offset 0x0A	6, reset 0x	00 (see pag	ge 1043)									
						(0.10)						ADDR			
USBRAHU	BADDR5, 1	type R/w, o	offset 0x0A	E, reset ux	(see pag	ge 1043)						ADDR			
ISBRXHU		type R/W (	offset 0x0B	6 reset 0x	<b>00</b> (see nac	ne 1043)						ADDIX			
o o Di o di i o l	Bribbillo, I	<b>, , , , , , , , , , , , , , , , , , , </b>		0,1000104	ee (see pag	je 1040)						ADDR			
USBRXHU	BADDR7, 1	type R/W, o	offset 0x0B	E, reset 0x	00 (see pag	ge 1043)									
												ADDR			
USBRXHU	BADDR8, 1	type R/W, o	offset 0x0C	6, reset 0x	00 (see pag	ge 1043)		1							
												ADDR			
USBRXHU	BADDR9, 1	type R/W, o	offset 0x0C	E, reset 0x	00 (see pag	ge 1043)									
												ADDR			
USBRXHU	BADDR10,	, type R/W,	, offset 0x0l	D6, reset 0	<b>x00</b> (see pa	age 1043)						4000			
		tune BM	offset 0x0I	DE react 0	×00 (000 pc	200 1042)						ADDR			
USBRAHU	BADDRII,	, type R/w,	Uliset UXU	DE, leset o	<b>xuu</b> (see pa	age 1043)						ADDR			
USBRXHU	BADDR12	. type R/W	, offset 0x0l	E6. reset 0	<b>x00</b> (see pa	age 1043)						, abbit			
						<b>o</b> ,						ADDR			
USBRXHU	BADDR13,	, type R/W,	, offset 0x0l	EE, reset 0	<b>x00</b> (see pa	age 1043)									
												ADDR			
USBRXHU	BADDR14,	, type R/W,	, offset 0x0l	F6, reset 0	<b>x00</b> (see pa	ige 1043)									
												ADDR			
USBRXHU	BADDR15,	, type R/W,	, offset 0x0l	FE, reset 0	<b>x00</b> (see pa	age 1043)									
			-ff4 0x091		0 /222 223	a 1045)						ADDR			
USBRAHU	BPORT1, t	ype R/W, d	offset 0x08F	-, reset uxu	JU (see page	e 1045)						PORT			
USBRXHU	BPORT2, t	vpe R/W. o	offset 0x097	7. reset 0x(	00 (see page	e 1045)						TORT			
	,	<b>,,,</b> ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		,	(	,						PORT			
USBRXHU	BPORT3, t	ype R/W, o	offset 0x09F	F, reset 0x0	00 (see page	e 1045)									
												PORT			
USBRXHU	BPORT4, t	type R/W, o	offset 0x0A	7, reset 0x	00 (see pag	je 1045)									
												PORT			
USBRXHU	BPORT5, t	type R/W, o	offset 0x0A	F, reset 0x	00 (see pag	e 1045)									
		-				1015						PORT			
USBKXHU	670RT6, t	ype R/W, d	offset 0x0B	/, reset 0x	uu (see pag	je 1045)						PORT			
USBRXHIII	BPORT7 t	vpe R/W /	offset 0x0Bl	F. reset 0v	00 (see nag	e 1045)									
	, ι	.,		.,	,000 pay	)						PORT			
USBRXHU	BPORT8, t	type R/W, o	offset 0x0C	7, reset 0x	00 (see pag	e 1045)									
												PORT			
USBRXHU	BPORT9, t	type R/W, o	offset 0x0C	F, reset 0x	00 (see pag	e 1045)									
												PORT			
USBRXHU	BPORT10,	type R/W,	offset 0x0E	D7, reset 0	<b>x00</b> (see pa	ige 1045)			_						
												PORT			
USBRXHU	BPORT11,	type R/W,	offset 0x0E	OF, reset 0	<b>x00</b> (see pa	ge 1045)						D			
												PORT			

	13 <b>type R/W,</b>	12 offset 0x0E	11	10	9	8	7	6	5	4	3	2	1	0
	type R/W,	offset 0x08		<b>aa</b> /										
ORT13,			⊑7, reset 03	(UU (see pa	ge 1045)									
JR113,											PORT			
	type R/w,	offset 0x0	EF, reset ux	(uu (see pa	ge 1045)						PORT			
ORT14,	type R/W,	offset 0x0	F7, reset 0x	(00 (see pa	qe 1045)						1 Old			
	. ,				<b>o</b> ,						PORT			
ORT15,	type R/W,	offset 0x0	FF, reset 0x	00 (see pag	ge 1045)									
											PORT			
l, type F	R/W, offset	t 0x110, res	et 0x0000 (	(see page 1	047)									
) <i>france</i> (		0.420		(000 0000 1	047)				MAXLOAD					
z, type r	«/w, onsei	t 0x120, res		(see page 1	1047)									
3, type F	R/W, offset	t 0x130, res	set 0x0000	(see page 1	047)									
					,				MAXLOAD					
4, type F	R/W, offset	t 0x140, res	set 0x0000	(see page 1	047)									
									MAXLOAD					
5, type F	R/W, offset	t 0x150, res	set 0x0000	(see page 1	047)									
tuno F		0×160 more		(000 0000 1	047)				MAXLOAD					
s, type r	(/ww, onsei	l 0x 160, 165		(see page 1	1047)				MAXLOAD					
7, type F	R/W, offset	t 0x170, res	set 0x0000	(see page 1	047)									
									MAXLOAD					
3, type F	R/W, offset	t 0x180, res	set 0x0000	(see page 1	047)									
									MAXLOAD					
9, type F	R/W, offset	t 0x190, res	set 0x0000	(see page 1	047)									
0.6.000	D/M offer				1017)				MAXLOAD					
io, type	R/W, OIIS	et ux IAU, It		o (see page	: 1047)									
I1, type	R/W, offse	et 0x1B0, re	l eset 0x0000	) (see page	1047)									
									MAXLOAD					
2, type	R/W, offs	et 0x1C0, re	eset 0x000	<b>0</b> (see page	: 1047)									
									MAXLOAD					
3, type	R/W, offse	et 0x1D0, re	eset 0x0000	0 (see page	1047)									
A type	R/W offs	ot 0x1E0 re	 		1047)				MAXLOAD					
ч, суре	1010, 01130			(see page	1047)				MAXLOAD					
l 5, type	R/W, offs	et 0x1F0, re	eset 0x0000	) (see page	1047)									
									MAXLOAD					
/pe W10	C, offset 0	x102, reset	0x00 (OTG	GA/HostN	<b>lode)</b> (see p	page 1049)					-			
							NAKTO	STATUS	REQPKT	ERROR	SETUP	STALLED	TXRDY	RXRD
/pe W10	C, offset 0	x102, reset	0x00 (OTG	B / Device	e Mode) (se	e page 104		DVDDVO	OTAL!	OFTEND	DATACHO	OTALLED	TYDDY	DVDD
ne W1	C offeet 0	x103 recot		S A / Hoet N	Ande) (see	nage 1053)		KARDYC	STALL	SEIEND		STALLED	IXRDY	RXRD
, po 11 l	-, -1136L U					page 1000)						DTWE	DT	FLUS
ype W1	C, offset 0	x103, reset	t 0x00 (OTG	B / Device	e Mode) (se	e page 105	3)							
														FLUSH
type R	O, offset 0	x108, reset	t 0x00 (see	page 1055)										
											COUNT			
pe R/W	, offset 0x	10A, reset	<b>0x00</b> (see p	bage 1056)										
ture P	Wofferst		of 0x00 /a-	a page 4057	7)		SPE	ED						
type R/	vv, onset (	UXTUE, rese	BL UXUU (SEE	e page 1057	()							NAKIMT		
	, type F , t	, type R/W, offsel , type R/W (type R/W) (type R	, type R/W, offset 0x110, res         c, type R/W, offset 0x120, res         s, type R/W, offset 0x130, res         s, type R/W, offset 0x140, res         s, type R/W, offset 0x150, res         s, type R/W, offset 0x160, res         s, type R/W, offset 0x180, res         s, type R/W, offset 0x100, res         s, type R/W, offset 0x102, reset         s, type R/W, offset 0x102, reset         s, type R/W, offset 0x102, reset         s, type R/U, offset 0x103, reset         s, type R/S, offset 0x103, reset         s, type R/S, offset 0x103, reset         s, type R/S, offset 0x103, reset	, type R/W, offset 0x110, reset 0x0000         , type R/W, offset 0x120, reset 0x0000         , type R/W, offset 0x130, reset 0x0000         , type R/W, offset 0x140, reset 0x0000         , type R/W, offset 0x150, reset 0x0000         , type R/W, offset 0x160, reset 0x0000         , type R/W, offset 0x160, reset 0x0000         , type R/W, offset 0x160, reset 0x0000         , type R/W, offset 0x180, reset 0x0000         , type R/W, offset 0x100, reset 0x0000         , type R/W, offset 0x102, reset 0x000 (OTG         , type R/W, offset 0x102, reset 0x00 (OTG         , type W1C, offset 0x103, reset 0x00 (OTG         , type R/O, offset 0x103, reset 0x00 (OTG         , type RO, offset 0x103, reset 0x00 (OTG         , type RO, offset 0x103, reset 0x00 (OTG	, type R/W, offset 0x110, reset 0x0000 (see page 1 , type R/W, offset 0x120, reset 0x0000 (see page 1 , type R/W, offset 0x130, reset 0x0000 (see page 1 , type R/W, offset 0x150, reset 0x0000 (see page 1 , type R/W, offset 0x160, reset 0x0000 (see page 1 , type R/W, offset 0x160, reset 0x0000 (see page 1 , type R/W, offset 0x180, reset 0x0000 (see page 1 , type R/W, offset 0x190, reset 0x0000 (see page 1 , type R/W, offset 0x190, reset 0x0000 (see page 1 , type R/W, offset 0x180, reset 0x0000 (see page 1 , type R/W, offset 0x180, reset 0x0000 (see page 1 , type R/W, offset 0x100, reset 0x0000 (see page 1 , type R/W, offset 0x100, reset 0x0000 (see page 1 , type R/W, offset 0x100, reset 0x0000 (see page 1 , type R/W, offset 0x100, reset 0x0000 (see page 1 , type R/W, offset 0x100, reset 0x0000 (see page 1 , type R/W, offset 0x100, reset 0x0000 (see page 1 , type R/W, offset 0x100, reset 0x0000 (see page 1 , type R/W, offset 0x100, reset 0x0000 (see page 1 , type R/W, offset 0x100, reset 0x0000 (see page 1 , type R/W, offset 0x102, reset 0x0000 (see page 1 , type R/W, offset 0x102, reset 0x0000 (see page 1 , type R/W, offset 0x102, reset 0x000 (OTG A / Host N , type W1C, offset 0x102, reset 0x00 (OTG A / Host N , type W1C, offset 0x103, reset 0x00 (OTG A / Host N , type R/C, offset 0x103, reset 0x00 (OTG A / Host N , type R/C, offset 0x103, reset 0x00 (OTG B / Device 1 , type R/C, offset 0x103, reset 0x00 (See page 1055) , pe R/W, offset 0x108, reset 0x00 (see page 1055) , pe R/W, offset 0x104, reset 0x00 (see page 1055) , pe R/W, offset 0x104, reset 0x00 (see page 1055)	rpe W1C, offset 0x102, reset 0x00 (OTG B / Device Mode) (se /pe W1C, offset 0x103, reset 0x00 (OTG A / Host Mode) (see /pe W1C, offset 0x103, reset 0x00 (OTG B / Device Mode) (se type RO, offset 0x108, reset 0x00 (see page 1055)	, type R/W, offset 0x110, reset 0x0000 (see page 1047)           i, type R/W, offset 0x120, reset 0x0000 (see page 1047)           i, type R/W, offset 0x130, reset 0x0000 (see page 1047)           i, type R/W, offset 0x150, reset 0x0000 (see page 1047)           i, type R/W, offset 0x160, reset 0x0000 (see page 1047)           i, type R/W, offset 0x160, reset 0x0000 (see page 1047)           i, type R/W, offset 0x160, reset 0x0000 (see page 1047)           i, type R/W, offset 0x180, reset 0x0000 (see page 1047)           i, type R/W, offset 0x180, reset 0x0000 (see page 1047)           i, type R/W, offset 0x180, reset 0x0000 (see page 1047)           i, type R/W, offset 0x180, reset 0x0000 (see page 1047)           i, type R/W, offset 0x180, reset 0x0000 (see page 1047)           i, type R/W, offset 0x120, reset 0x0000 (see page 1047)           i, type R/W, offset 0x120, reset 0x0000 (see page 1047)           i, type R/W, offset 0x120, reset 0x0000 (see page 1047)           i, type R/W, offset 0x120, reset 0x0000 (see page 1047)           i, type R/W, offset 0x120, reset 0x0000 (see page 1047)           i, type R/W, offset 0x102, reset 0x0000 (see page 1047)           i, type R/W, offset 0x102, reset 0x0000 (see page 1047)           i, type R/W, offset 0x120, reset 0x0000 (see page 1047)           i, type R/W, offset 0x102, reset 0x000 (OTG A / Host Mode) (see page 1049)           rep W1C, offset 0x103, reset 0x00 (OTG A / Host Mode) (see page 1053) <td>, type R/W, offset 0x110, reset 0x0000 (see page 1047)         , type R/W, offset 0x120, reset 0x0000 (see page 1047)         , type R/W, offset 0x130, reset 0x0000 (see page 1047)         , type R/W, offset 0x140, reset 0x0000 (see page 1047)         , type R/W, offset 0x160, reset 0x0000 (see page 1047)         , type R/W, offset 0x170, reset 0x0000 (see page 1047)         , type R/W, offset 0x170, reset 0x0000 (see page 1047)         , type R/W, offset 0x180, reset 0x0000 (see page 1047)         , type R/W, offset 0x180, reset 0x0000 (see page 1047)         , type R/W, offset 0x180, reset 0x0000 (see page 1047)         , type R/W, offset 0x160, reset 0x0000 (see page 1047)         , type R/W, offset 0x120, reset 0x0000 (see page 1047)         , type R/W, offset 0x120, reset 0x0000 (see page 1047)         , type R/W, offset 0x120, reset 0x0000 (see page 1047)         , type R/W, offset 0x120, reset 0x0000 (see page 1047)         , type R/W, offset 0x120, reset 0x0000 (see page 1047)         , type R/W, offset 0x120, reset 0x0000 (see page 1047)         , type R/W, offset 0x120, reset 0x0000 (see page 1047)         , type R/W, offset 0x120, reset 0x0000 (see page 1047)         , type R/W, offset 0x120, reset 0x0000 (see page 1047)         , type R/W, offset 0x102, reset 0x0000 (see page 1047)         , type R/W, offset 0x103, reset 0x000 (OTG A / Host Mode) (see page 1049)         SETENDC</td> <td>, type R/W, offset 0x110, reset 0x0000 (see page 1047)  , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x130, reset 0x0000 (see page 1047) , type R/W, offset 0x150, reset 0x0000 (see page 1047) , type R/W, offset 0x160, reset 0x0000 (see page 1047) , type R/W, offset 0x160, reset 0x0000 (see page 1047) , type R/W, offset 0x180, reset 0x0000 (see page 1047) , type R/W, offset 0x180, reset 0x0000 (see page 1047) , type R/W, offset 0x180, reset 0x0000 (see page 1047) , type R/W, offset 0x180, reset 0x0000 (see page 1047) , type R/W, offset 0x180, reset 0x0000 (see page 1047) , type R/W, offset 0x180, reset 0x0000 (see page 1047) , type R/W, offset 0x180, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x000 (OTG A / Host Mode) (see page 1049)</td> <td>, type R/W, offset 0x110, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x130, reset 0x0000 (see page 1047) , type R/W, offset 0x140, reset 0x0000 (see page 1047) , type R/W, offset 0x160, reset 0x0000 (see page 1047) , type R/W, offset 0x160, reset 0x0000 (see page 1047) , type R/W, offset 0x160, reset 0x0000 (see page 1047) , type R/W, offset 0x160, reset 0x0000 (see page 1047) , type R/W, offset 0x160, reset 0x0000 (see page 1047) , type R/W, offset 0x160, reset 0x0000 (see page 1047) , type R/W, offset 0x180, reset 0x0000 (see page 1047) , type R/W, offset 0x180, reset 0x0000 (see page 1047) , type R/W, offset 0x180, reset 0x0000 (see page 1047) , type R/W, offset 0x180, reset 0x0000 (see page 1047) , type R/W, offset 0x180, reset 0x0000 (see page 1047) , type R/W, offset 0x180, reset 0x0000 (see page 1047) , type R/W, offset 0x180, reset 0x0000 (see page 1047) , type R/W, offset 0x180, reset 0x0000 (see page 1047) , type R/W, offset 0x100, reset 0x0000 (see page 1047) , type R/W, offset 0x100, reset 0x0000 (see page 1047) , type R/W, offset 0x100, reset 0x0000 (see page 1047) , type R/W, offset 0x100, reset 0x0000 (see page 1047) , type R/W, offset 0x160, reset 0x0000 (see page 1047) , type R/W, offset 0x160, reset 0x0000 (see page 1047) , type R/W, offset 0x160, reset 0x0000 (see page 1047) , type R/W, offset 0x160, reset 0x0000 (see page 1047) , type R/W, offset 0x160, reset 0x0000 (see page 1047) , type R/W, offset 0x160, reset 0x0000 (see page 1047) , type R/W, offset 0x160, reset 0x0000 (see page 1047) , type R/W, offset 0x160, reset 0x0000 (see page 1047) , type R/W, offset 0x160, reset 0x000 (OTG A / Host Mode) (see page 1049)</td> <td>i, type R/W, offset 0x110, reset 0x0000 (see page 1047) i, type R/W, offset 0x120, reset 0x0000 (see page 1047) i, type R/W, offset 0x130, reset 0x0000 (see page 1047) i, type R/W, offset 0x140, reset 0x0000 (see page 1047) i, type R/W, offset 0x160, reset 0x000 (SE page 1047) i, type R/W, offset 0x160, reset 0x000 (SE page 1047) i, type R/W, offset 0x160, reset 0x000 (SE page 1047) i, type R/W, offset 0x160, reset 0x000 (SE page 1047) i, type R/W, offset 0x160, reset 0x000 (SE page 1047) i, type R/W, type R/W, type R/W, type R/W, type R/W, type R/</td> <td>PRT15, type RW, offset 0x100, reset 0x0000 (see page 1047)         PORT           , type RW, offset 0x120, reset 0x0000 (see page 1047)         MAXLOAD        </td> <td>Nome RVW, offset 0x10, reset 0x000 (see page 1047)         MAXLOAD           . type RVW, offset 0x10, reset 0x0000 (see page 1047)         MAXLOAD           . type RVW, offset 0x130, reset 0x0000 (see page 1047)         MAXLOAD           . type RVW, offset 0x130, reset 0x0000 (see page 1047)         MAXLOAD           . type RVW, offset 0x130, reset 0x0000 (see page 1047)         MAXLOAD           . type RVW, offset 0x130, reset 0x0000 (see page 1047)         MAXLOAD           . type RVW, offset 0x150, reset 0x0000 (see page 1047)         MAXLOAD           . type RVW, offset 0x150, reset 0x0000 (see page 1047)         MAXLOAD           . type RVW, offset 0x150, reset 0x0000 (see page 1047)         MAXLOAD           . type RVW, offset 0x150, reset 0x0000 (see page 1047)         MAXLOAD           . type RVW, offset 0x130, reset 0x0000 (see page 1047)         MAXLOAD           . type RVW, offset 0x150, reset 0x0000 (see page 1047)         MAXLOAD           . type RVW, offset 0x150, reset 0x0000 (see page 1047)         MAXLOAD           . type RVW, offset 0x150, reset 0x0000 (see page 1047)         MAXLOAD           . type RVW, offset 0x150, reset 0x0000 (see page 1047)         MAXLOAD           . type RVW, offset 0x160, reset 0x0000 (see page 1047)         MAXLOAD           . type RVW, offset 0x160, reset 0x0000 (see page 1047)         MAXLOAD           . type RVW, offset 0x160, reset 0x0000 (see page 1047)&lt;</td> <td>DRT16, type RW, offset 0x110, reset 0x000 (see page 1047)         MAXLOAD           type RW, offset 0x130, reset 0x0000 (see page 1047)         MAXLOAD           type RW, offset 0x130, reset 0x0000 (see page 1047)         MAXLOAD           type RW, offset 0x130, reset 0x0000 (see page 1047)         MAXLOAD           type RW, offset 0x130, reset 0x0000 (see page 1047)         MAXLOAD           type RW, offset 0x160, reset 0x0000 (see page 1047)         MAXLOAD           type RW, offset 0x160, reset 0x0000 (see page 1047)         MAXLOAD           type RW, offset 0x160, reset 0x0000 (see page 1047)         MAXLOAD           type RW, offset 0x160, reset 0x0000 (see page 1047)         MAXLOAD           type RW, offset 0x160, reset 0x0000 (see page 1047)         MAXLOAD           type RW, offset 0x160, reset 0x0000 (see page 1047)         MAXLOAD           type RW, offset 0x160, reset 0x0000 (see page 1047)         MAXLOAD           type RW, offset 0x160, reset 0x0000 (see page 1047)         MAXLOAD           type RW, offset 0x160, reset 0x0000 (see page 1047)         MAXLOAD           type RW, offset 0x160, reset 0x0000 (see page 1047)         MAXLOAD           type RW, offset 0x100, reset 0x0000 (see page 1047)         MAXLOAD           type RW, offset 0x100, reset 0x0000 (see page 1047)         MAXLOAD           type RW, offset 0x100, reset 0x00000 (see page 1047)         MAXLOAD</td>	, type R/W, offset 0x110, reset 0x0000 (see page 1047)         , type R/W, offset 0x120, reset 0x0000 (see page 1047)         , type R/W, offset 0x130, reset 0x0000 (see page 1047)         , type R/W, offset 0x140, reset 0x0000 (see page 1047)         , type R/W, offset 0x160, reset 0x0000 (see page 1047)         , type R/W, offset 0x170, reset 0x0000 (see page 1047)         , type R/W, offset 0x170, reset 0x0000 (see page 1047)         , type R/W, offset 0x180, reset 0x0000 (see page 1047)         , type R/W, offset 0x180, reset 0x0000 (see page 1047)         , type R/W, offset 0x180, reset 0x0000 (see page 1047)         , type R/W, offset 0x160, reset 0x0000 (see page 1047)         , type R/W, offset 0x120, reset 0x0000 (see page 1047)         , type R/W, offset 0x120, reset 0x0000 (see page 1047)         , type R/W, offset 0x120, reset 0x0000 (see page 1047)         , type R/W, offset 0x120, reset 0x0000 (see page 1047)         , type R/W, offset 0x120, reset 0x0000 (see page 1047)         , type R/W, offset 0x120, reset 0x0000 (see page 1047)         , type R/W, offset 0x120, reset 0x0000 (see page 1047)         , type R/W, offset 0x120, reset 0x0000 (see page 1047)         , type R/W, offset 0x120, reset 0x0000 (see page 1047)         , type R/W, offset 0x102, reset 0x0000 (see page 1047)         , type R/W, offset 0x103, reset 0x000 (OTG A / Host Mode) (see page 1049)         SETENDC	, type R/W, offset 0x110, reset 0x0000 (see page 1047)  , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x130, reset 0x0000 (see page 1047) , type R/W, offset 0x150, reset 0x0000 (see page 1047) , type R/W, offset 0x160, reset 0x0000 (see page 1047) , type R/W, offset 0x160, reset 0x0000 (see page 1047) , type R/W, offset 0x180, reset 0x0000 (see page 1047) , type R/W, offset 0x180, reset 0x0000 (see page 1047) , type R/W, offset 0x180, reset 0x0000 (see page 1047) , type R/W, offset 0x180, reset 0x0000 (see page 1047) , type R/W, offset 0x180, reset 0x0000 (see page 1047) , type R/W, offset 0x180, reset 0x0000 (see page 1047) , type R/W, offset 0x180, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x000 (OTG A / Host Mode) (see page 1049)	, type R/W, offset 0x110, reset 0x0000 (see page 1047) , type R/W, offset 0x120, reset 0x0000 (see page 1047) , type R/W, offset 0x130, reset 0x0000 (see page 1047) , type R/W, offset 0x140, reset 0x0000 (see page 1047) , type R/W, offset 0x160, reset 0x0000 (see page 1047) , type R/W, offset 0x160, reset 0x0000 (see page 1047) , type R/W, offset 0x160, reset 0x0000 (see page 1047) , type R/W, offset 0x160, reset 0x0000 (see page 1047) , type R/W, offset 0x160, reset 0x0000 (see page 1047) , type R/W, offset 0x160, reset 0x0000 (see page 1047) , type R/W, offset 0x180, reset 0x0000 (see page 1047) , type R/W, offset 0x180, reset 0x0000 (see page 1047) , type R/W, offset 0x180, reset 0x0000 (see page 1047) , type R/W, offset 0x180, reset 0x0000 (see page 1047) , type R/W, offset 0x180, reset 0x0000 (see page 1047) , type R/W, offset 0x180, reset 0x0000 (see page 1047) , type R/W, offset 0x180, reset 0x0000 (see page 1047) , type R/W, offset 0x180, reset 0x0000 (see page 1047) , type R/W, offset 0x100, reset 0x0000 (see page 1047) , type R/W, offset 0x100, reset 0x0000 (see page 1047) , type R/W, offset 0x100, reset 0x0000 (see page 1047) , type R/W, offset 0x100, reset 0x0000 (see page 1047) , type R/W, offset 0x160, reset 0x0000 (see page 1047) , type R/W, offset 0x160, reset 0x0000 (see page 1047) , type R/W, offset 0x160, reset 0x0000 (see page 1047) , type R/W, offset 0x160, reset 0x0000 (see page 1047) , type R/W, offset 0x160, reset 0x0000 (see page 1047) , type R/W, offset 0x160, reset 0x0000 (see page 1047) , type R/W, offset 0x160, reset 0x0000 (see page 1047) , type R/W, offset 0x160, reset 0x0000 (see page 1047) , type R/W, offset 0x160, reset 0x000 (OTG A / Host Mode) (see page 1049)	i, type R/W, offset 0x110, reset 0x0000 (see page 1047) i, type R/W, offset 0x120, reset 0x0000 (see page 1047) i, type R/W, offset 0x130, reset 0x0000 (see page 1047) i, type R/W, offset 0x140, reset 0x0000 (see page 1047) i, type R/W, offset 0x160, reset 0x000 (SE page 1047) i, type R/W, offset 0x160, reset 0x000 (SE page 1047) i, type R/W, offset 0x160, reset 0x000 (SE page 1047) i, type R/W, offset 0x160, reset 0x000 (SE page 1047) i, type R/W, offset 0x160, reset 0x000 (SE page 1047) i, type R/W, type R/W, type R/W, type R/W, type R/W, type R/	PRT15, type RW, offset 0x100, reset 0x0000 (see page 1047)         PORT           , type RW, offset 0x120, reset 0x0000 (see page 1047)         MAXLOAD	Nome RVW, offset 0x10, reset 0x000 (see page 1047)         MAXLOAD           . type RVW, offset 0x10, reset 0x0000 (see page 1047)         MAXLOAD           . type RVW, offset 0x130, reset 0x0000 (see page 1047)         MAXLOAD           . type RVW, offset 0x130, reset 0x0000 (see page 1047)         MAXLOAD           . type RVW, offset 0x130, reset 0x0000 (see page 1047)         MAXLOAD           . type RVW, offset 0x130, reset 0x0000 (see page 1047)         MAXLOAD           . type RVW, offset 0x150, reset 0x0000 (see page 1047)         MAXLOAD           . type RVW, offset 0x150, reset 0x0000 (see page 1047)         MAXLOAD           . type RVW, offset 0x150, reset 0x0000 (see page 1047)         MAXLOAD           . type RVW, offset 0x150, reset 0x0000 (see page 1047)         MAXLOAD           . type RVW, offset 0x130, reset 0x0000 (see page 1047)         MAXLOAD           . type RVW, offset 0x150, reset 0x0000 (see page 1047)         MAXLOAD           . type RVW, offset 0x150, reset 0x0000 (see page 1047)         MAXLOAD           . type RVW, offset 0x150, reset 0x0000 (see page 1047)         MAXLOAD           . type RVW, offset 0x150, reset 0x0000 (see page 1047)         MAXLOAD           . type RVW, offset 0x160, reset 0x0000 (see page 1047)         MAXLOAD           . type RVW, offset 0x160, reset 0x0000 (see page 1047)         MAXLOAD           . type RVW, offset 0x160, reset 0x0000 (see page 1047)<	DRT16, type RW, offset 0x110, reset 0x000 (see page 1047)         MAXLOAD           type RW, offset 0x130, reset 0x0000 (see page 1047)         MAXLOAD           type RW, offset 0x130, reset 0x0000 (see page 1047)         MAXLOAD           type RW, offset 0x130, reset 0x0000 (see page 1047)         MAXLOAD           type RW, offset 0x130, reset 0x0000 (see page 1047)         MAXLOAD           type RW, offset 0x160, reset 0x0000 (see page 1047)         MAXLOAD           type RW, offset 0x160, reset 0x0000 (see page 1047)         MAXLOAD           type RW, offset 0x160, reset 0x0000 (see page 1047)         MAXLOAD           type RW, offset 0x160, reset 0x0000 (see page 1047)         MAXLOAD           type RW, offset 0x160, reset 0x0000 (see page 1047)         MAXLOAD           type RW, offset 0x160, reset 0x0000 (see page 1047)         MAXLOAD           type RW, offset 0x160, reset 0x0000 (see page 1047)         MAXLOAD           type RW, offset 0x160, reset 0x0000 (see page 1047)         MAXLOAD           type RW, offset 0x160, reset 0x0000 (see page 1047)         MAXLOAD           type RW, offset 0x160, reset 0x0000 (see page 1047)         MAXLOAD           type RW, offset 0x100, reset 0x0000 (see page 1047)         MAXLOAD           type RW, offset 0x100, reset 0x0000 (see page 1047)         MAXLOAD           type RW, offset 0x100, reset 0x00000 (see page 1047)         MAXLOAD

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
USBTXCS	SRL1, type	R/W, offset	0x112, res	et 0x00 (O	TG A / Host	Mode) (se	e page 105	58)				1			
								NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
USBTXCS	SRL2, type	R/W, offset	0x122, res	et 0x00 (O	TG A / Host	t Mode) (se	e page 10	58)							
								NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
USBTXCS	SRL3, type	R/W, offset	0x132, res	et 0x00 (O	TG A / Host	t Mode) (se	e page 10	58)						•	
								NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
USBTXCS	SRL4, type	R/W, offset	0x142, res	et 0x00 (O	TG A / Host	t Mode) (se	e page 10	58)							
								NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
USBTXCS	SRL5, type	R/W, offset	0x152, res	et 0x00 (O	TG A / Host	t Mode) (se	e page 10	58)							
								NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
USBTXCS	SRL6, type	R/W, offset	0x162, res	et 0x00 (O	TG A / Host	t Mode) (se	e page 108	58)							
								NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
USBTXCS	SRL7, type	R/W, offset	0x172, res	et 0x00 (O	TG A / Host	t Mode) (se	e page 10	58)							
								NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
USBTXCS	SRL8, type	R/W, offset	0x182, res	et 0x00 (O	TG A / Host	t Mode) (se	e page 108		a						
								NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
USBTXCS	SRL9, type	R/W, offset	0x192, res	et 0x00 (O	TG A / Host	t Mode) (se	e page 108		0.0	0711	057115	EL LIC'			TV021
UODTYO	DI 40. 6	D/14 - #-				- 4 84 1 - ) /		NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
USBIACS	SRL10, type	R/W, Onse	et ux 1A2, re	eset uxuu (	JIGA/HO	st wode) (	see page 1	NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
IISBTYC	SRL11, type	P/W offer	+ 0v1B2 ro	sot 0x00 //		et Mode) (	200 0200 1		CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFUNE	IARDI
USBIAC	SK⊑11, type	17,44, 01136	, IOX I D2, IO	561 0200 (	516 A / 110	st would) (s	see page n	NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
USBTXCS	SRL12, type	R/W. offse	et 0x1C2. re	eset 0x00 (	OTG A / Ho	st Mode) (s	see page 1		OLINDI	OWLEED		120011	Entrolt	THONE	INITE
	, <b>, , ,</b> , , , , , , , , , , , , , , ,	, e					lee page .	NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
USBTXCS	SRL13, type	R/W, offse	et 0x1D2, re	eset 0x00 (	OTG A / Ho	st Mode) (s	see page 1								
								NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
USBTXCS	SRL14, type	R/W, offse	et 0x1E2, re	eset 0x00 (	OTG A / Ho	st Mode) (s	see page 1	058)				1			
								NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
USBTXCS	SRL15, type	R/W, offse	et 0x1F2, re	eset 0x00 (0	DTG A / Ho	st Mode) (s	ee page 10	058)							
								NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
USBTXCS	SRL1, type	R/W, offset	0x112, res	et 0x00 (O	FG B / Devi	ce Mode) (	see page 1	058)							
									CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBTXCS	SRL2, type	R/W, offset	0x122, res	et 0x00 (O	TG B / Devi	ce Mode) (	see page 1	058)							
									CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBTXCS	SRL3, type	R/W, offset	0x132, res	et 0x00 (O	TG B / Devi	ce Mode) (	see page 1	058)							
									CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBTXCS	SRL4, type	R/W, offset	0x142, res	et 0x00 (O	TG B / Devi	ce Mode) (	see page 1	058)							
								250)	CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBIXCS	SRL5, type	R/W, offset	0x152, res	et 0x00 (O	IGB/Devi	ce Mode) (	see page 1	058)			CTALL	FLUCH			TYDDV
		B/W offoot	0-162	ot 0×00 (O		oo Modo) (	000 0000 1	058)	CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
0301703	SRL6, type	R/W, Olisel	02102,105		IG B / Devi	ce woue) (	see page i	056)	CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBTYCS	SRL7, type		0v172 ros	et 0x00 (O	TG B / Devi	ce Mode) (	see nage 1	058)	OLINDI	OTALLED	OTALL		UNDIAN	THONE	TXILDT
0001700	51127, type		. 0, 17 2, 100		10 07 001	ee meae) (	occ page i		CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBTXCS	SRL8, type	R/W, offset	0x182. res	et 0x00 (O	TG B / Devi	ce Mode) (	see page 1	058)				1			
			,			/		,	CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBTXCS	SRL9, type	R/W, offset	0x192, res	et 0x00 (O	TG B / Devi	ce Mode) (	see page 1	058)		1		1	I	1	
			, -	, -		, ,			CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBTXCS	SRL10, type	R/W, offse	et 0x1A2, re	eset 0x00 (	OTG B / De	vice Mode)	(see page	1058)		1		1			
									CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBTXCS	SRL11, type	R/W, offse	et 0x1B2, re	eset 0x00 (	OTG B / De	vice Mode)	(see page	1058)							
									CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
USBTXC	SRL12, type			set 0x00 (0	OTG B / De	vice Mode)	(see page	1058)							
		,	,			,	(	,	CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBTXCS	SRL13, type	R/W. offse	et 0x1D2. re	set 0x00 ((	OTG B / De	vice Mode)	(see page	1058)				1.2001			
		,					(	,	CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBTXCS	SRL14, type	R/W. offse	et 0x1E2. re	set 0x00 ((	OTG B / De	vice Mode)	(see page	1058)	-		-				
		,	,			,	( pg-	,	CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBTXCS	SRL15, type	R/W. offse	et 0x1F2, re	set 0x00 ((	TG B / De	vice Mode)	(see page	1058)							
CODINC	511210, 1990	1011, 01100				rice moue,	(occ page	1000)	CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBTXCS	SRH1, type	R/W. offset	t 0x113, res	et 0x00 (O	TG A / Hos	t Mode) (se	e page 106	33)	02.101	01712220	01/122		onbrat		
	,.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,	,					AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT
USBTXCS	SRH2, type	R/W. offset	t 0x123. res	et 0x00 (O	TG A / Hos	t Mode) (se	e page 10								
	<u>.</u> , . <b>y</b> pe	, 000				(00	o page te	AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT
USBTXCS	SRH3, type	R/W. offset	t 0x133, res	et 0x00 (O	TG A / Hos	t Mode) (se	e page 10			mobe	Dimiteri		Bill theB	52	5.
		, 000				(00	o page te	AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT
USBTXCS	SRH4, type	R/W. offset	t 0x143. res	et 0x00 (O	TG A / Hos	t Mode) (se	e page 10								
		, 01001						AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT
USBTXCS	SRH5, type	R/W. offset	t 0x153, res	et 0x00 (O	TG A / Hos	t Mode) (se	e page 10				• [ 1	1			5.
0001/100	orano, type					(00	e page to	AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT
USBTXCS	SRH6, type	R/W. offset	t 0x163, res	et 0x00 (O	TG A / Hos	t Mode) (se	e page 10			mobe	5117 (211		Bill theB	52	51
		, 000				(00	o page to	AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT
USBTXCS	SRH7, type	R/W offset	t 0x173 res	et 0x00 (O		t Mode) (se	e nage 10			mobe	5117 (211		Bill theB	52	5.
00217.00	oran, type					(00	e page to	AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT
USBTXCS	SRH8, type	R/W offset	t 0x183 res	et 0x00 (O	TG A / Hos	t Mode) (se	e nage 10			MODE	DIWALIN		Div wicd	DIME	01
OODIXO	ortio, type	iti i i i i i i i i i i i i i i i i i i	100,100		IO A/ IIO3	(30	e page 100	AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT
USBTXCS	SRH9, type	R/W offset	t 0x193 res	et 0x00 (O	TG A / Hos	t Mode) (se	e nage 10			MODE	DIWALI		Dim wicd	DIME	DI
00217.00	orano, type					(00	e page to	AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT
USBTYCS	SRH10, type	R/W offs	ot 0v1A3 rd	set 0x00 (		et Mode) (	see nage 1			MODE	DIWALI		Div wied	DIME	
00017.00	Sicilio, type	1010, 01130	61 0X 1A3, 10	5361 0700 (			see page 1	AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT
USBTXCS	SRH11, type	R/W offse	et 0x1B3 re	set 0x00 ((		st Mode) (	ee nage 1			WODE	DINALI		DIMANIOD	DIWE	ы
00217.00		1011, 0110					lee page 1	AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT
USBTYC	SRH12, type	R/W offs	ot 0v1C3 rd	set 0x00 (		et Mode) (	see nage 1			MODE	DIWALI		Div wicd	DIME	DI
USBIAC	SKITZ, type	1.1.1.1.	et 0x103, 16	581 0100 (			see page i	AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT
USBTYC	SRH13, type	R/W offs	ot 0v1D3 rd	set 0x00 (		et Mode) (	see nage 1			WODE	DINALIN		DINANOD	DIWL	ы
OODIXO	orano, type	1010, 01130	61 0X123, 10	5361 0200 (			see page 1	AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT
USBTXCS	SRH14, type	R/W offs	et 0x1F3 re	set 0x00 ((		st Mode) (	ee nage 1			MODE	DIWALI		Dim wicd	DIME	DI
		,					lee page .	AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT
USBTYCS	SRH15, type	R/W offs	ot 0v1E3 ro	sot 0x00 ((		st Mode) (s				MODE	DIWALI		Div wicd	DIME	
00017.00	Sicilia, type	1010, 01130	et 0x11 0, 10	361 0700 (		31 110000) (3	ice page in	AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT
USBTXCS	SRH1, type	R/W offset	t 0x113 res	et 0x00 (O	TG B / Devi	ice Mode) (	see nage 1			WODE	DINALI		DIMANIOD	DIWE	ы
0001700	Sixin, type	ian, onsei	U UX 110, 103	0,000 (0			see page i	AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBTYC	SRH2, type		+ 0×123 ros	ot 0x00 (O		ico Modo) (	see page 1		100	WODE	DINALIN		DINANOD		
USBIAC	SKIIZ, type	1.144, 011561	1 0 1 1 2 3, 1 6 3				see page	AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBTYC	SRH3, type		+ 0x133 ros	ot 0x00 (O		ico Modo) (	500 D200 1		100	MODE	DWALN		DINANOD		
USBIAC	SKIIS, type	1.144, 011561	1 0 1 1 3 3, 1 6 3				see page	AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBTYC	SRH4, type	R/W offers	t 0x143 roo	et 0×00 (O		ice Mode) /	see nage 1		100	MODE	DWAEN				
0001700	стан, суре			0) 0010 10			ooc paye	AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
IICETVO			+ 0x152 +c-	ot 0x00 (O		ico Modo) /	500 page /		130	MODE	DWAEN		DIVIAIVIOD		
USBIACS	SRH5, type	ww, onsei	L UX 133, FES	er 0x00 (O	IG B / Dev	ice wode) (	see hade j		160	MODE		EDT			
IISPTYO			+ 0x162	ot 0-00 (C)		ico Model (	500 D070 1	AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBIXCS	SRH6, type	ra/ww, offset	i ux163, res	et 0x00 (O	IG B / Dev	ice wode) (	see page 1	·	100	MODE			DMANAOD		
		DAM	0					AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBIXCS	SRH7, type	k/w, offset	t 0x1/3, res	et 0x00 (O	IG B / Dev	ice Mode) (	see page 1		100	MODE	DMAEN		DUALICE		
								AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
USBTXCSF	RH8, type I	R/W, offset	0x183, res	et 0x00 (O	TG B / Devi	ce Mode)	(see page 1	1063)							
								AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBTXCSF	RH9, type l	R/W, offset	0x193, res	et 0x00 (O	TG B / Devi	ce Mode)	(see page 1	1063)							
								AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBTXCSF	RH10, type	R/W, offse	t 0x1A3, re	eset 0x00 (	OTG B / De	vice Mode	) (see page	1063)							
				•				AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBTYCSE	RH11 type	R/W, offse	t 0v1B3 rd	sot 0x00 ((		vice Mode									
00017001	ann, type	1010, 01130		361 0700 (		vice mode	(see page	AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
	D1140 4	D/M - 6	4.0						130	WODE	DIMAEN	FDI	DIVIAIVIOD		
USBIACSP	KH12, type	R/W, offse	1 02103, 16	eset uxuu (	JIG B / De	vice mode	) (see page		10.0						
								AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBTXCSF	RH13, type	R/W, offse	t 0x1D3, re	eset 0x00 (	OTG B / De	vice Mode	) (see page	1063)							
								AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBTXCSF	RH14, type	R/W, offse	t 0x1E3, re	eset 0x00 (0	OTG B / De	vice Mode	) (see page	1063)							
								AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBTXCSF	RH15, type	R/W, offse	t 0x1F3, re	eset 0x00 (0	OTG B / De	vice Mode)	(see page	1063)							
								AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBRXMA	XP1, type	R/W, offset	0x114, res	et 0x0000	(see page 1	067)									
						-				MAXLOAD					
	XP2, type	R/W, offset	0x124. res	set 0x0000	(see page 1	067)									
		,	•		(ooo page					MAXLOAD					
	VD2 turns	R/W, offset	0.424		(	067)				MARLOAD					
	лгз, туре	rt/w, onset	0x134, res		(see page	1067)									
										MAXLOAD					
USBRXMA	XP4, type	R/W, offset	0x144, res	set 0x0000	(see page 1	1067)									
										MAXLOAD					
USBRXMA	XP5, type	R/W, offset	0x154, res	set 0x0000	(see page 1	1067)									
										MAXLOAD					
USBRXMA	XP6, type	R/W, offset	0x164, res	set 0x0000	(see page 1	1067)									
										MAXLOAD					
USBRXMA	XP7, type	R/W, offset	0x174, res	set 0x0000	(see page 1	1067)									
										MAXLOAD					
USBRXMA	XP8, type	R/W, offset	0x184, res	set 0x0000	(see page 1	1067)									
						,				MAXLOAD					
	XP9 type	R/W, offset	0x194 res	et 0x0000	(see nage 1	1067)									
OOD OUNT	лі 0, <b>сур</b> о	ran, enser	0,104,10		(See page )					MAXLOAD					
	VD40 from		4.0		0 /222 2222	1067)				INIAALOAD					
USDRAWA.															
	AP10, type	e R/W, offse	et UX1A4, F		(coc page	1007)									
						,				MAXLOAD					
USBRXMA		e R/W, offse R/W, offse				,									
	XP11, type	e R/W, offse	et 0x1B4, re	eset 0x000	0 (see page	1067)				MAXLOAD					
	XP11, type		et 0x1B4, re	eset 0x000	0 (see page	1067)									
	XP11, type	e R/W, offse	et 0x1B4, re	eset 0x000	0 (see page	1067)									
USBRXMA	XP11, type XP12, type	e R/W, offse	et 0x1B4, re	eset 0x000 eset 0x000	0 (see page 0 (see page	1067) 1067)				MAXLOAD					
USBRXMA	XP11, type XP12, type	e R/W, offse e R/W, offse	et 0x1B4, re	eset 0x000 eset 0x000	0 (see page 0 (see page	1067) 1067)				MAXLOAD					
USBRXMA USBRXMA	XP11, type XP12, type XP13, type	e R/W, offse e R/W, offse	et 0x1B4, ro et 0x1C4, ro et 0x1D4, ro	eset 0x000 eset 0x000 eset 0x000	0 (see page 0 (see page 0 (see page	1067) 1067) 1067)				MAXLOAD					
USBRXMA USBRXMA	XP11, type XP12, type XP13, type	PR/W, offse R/W, offse R/W, offse	et 0x1B4, ro et 0x1C4, ro et 0x1D4, ro	eset 0x000 eset 0x000 eset 0x000	0 (see page 0 (see page 0 (see page	1067) 1067) 1067)				MAXLOAD MAXLOAD MAXLOAD					
USBRXMA USBRXMA USBRXMA	XP11, type XP12, type XP13, type XP14, type	R/W, offse R/W, offse R/W, offse R/W, offse	et 0x1B4, ro et 0x1C4, ro et 0x1D4, ro et 0x1E4, ro	eset 0x000 eset 0x000 eset 0x000 eset 0x000	0 (see page 0 (see page 0 (see page 0 (see page	1067) 1067) 1067)				MAXLOAD					
USBRXMA USBRXMA USBRXMA	XP11, type XP12, type XP13, type XP14, type	PR/W, offse R/W, offse R/W, offse	et 0x1B4, ro et 0x1C4, ro et 0x1D4, ro et 0x1E4, ro	eset 0x000 eset 0x000 eset 0x000 eset 0x000	0 (see page 0 (see page 0 (see page 0 (see page	1067) 1067) 1067)				MAXLOAD MAXLOAD MAXLOAD					
USBRXMA USBRXMA USBRXMA	XP11, type XP12, type XP13, type XP14, type XP15, type	e R/W, offse e R/W, offse e R/W, offse e R/W, offse e R/W, offse	et 0x1B4, rr et 0x1C4, rr et 0x1D4, rr et 0x1E4, rc	eset 0x000 	0 (see page 0 (see page 0 (see page 0 (see page 0 (see page 0 (see page	1067) 1067) 1067) 1067) 1067)				MAXLOAD MAXLOAD MAXLOAD					
USBRXMA USBRXMA USBRXMA	XP11, type XP12, type XP13, type XP14, type XP15, type	R/W, offse R/W, offse R/W, offse R/W, offse	et 0x1B4, rr et 0x1C4, rr et 0x1D4, rr et 0x1E4, rc	eset 0x000 	0 (see page 0 (see page 0 (see page 0 (see page 0 (see page 0 (see page	1067) 1067) 1067) 1067) 1067)	ee page 106			MAXLOAD MAXLOAD MAXLOAD					
USBRXMA USBRXMA USBRXMA	XP11, type XP12, type XP13, type XP14, type XP15, type	e R/W, offse e R/W, offse e R/W, offse e R/W, offse e R/W, offse	et 0x1B4, rr et 0x1C4, rr et 0x1D4, rr et 0x1E4, rc	eset 0x000 	0 (see page 0 (see page 0 (see page 0 (see page 0 (see page 0 (see page	1067) 1067) 1067) 1067) 1067)	ee page 106			MAXLOAD MAXLOAD MAXLOAD		40			
USBRXMA USBRXMA USBRXMA	XP11, type XP12, type XP13, type XP14, type XP15, type	e R/W, offse e R/W, offse e R/W, offse e R/W, offse e R/W, offse	et 0x1B4, rr et 0x1C4, rr et 0x1D4, rr et 0x1E4, rc	eset 0x000 	0 (see page 0 (see page 0 (see page 0 (see page 0 (see page 0 (see page	1067) 1067) 1067) 1067) 1067)	e page 106			MAXLOAD MAXLOAD MAXLOAD MAXLOAD		/ MAKTO	EPDOD	E1111	<b>BADD</b>
USBRXMA USBRXMA USBRXMA	XP11, type XP12, type XP13, type XP14, type XP15, type	e R/W, offse e R/W, offse e R/W, offse e R/W, offse e R/W, offse	et 0x1B4, rr et 0x1C4, rr et 0x1D4, rr et 0x1E4, rc	eset 0x000 	0 (see page 0 (see page 0 (see page 0 (see page 0 (see page 0 (see page	1067) 1067) 1067) 1067) 1067)	e page 106		STALLED	MAXLOAD MAXLOAD MAXLOAD		DATAERR / NAKTO	ERROR	FULL	RXRD

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
JSBRXCS	SRL2, type	R/W, offset	t 0x126, res	et 0x00 (O	TG A / Hos	t Mode) (se	e page 106	69)							
								CLRDT	STALLED	REQPKT	FLUSH	DATAERR / NAKTO	ERROR	FULL	RXRDY
USBRXCS	SRL3, type	R/W, offset	t 0x136, res	et 0x00 (O	FG A / Hos	t Mode) (se	e page 106	69)							
								CLRDT	STALLED	REQPKT	FLUSH	DATAERR / NAKTO	ERROR	FULL	RXRDY
USBRXC	SRL4, type	R/W, offset	t 0x146, res	et 0x00 (O	FG A / Hos	t Mode) (se	e page 106	69)							
								CLRDT	STALLED	REQPKT	FLUSH	DATAERR / NAKTO	ERROR	FULL	RXRDY
USBRXC	SRL5, type	R/W, offset	t 0x156, res	et 0x00 (O	FG A / Hos	t Mode) (se	e page 106	69)							
								CLRDT	STALLED	REQPKT	FLUSH	DATAERR / NAKTO	ERROR	FULL	RXRDY
USBRXC	SRL6, type	R/W, offset	t 0x166, res	et 0x00 (O	FG A / Hos	t Mode) (se	e page 106	69)				1			
								CLRDT	STALLED	REQPKT	FLUSH	DATAERR / NAKTO	ERROR	FULL	RXRDY
USBRXC	SRL7, type	R/W, offset	t 0x176, res	et 0x00 (O	FG A / Hos	t Mode) (se	e page 106	69)			1	1			
								CLRDT	STALLED	REQPKT	FLUSH	DATAERR / NAKTO	ERROR	FULL	RXRDY
USBRXC	SRL8, type	R/W, offse	t 0x186, res	et 0x00 (O	FG A / Hos	t Mode) (se	e page 106	69)							
								CLRDT	STALLED	REQPKT	FLUSH	DATAERR / NAKTO	ERROR	FULL	RXRDY
USBRXC	SRL9, type	R/W, offset	t 0x196, res	et 0x00 (O	FG A / Hos	t Mode) (se	e page 106	69)	1	1	1				1
								CLRDT	STALLED	REQPKT	FLUSH	DATAERR / NAKTO	ERROR	FULL	RXRDY
USBRXC	SRL10, type	R/W, offs	et 0x1A6, re	eset 0x00 (	OTG A / Ho	ost Mode) (s	see page 1	069)							
								CLRDT	STALLED	REQPKT	FLUSH	DATAERR/ NAKTO	ERROR	FULL	RXRDY

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
USBRXCSF	RL11, type	R/W, offse	et 0x1B6, re	eset 0x00 (	OTG A / Ho	ost Mode) (s	see page 1	069)							
								CLRDT	STALLED	REQPKT	FLUSH	DATAERR / NAKTO	ERROR	FULL	RXRDY
USBRXCSF	RL12, type	R/W, offse	et 0x1C6, re	eset 0x00 (	OTG A / Ho	ost Mode) (s	see page 1	069)							
								CLRDT	STALLED	REQPKT	FLUSH	DATAERR / NAKTO	ERROR	FULL	RXRDY
USBRXCSF	RL13, type	R/W, offse	et 0x1D6, re	eset 0x00 (	OTG A / Ho	ost Mode) (s	see page 1	069)							
								CLRDT	STALLED	REQPKT	FLUSH	DATAERR / NAKTO	ERROR	FULL	RXRDY
USBRXCSF	RL14, type	R/W, offse	et 0x1E6, re	eset 0x00 (	OTG A / Ho	ost Mode) (s	see page 1	069)						-	
								CLRDT	STALLED	REQPKT	FLUSH	DATAERR / NAKTO	ERROR	FULL	RXRDY
USBRXCSF	RL15, type	R/W, offse	et 0x1F6, re	eset 0x00 (	OTG A / Ho	st Mode) (s	ee page 10	069)		•					
								CLRDT	STALLED	REQPKT	FLUSH	DATAERR/ NAKTO	ERROR	FULL	RXRDY
USBRXCSF	RL1, type I	R/W, offset	t 0x116, res	et 0x00 (O	TG B / Dev	ice Mode) (	see page 1	069)				•			
								CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
USBRXCSF	RL2, type I	R/W, offset	t 0x126, res	et 0x00 (O	TG B / Dev	ice Mode) (	see page 1	1069)		1					
								CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
USBRXCSF	RL3, type I	R/W, offset	t 0x136, res	et 0x00 (O	TG B / Dev	ice Mode) (	see page 1		0741150	07411		0.000	01/55		
			0.446	at 0×00 (0		ice Mede) (		CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
USBRAUSI	≺∟4, type i	k/w, onsei	t 0x146, res	et 0x00 (O	IG B / Dev	ice Mode) (	see page	CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
USBRXCSF	RL5, type I	R/W, offset	t 0x156, res	et 0x00 (O	TG B / Dev	ice Mode) (	see page 1								
								CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
USBRXCSF	RL6, type I	R/W, offset	t 0x166, res	et 0x00 (O	TG B / Dev	ice Mode) (	see page 1	1069)							
								CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
USBRXCSF	RL7, type I	R/W, offset	t 0x176, res	et 0x00 (O	TG B / Dev	ice Mode) (	see page 1								
IISBBYCE	71 8 tuno 1		0v196	of 0×00 (0		ice Mode) (	500 D200 4	CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
CODINACOI	Lo, type i	, 01581			. G B / DeV	ise would) (	occ paye I	CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
USBRXCSF	RL9, type I	R/W, offset	t 0x196, res	et 0x00 (O	TG B / Dev	ice Mode) (	see page 1								
			,	• -		,,		CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
USBRXCSF	RL10, type	R/W, offse	et 0x1A6, re	eset 0x00 (	OTG B / De	vice Mode)	(see page	1069)	1						
								CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
USBRXCSF	RL11, type	R/W, offse	et 0x1B6, re	eset 0x00 (	OTG B / De	vice Mode)	(see page	1069)							
								CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
USBRXCSF	RL12, type	R/W, offse	et 0x1C6, re	eset 0x00 (	OTG B / De	evice Mode)	(see page		07	0	<b>P</b>	D 4=+===	0. =-	<b></b>	D. (2- ·
								CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	23 9	8	7	6	5	4	3	2	1	0
	SRL13, type			eset 0x00 (	OTG B / De	vice Mode)		1069)		-					
				•				CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
USBRXCS	SRL14, type	R/W, offse	et 0x1E6, re	eset 0x00 (	OTG B / De	vice Mode)	(see page	1069)							
								CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
USBRXCS	RL15, type	R/W, offse	et 0x1F6, re	eset 0x00 (	OTG B / De	vice Mode)	(see page	1069)							
								CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
USBRXCS	SRH1, type	R/W, offset	t 0x117, res	et 0x00 (O	TG A / Hos	t Mode) (se	e page 107	(4)							
								AUTOCL	AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
USBRXCS	SRH2, type	R/W, offset	t 0x127, res	set 0x00 (O	TG A / Hos	st Mode) (se	ee page 107	74)							
								AUTOCL	AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
USBRXCS	SRH3, type	R/W, offset	t 0x137, res	set 0x00 (O	TG A / Hos	st Mode) (se	ee page 107	74)				-			
								AUTOCL	AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
USBRXCS	SRH4, type	R/W, offset	t 0x147, res	set 0x00 (O	TG A / Hos	st Mode) (se	e page 107	(4)							
									AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
USBRXCS	SRH5, type	R/W, offset	t 0x157, res	et 0x00 (O	TG A / Hos	st Mode) (se	ee page 107				1				
									AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
USBRXCS	SRH6, type	R/W, offset	t 0x167, res	set 0x00 (O	TG A / Hos	st Mode) (se	e page 107					1			
									AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
USBRXCS	SRH7, type	R/W, offset	t 0x177, res	set 0x00 (O	TG A / Hos	st Mode) (se	ee page 107								
									AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
USBRXCS	SRH8, type	R/W, offset	t 0x187, res	set 0x00 (O	TG A / Hos	st Mode) (se	e page 107						574/5	DT	
		D/M - 6	0.407		<b>TO A</b> / 11-	<b>4 84 1</b> - <b>1</b> /			AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
USBRACS	акнэ, туре	R/W, offset	t 0x197, res	set 0x00 (O	IGA/Hos	st Mode) (se	e page 10/					DMAMOD	DTWE	DT	
		D/M offer	of 0x1A7 =			not Mode) (	000 0000 1		AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
USBRACS	окпто, тур	# R/W, 0115	et ux IA7, I	esel uxuu (		ost Mode) (	see page n		AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
		P/W offer	of 0v1B7 m			ost Mode) (s	see page 1(		AUTOING	DIVIALIN	FIDERIC	DIVIANOD	DIWL	ы	
OODINAGO		, 1010, 01130	51 0 1 1 1 1 1	5361 0200 (			see page n		AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
USBRXCS	RH12, type	R/W. offs	et 0x1C7. r	eset 0x00 (	OTG A / He	ost Mode) (s	see nage 10		norona	DIWALIN	TIDERIC	Div wied	DIME		
002.000	, yp	, 1011, 0110	ot 0x107,1		orozin		occ page in		AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
USBRXCS	RH13. type	R/W. offs	et 0x1D7. r	eset 0x00 (	OTG A / Ho	ost Mode) (s	see page 1								
		,	,-			,(			AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
USBRXCS	RH14, type	R/W, offs	et 0x1E7, r	eset 0x00 (	OTG A / Ho	ost Mode) (s	see page 10								
								AUTOCL	AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
USBRXCS	RH15, type	R/W, offs	et 0x1F7, re	eset 0x00 (	OTG A / Ho	ost Mode) (s	see page 10	)74)							
								AUTOCL	AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
USBRXCS	SRH1, type	R/W, offset	t 0x117, res	et 0x00 (O	TG B / Dev	rice Mode) (	(see page 1	074)							
											œ				
											DER				
								AUTOCL	ISO	DMAEN	ET / F	DMAMOD			
											DISNYET / PIDERR				
		D.44	0					074)							
USBRXCS	KH2, type	K/W, offset	t UX127, res	set Ux00 (C	IG B / Dev	vice Mode) (	(see page 1	U74)							
											RR				
								AUTOCI	ISO	DMAEN	BOILd /	DMAMOD			
								AUTOCL	ISO	DMAEN	DISNYET / PIDERR	DMAMOD			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
USBRXCS	SRH3, type	R/W, offset	t 0x137, res	set 0x00 (C	TG B / Dev	ice Mode)	(see page	1074)							
								AUTOCL	ISO	DMAEN	DISNYET / PIDERR	DMAMOD			
USBRXCS	SRH4, type	R/W, offset	t 0x147, res	set 0x00 (C	TG B / Dev	ice Mode)	(see page	1074)							
								AUTOCL	ISO	DMAEN	DISNYET / PIDERR	DMAMOD			
USBRXCS	SRH5, type	R/W, offset	t 0x157, res	set 0x00 (C	TG B / Dev	ice Mode)	(see page	1074)							
								AUTOCL	ISO	DMAEN	DISNYET / PIDERR	DMAMOD			
USBRXCS	SRH6, type	R/W, offset	t 0x167, res	set 0x00 (C	TG B / Dev	ice Mode)	(see page	1074)							
								AUTOCL	ISO	DMAEN	DISNYET / PIDERR	DMAMOD			
USBRXCS	SRH7, type	R/W, offset	t 0x177, res	set 0x00 (C	TG B / Dev	ice Mode)	(see page	1074)							
								AUTOCL	ISO	DMAEN	DISNYET / PIDERR	DMAMOD			
USBRXCS	SRH8, type	R/W, offset	t 0x187, res	et 0x00 (C	TG B / Dev	ice Mode)	(see page	1074)							
							· · · ·	AUTOCL	ISO	DMAEN	DISNYET / PIDERR	DMAMOD			
USBRXCS	SRH9, type	R/W, offset	t 0x197, res	set 0x00 (C	TG B / Dev	ice Mode)	(see page	1074)				-1			
								AUTOCL	ISO	DMAEN	DISNYET / PIDERR	DMAMOD			
USBRXCS	SRH10, typ	e R/W, offs	et 0x1A7, r	eset 0x00 (	OTG B / De	evice Mode	) (see page	e 1074)							
								AUTOCL	ISO	DMAEN	DISNYET / PIDERR	DMAMOD			
USBRXCS	SRH11, type	e R/W, offse	et 0x1B7, re	eset 0x00 (	OTG B / De	evice Mode	) (see page	e 1074)				1			
								AUTOCL	ISO	DMAEN	DISNYET / PIDERR	DMAMOD			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SBRXCS	SRH12, type	R/W, offs	et 0x1C7, re	eset 0x00 (	OTG B / De	evice Mode	) (see page	e 1074)							
								AUTOCL	ISO	DMAEN	DISNYET / PIDERR	DMAMOD			
JSBRXCS	SRH13, type	R/W, offs	et 0x1D7, re	eset 0x00 (	OTG B / De	evice Mode	) (see page	e 1074)							
								AUTOCL	ISO	DMAEN	DISNYET / PIDERR	DMAMOD			
JSBRXCS	SRH14, type	R/W, offs	et 0x1E7, re	eset 0x00 (	OTG B / De	evice Mode	) (see page	e 1074)							
								AUTOCL	ISO	DMAEN	DISNYET / PIDERR	DMAMOD			
JSBRXCS	SRH15, type	R/W, offs	et 0x1F7, re	eset 0x00 (	OTG B / De	vice Mode	) (see page	1074)							
								AUTOCL	ISO	DMAEN	DISNYET / PIDERR	DMAMOD			
USBRXCO	OUNT1, type	e RO, offse	et 0x118, re	set 0x0000	(see page	1079)			8	-					
									COUNT						
USBRXCO	OUNT2, type	e RO, offse	et 0x128, re	set 0x0000	(see page	1079)									
									COUNT						
USBRXCU	OUNT3, type	e RO, offse	et Ux138, re	set 0x0000	(see page	1079)			COUNT						
USBRXCO	DUNT4, type	RO offse	ot 0x148 re	set 0x0000	(see nage	1079)			COUNT						
	, ., ., ., ., ., ., ., ., ., ., ., ., .,				(				COUNT						
USBRXCO	DUNT5, type	e RO, offse	et 0x158, re	set 0x0000	(see page	1079)									
									COUNT						
USBRXCO	OUNT6, type	e RO, offse	et 0x168, re	set 0x0000	(see page	1079)									
									COUNT						
USBRXCO	OUNT7, type	e RO, offse	et 0x178, re	set 0x0000	(see page	1079)									
		DO -#	4.0-400	a at 01-0000	(000	1070			COUNT						
USBRAC	DUNT8, type	RU, OTISE	π UX 188, ľθ	Set 0X0000	(see page	1079)			COUNT						
USBRXCO	OUNT9, type	RO, offse	et 0x198. re	set 0x0000	(see page	1079)			00011						
	, . , . , . , . , . , . , . , . ,	., 5.130			( Fago	-,			COUNT						
USBRXCO	DUNT10, typ	oe RO, offs	set 0x1A8, r	reset 0x000	0 (see pag	e 1079)									
									COUNT						
USBRXCO	DUNT11, typ	e RO, offs	set 0x1B8, r	reset 0x000	0 (see pag	e 1079)									
									COUNT						
USBRXCO	DUNT12, typ	be RO, offs	set 0x1C8, r	reset 0x000	0 (see pag	e 1079)									
						1075			COUNT						
USBRXCO	DUNT13, typ	be RO, offs	set 0x1D8, r	reset 0x000	u (see pag	e 1079)			COUNT						
USBRYC	DUNT14, typ		of 0v1E8	acat Avaaa	0 (see per	o 1070)			COUNT						
		.5 NO, 0118		5351 02000	• (ace hag	c 10/9)			COUNT						
USBRXCO	DUNT15, typ	oe RO, offs	set 0x1F8. r	eset 0x000	0 (see page	e 1079)			00011						
	., -,,	.,	, .		, <b></b> 9	- /			COUNT						

15         14         13         12         11         10         9         8         7         6         5         4         3         2         1           UBBR TYPE 1. type RW, offiet 0x1A, reset 0x00 (see page 1081)          SPEED         PROTO         TEP           UBBR TYPE 1. type RW, offiet 0x1A, reset 0x00 (see page 1081)          SPEED         PROTO         TEP           UBBR TYPE 1. type RW, offiet 0x1A, reset 0x00 (see page 1081)          SPEED         PROTO         TEP           UBBR TYPE 1. type RW, offiet 0x1A, reset 0x00 (see page 1081)          SPEED         PROTO         TEP           UBBR TYPE 1. type RW, offiet 0x1A, reset 0x00 (see page 1081)          SPEED         PROTO         TEP           UBBR TYPE 1. type RW, offiet 0x1A, reset 0x00 (see page 1081)          SPEED         PROTO         TEP           UBBR TYPE 1. type RW, offiet 0x1A, reset 0x00 (see page 1081)          SPEED         PROTO         TEP           UBBR TYPE 1. type RW, offiet 0x1A, reset 0x00 (see page 1081)          SPEED         PROTO         TEP           UBBR TYPE 1. type RW, offiet 0x1A, reset 0x00 (see page 1081)          SPEED         PROTO         TEP           UBBR TYPE 1. type RW, offiet 0x1A, reset 0x00 (see page 1081) <th>31</th> <th>30</th> <th>29</th> <th>28</th> <th>27</th> <th>26</th> <th>25</th> <th>24</th> <th>23</th> <th>22</th> <th>21</th> <th>20</th> <th>19</th> <th>18</th> <th>17</th> <th>16</th>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
USBTXTYPE2, type RW, offset 0x12A, reset 0x00 (see page 1081) USBTXTYPE2, type RW, offset 0x12A, reset 0x00 (see page 1081) USBTXTYPE3, type RW, offset 0x12A, reset 0x00 (see page 1081) USBTXTYPE5, type RW, offset 0x15A, reset 0x00 (see page 1083) USBTXTYPE5, type RW, offset 0x15A, reset 0x00 (see page 1083) USBTXTYPE5, type RW, offset 0x15A, reset 0x00 (see page 1083) USBTXTPECVAL1, type RW, offset 0x15A, reset 0x00 (see page 1083) USBTXTYPE5, type RW, offset 0x16A, reset 0x00 (see page 1083) USBTXTTERVAL3, type RW, offset 0x15B, reset 0x00 (see page 1083) USBTXTTERVAL3, type RW, offset 0x15B, reset 0x00 (see page 1083) USBTXTTERVAL3, type RW, offset 0x15B, reset 0x00 (see page 1083) USBTXTTERVAL3, type RW, offset 0x15B, reset 0x00 (see page 1083) USBTXTTERVAL3, type RW, offset 0x15B, reset 0x00 (see page 1083) USBTXTTERVAL3, type RW, offset 0x15B, reset	-					-										0
JSBTXTYPE2, type RW, offset 0x12A, reset 0x00 (see page 1081) JSPTXTYPE5, type RW, offset 0x12A, reset 0x00 (see page 1081) SPEED PROTO TEP JSBTXTYPE5, type RW, offset 0x12A, reset 0x00 (see page 1081) SPEED PROTO TEP JSBTXTYPE5, type RW, offset 0x12A, reset 0x00 (see page 1081) SPEED PROTO TEP JSBTXTYPE5, type RW, offset 0x12A, reset 0x00 (see page 1081) SPEED PROTO TEP JSBTXTYPE5, type RW, offset 0x12A, reset 0x00 (see page 1081) SPEED PROTO TEP JSBTXTYPE5, type RW, offset 0x12A, reset 0x00 (see page 1081) SPEED PROTO TEP JSBTXTYPE5, type RW, offset 0x12A, reset 0x00 (see page 1081) SPEED PROTO TEP JSBTXTYPE5, type RW, offset 0x12A, reset 0x00 (see page 1081) SPEED PROTO TEP JSBTXTYPE5, type RW, offset 0x12A, reset 0x00 (see page 1081) SPEED PROTO TEP JSBTXTYPE5, type RW, offset 0x12A, reset 0x00 (see page 1081) SPEED PROTO TEP JSBTXTYPE5, type RW, offset 0x12A, reset 0x00 (see page 1081) SPEED PROTO TEP JSBTXTYPE51, type RW, offset 0x12A, reset 0x00 (see page 1081) SPEED PROTO TEP JSBTXTYPE51, type RW, offset 0x12A, reset 0x00 (see page 1081) SPEED PROTO TEP JSBTXTYPE51, type RW, offset 0x12A, reset 0x00 (see page 1081) SPEED PROTO TEP JSBTXTYPE51, type RW, offset 0x12A, reset 0x00 (see page 1081) SPEED PROTO TEP JSBTXTYPE51, type RW, offset 0x12A, reset 0x00 (see page 1081) SPEED PROTO TEP JSBTXTYPE51, type RW, offset 0x12A, reset 0x00 (see page 1081) SPEED PROTO TEP JSBTXTYPE51, type RW, offset 0x12A, reset 0x00 (see page 1083) SPEED PROTO TEP JSBTXTYPE51, type RW, offset 0x12A, reset 0x00 (see page 1083) SPEED PROTO TEP JSBTXTYPE51, type RW, offset 0x12A, reset 0x00 (see page 1083) SPEED PROTO TEP JSBTXTYPE51, type RW, offset 0x12A, reset 0x00 (see page 1083) SPEED PROTO TEP JSBTXTYPE51, type RW, offset 0x12B, reset 0x00 (see page 1083) SPEED PROTO TEP JSBTXTYPE51, type RW, offset 0x12B, reset 0x00 (see page 1083) SPEED PROTO TEP JSBTXTYPE51, type RW, offset 0x12B, reset 0x00 (see page 1083) SPEED PROTO TEP JSBTXTYPE51, type RW, offset 0x12B, reset 0x00 (see page 1083) SPEED PROTO TEP JSBTXTYPE51, type RW	JSBTXTYF	PE1, type F	R/W, offset	0x11A, res	et 0x00 (se	ee page 108	1)		1				1			
SPEED         PROTO         TEP           JSBTXTYPE3, type RW, offset 0x13A, reset 0x00 (nee page 1081)         SPEED         PROTO         TEP           JSBTXTYPE4, type RW, offset 0x15A, reset 0x00 (nee page 1081)         SPEED         PROTO         TEP           JSBTXTYPE5, type RW, offset 0x15A, reset 0x00 (nee page 1081)         SPEED         PROTO         TEP           JSBTXTYPE5, type RW, offset 0x15A, reset 0x00 (nee page 1081)         SPEED         PROTO         TEP           JSBTXTYPE5, type RW, offset 0x15A, reset 0x00 (nee page 1081)         SPEED         PROTO         TEP           JSBTXTYPE5, type RW, offset 0x15A, reset 0x00 (nee page 1081)         SPEED         PROTO         TEP           JSBTXTYPE5, type RW, offset 0x15A, reset 0x00 (nee page 1081)         SPEED         PROTO         TEP           JSBTXTYPE10, type RW, offset 0x15A, reset 0x00 (nee page 1081)         SPEED         PROTO         TEP           JSBTXTYPE13, type RW, offset 0x16A, reset 0x00 (nee page 1081)         SPEED         PROTO         TEP           JSBTXTYPE13, type RW, offset 0x16A, reset 0x00 (nee page 1081)         SPEED         PROTO         TEP           JSBTXTYPE13, type RW, offset 0x16A, reset 0x00 (nee page 1081)         SPEED         PROTO         TEP           JSBTXTYPE14, type RW, offset 0x16A, reset 0x00 (nee page 1081)         SPEED         PROTO									SP	EED	PR	ото		T	EP	
JSBTXTYPE1, type RW, offset 0x13A, reset 0x00 (see page 1081) JSBTXTYPE4, type RW, offset 0x13A, reset 0x00 (see page 1081) JSBTXTYPE5, type RW, offset 0x15A, reset 0x00 (see page 1081) JSBTXTYPE5, type RW, offset 0x15A, reset 0x00 (see page 1083) JSBTXTYPE5, type RW, offset 0x15B, reset 0x00 (see page 1083) JSBTXTYPE74L, type RW, offset 0x15B, reset 0x00 (see page 1083) JSBTXTYPE74L, type RW, offset 0x15B, reset 0x00 (see page 1083) JSBTXTYPE74L, type RW, offset 0x15B, reset 0x00 (see page 1083) JSBTXTYPE74L, type RW, offset 0x15B, reset 0x00 (see page 1083) JSBTXTYPE74L, type RW, offset 0x15B, reset 0x00 (see page 1083) JSBTXTYPE74L, type RW, offset 0x15B, reset 0x00 (see page 1083) JSBTXTYPE74L, type RW, offset 0x15B, reset 0x00 (see page 1083) JSBTXTYPE74L, type RW, offset 0x15B, reset 0x00	USBTXTYF	PE2, type F	R/W, offset	0x12A, res	et 0x00 (se	ee page 108	:1)									
SPEED     PROTO     TEP       UBSTXTYPEA, type RW, offset 0x16A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPEA, type RW, offset 0x16A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPEA, type RW, offset 0x16A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPEA, type RW, offset 0x17A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPEA, type RW, offset 0x16A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPEA, type RW, offset 0x16A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPEA, type RW, offset 0x16A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE10, type RW, offset 0x16A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE10, type RW, offset 0x16A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE11, type RW, offset 0x16A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE12, type RW, offset 0x16A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE13, type RW, offset 0x16A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE14, type RW, offset 0x16A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE15, type RW, offset 0x16A, reset 0x00 (see page 1083)									SP	EED	PR	ото		Т	ΞP	
USBTXTYPE4, type RW, offset 0x16A, reset 0x00 (see page 1051)  USBTXTYPE4, type RW, offset 0x16A, reset 0x00 (see page 1051)  USBTXTYPE5, type RW, offset 0x16A, reset 0x00 (see page 1051)  USBTXTYPE5, type RW, offset 0x16A, reset 0x00 (see page 1051)  USBTXTYPE5, type RW, offset 0x16A, reset 0x00 (see page 1051)  USBTXTYPE5, type RW, offset 0x16A, reset 0x00 (see page 1051)  USBTXTYPE5, type RW, offset 0x16A, reset 0x00 (see page 1051)  USBTXTYPE5, type RW, offset 0x16A, reset 0x00 (see page 1051)  USBTXTYPE10, type RW, offset 0x16A, reset 0x00 (see page 1051)  USBTXTYPE10, type RW, offset 0x16A, reset 0x00 (see page 1051)  USBTXTYPE10, type RW, offset 0x16A, reset 0x00 (see page 1051)  USBTXTYPE10, type RW, offset 0x16A, reset 0x00 (see page 1051)  USBTXTYPE10, type RW, offset 0x16A, reset 0x00 (see page 1051)  USBTXTYPE10, type RW, offset 0x16A, reset 0x00 (see page 1051)  USBTXTYPE10, type RW, offset 0x16A, reset 0x00 (see page 1051)  USBTXTYPE10, type RW, offset 0x16A, reset 0x00 (see page 1051)  USBTXTYPE10, type RW, offset 0x16A, reset 0x00 (see page 1051)  USBTXTYPE13, type RW, offset 0x16A, reset 0x00 (see page 1051)  USBTXTYPE14, type RW, offset 0x16A, reset 0x00 (see page 1051)  USBTXTYPE15, type RW, offset 0x16A, reset 0x00 (see page 1051)  USBTXTYPE14, type RW, offset 0x16A, reset 0x00 (see page 1051)  USBTXTYPE14, type RW, offset 0x16A, reset 0x00 (see page 1051)  USBTXTYPE14, type RW, offset 0x16A, reset 0x00 (see page 1053)  TXPOLL /NACLMT USBTXINTERVAL1, type RW, offset 0x16A, reset 0x00 (see page 1053)  TXPOLL /NACLMT USBTXINTERVAL2, type RW, offset 0x16B, reset 0x00 (see page 1053)  TXPOLL /NACLMT USBTXINTERVAL3, type RW, offset 0x16B, reset 0x00 (see page 1053)  TXPOLL /NACLMT USBTXINTERVAL4, type RW, offset 0x16B, reset 0x00 (see page 1053)  TXPOLL /NACLMT USBTXINTERVAL4, type RW, offset 0x16B, reset 0x00 (see page 1053)  TXPOLL /NACLMT USBTXINTERVAL5, type RW, offset 0x16B, reset 0x00 (see page 1053)  TXPOLL /NACLMT USBTXINTERVAL5, type RW, offset 0x16B, reset 0x00 (see page 1053)  TXPOLL /	USBTXTYF	PE3, type F	R/W, offset	0x13A, res	et 0x00 (se	ee page 108	:1)									
SPEED     PROTO     TEP       USBTXTYPES, type RW, offset 0x15A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPES, type RW, offset 0x16A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPES, type RW, offset 0x16A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPES, type RW, offset 0x16A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPES, type RW, offset 0x16A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPES, type RW, offset 0x16A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE12, type RW, offset 0x16A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE12, type RW, offset 0x16A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE12, type RW, offset 0x16A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE14, type RW, offset 0x16A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE14, type RW, offset 0x16A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE14, type RW, offset 0x16A, reset 0x00 (see page 1081)     TXPOLI / NAKLMT     SPEED     PROTO     TEP       USBTXTYPE14, type RW, offset 0x16B, reset 0x00 (see page 1083)     TXPOLI / NAKLMT     SPEED     PROTO     TEP       USBTXINTE									SP	EED	PR	ото		T	EP	
USBTXTYPES, type RW, offset 0x16A, reset 0x00 (see page 1081) SPEED PROTO TEP USBTXTYPES, type RW, offset 0x16A, reset 0x00 (see page 1081) SPEED PROTO TEP USBTXTYPES, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPES, type RW, offset 0x16A, reset 0x00 (see page 1081) SPEED PROTO TEP USBTXTYPES, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPES, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPES, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPES, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPES, type RW, offset 0x16A, reset 0x00 (see page 1081) SPEED PROTO TEP USBTXTYPES, type RW, offset 0x16A, reset 0x00 (see page 1081) SPEED PROTO TEP USBTXTYPES, type RW, offset 0x16A, reset 0x00 (see page 1081) SPEED PROTO TEP USBTXTYPES, type RW, offset 0x16A, reset 0x00 (see page 1081) SPEED PROTO TEP USBTXTYPES, type RW, offset 0x16A, reset 0x00 (see page 1081) SPEED PROTO TEP USBTXTYPES, type RW, offset 0x16A, reset 0x00 (see page 1081) SPEED PROTO TEP USBTXTYPES, type RW, offset 0x16A, reset 0x00 (see page 1081) SPEED PROTO TEP USBTXTYPES, type RW, offset 0x16A, reset 0x00 (see page 1083) TXPOLL / NACLMT USBTXINTERVAL2, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL2, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL2, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL3, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL4, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type	USBTXTYF	PE4, type F	R/W, offset	0x14A, res	et 0x00 (se	ee page 108	1)		00			070		<b>.</b>	- 0	
USBTXTYPES, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPES, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPES, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPES, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPES, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPES, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPES, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPES, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPE1, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPE1, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPE1, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPE1, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPE1, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPE1, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPE1, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPE1, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPE1, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPE1, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPE15, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL1, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL2, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL2, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL2, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL3, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTE		DEE tuno E		0x154 roo	at 0×00 (a)		1)		5P	EED	PR	010		1	ΞP	
USBTXTYPE6, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPE7, type RW, offset 0x17A, reset 0x00 (see page 1081) USBTXTYPE7, type RW, offset 0x17A, reset 0x00 (see page 1081) USBTXTYPE9, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPE10, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPE10, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPE10, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPE10, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPE11, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPE11, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPE13, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPE13, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPE13, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPE13, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPE13, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPE13, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPE13, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPE13, type RW, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPE15, type RW, offset 0x16A, reset 0x00 (see page 1083) USBTXINTERVAL2, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL2, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL3, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x16B, reset 0x00 (see page 1	<b>USBIXII</b>	гшэ, туре г	ww, onset	0,134,165		ee page 100	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		SP	FED	PR	οτο		т	=P	
SPEED     PROTO     TEP       USBTXTYPE7, type RW, offset 0x17A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE8, type RW, offset 0x18A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE9, type RW, offset 0x18A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE10, type RW, offset 0x18A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE10, type RW, offset 0x16A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE12, type RW, offset 0x16A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE12, type RW, offset 0x16A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE13, type RW, offset 0x16A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE14, type RW, offset 0x16A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE15, type RW, offset 0x16A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE14, type RW, offset 0x16A, reset 0x00 (see page 1083)     TXPOL1 / NAKLMT     USBTXTYPE14, type RW, offset 0x18A, reset 0x00 (see page 1083)     TXPOL1 / NAKLMT       USBTXINTERVAL3, type RW, offset 0x16B, reset 0x00 (see page 1083)     TXPOL1 / NAKLMT     USBTXINTERVAL4, type RW, offset 0x16B, reset 0x00 (see page 1083)     TXPOL1 / NAKLMT       USBTXINTERVAL4, type RW, offset 0x16B, reset 0	USBTXTYF	PE6. type F	R/W. offset	0x16A. res	et 0x00 (se	ee page 108	;1)		0.			0.0				
SPEED     PROTO     TEP       USBTXTYPE8, type R/W, offset 0x18A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE9, type R/W, offset 0x1AA, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE10, type R/W, offset 0x1AA, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE11, type R/W, offset 0x1AA, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE12, type R/W, offset 0x1CA, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE13, type R/W, offset 0x1CA, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE14, type R/W, offset 0x1CA, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE15, type R/W, offset 0x1CA, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE14, type R/W, offset 0x1FA, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXINTERVAL1, type R/W, offset 0x1EA, reset 0x00 (see page 1083)     TXPOLL / NAKLMT       USBTXINTERVAL2, type R/W, offset 0x18, reset 0x00 (see page 1083)     TXPOLL / NAKLMT       USBTXINTERVAL4, type R/W, offset 0x18, reset 0x00 (see page 1083)     TXPOLL / NAKLMT       USBTXINTERVAL5, type R/W, offset 0x18, reset 0x00 (see page 1083)     TXPOLL / NAKLMT       USBTXINTERVAL5, type R/W, offset 0x18, reset 0x00 (see page 1083)     TXPOLL / NAKLMT       USBTXINTERVAL5, type R		., .	,	,		1.2	,		SP	EED	PR	ото		Т	ΞP	
USBTXTYPE8, type R/W, offset 0x18A, reset 0x00 (see page 1081) SPEED PROTO TEP USBTXTYPE10, type R/W, offset 0x18A, reset 0x00 (see page 1081) SPEED PROTO TEP USBTXTYPE10, type R/W, offset 0x18A, reset 0x00 (see page 1081) USBTXTYPE10, type R/W, offset 0x18A, reset 0x00 (see page 1081) USBTXTYPE11, type R/W, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPE12, type R/W, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPE13, type R/W, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPE14, type R/W, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPE14, type R/W, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPE14, type R/W, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPE14, type R/W, offset 0x16A, reset 0x00 (see page 1081) USBTXTYPE14, type R/W, offset 0x16A, reset 0x00 (see page 1083) USBTXTYPE15, type R/W, offset 0x16A, reset 0x00 (see page 1083) USBTXINTERVAL1, type R/W, offset 0x12B, reset 0x00 (see page 1083) USBTXINTERVAL2, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL2, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL4, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL4, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL4, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL4, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL4, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL4, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL4, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL4, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL4, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type R/W, offset 0x16B, rese	USBTXTYF	PE7, type F	R/W, offset	0x17A, res	et 0x00 (se	ee page 108	:1)				1		1			
SPEED     PROTO     TEP       USBTXTYPE9, type R/W, offset 0x19A, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE10, type R/W, offset 0x1AA, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE11, type R/W, offset 0x1AA, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE11, type R/W, offset 0x1AA, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE13, type R/W, offset 0x1AA, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE13, type R/W, offset 0x1AA, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE14, type R/W, offset 0x1AA, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE15, type R/W, offset 0x1EA, reset 0x00 (see page 1083)     SPEED     PROTO     TEP       USBTXTYPE15, type R/W, offset 0x1EA, reset 0x00 (see page 1083)     TXPOLL / NAKLMT     USBTXINTERVAL1, type R/W, offset 0x1EA, reset 0x00 (see page 1083)     TXPOLL / NAKLMT       USBTXINTERVAL2, type R/W, offset 0x15B, reset 0x00 (see page 1083)     TXPOLL / NAKLMT     USBTXINTERVAL3, type R/W, offset 0x15B, reset 0x00 (see page 1083)     TXPOLL / NAKLMT       USBTXINTERVAL4, type R/W, offset 0x15B, reset 0x00 (see page 1083)     TXPOLL / NAKLMT     USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)     TXPOLL / NAKLMT       USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)     TXPOLL /									SP	EED	PR	ото		Т	EP	
USBTXTYPE9, type R/W, offset 0x19A, reset 0x00 (see page 1081) SPEED PROTO TEP USBTXTYPE10, type R/W, offset 0x1AA, reset 0x00 (see page 1081) SPEED PROTO TEP USBTXTYPE11, type R/W, offset 0x1CA, reset 0x00 (see page 1081) USBTXTYPE12, type R/W, offset 0x1CA, reset 0x00 (see page 1081) USBTXTYPE13, type R/W, offset 0x1CA, reset 0x00 (see page 1081) USBTXTYPE14, type R/W, offset 0x1EA, reset 0x00 (see page 1081) USBTXTYPE15, type R/W, offset 0x1EA, reset 0x00 (see page 1081) USBTXTYPE14, type R/W, offset 0x1EA, reset 0x00 (see page 1081) USBTXTYPE15, type R/W, offset 0x1EA, reset 0x00 (see page 1081) USBTXTYPE15, type R/W, offset 0x1EA, reset 0x00 (see page 1081) USBTXTYPE15, type R/W, offset 0x1EA, reset 0x00 (see page 1083) USBTXINTERVAL2, type R/W, offset 0x12B, reset 0x00 (see page 1083) USBTXINTERVAL2, type R/W, offset 0x12B, reset 0x00 (see page 1083) USBTXINTERVAL2, type R/W, offset 0x12B, reset 0x00 (see page 1083) USBTXINTERVAL2, type R/W, offset 0x12B, reset 0x00 (see page 1083) USBTXINTERVAL2, type R/W, offset 0x12B, reset 0x00 (see page 1083) USBTXINTERVAL5, type R/W, offset 0x12B, reset 0x00 (see page 1083) USBTXINTERVAL5, type R/W, offset 0x12B, reset 0x00 (see page 1083) USBTXINTERVAL5, type R/W, offset 0x12B, reset 0x00 (see page 1083) USBTXINTERVAL5, type R/W, offset 0x12B, reset 0x00 (see page 1083) USBTXINTERVAL5, type R/W, offset 0x12B, reset 0x00 (see page 1083) USBTXINTERVAL5, type R/W, offset 0x12B, reset 0x00 (see page 1083) USBTXINTERVAL5, type R/W, offset 0x12B, reset 0x00 (see page 1083) USBTXINTERVAL5, type R/W, offset 0x12B, reset 0x00 (see page 1083) USBTXINTERVAL5, type R/W, offset 0x12B, reset 0x00 (see page 1083) USBTXINTERVAL5, type R/W, offset 0x12B, reset 0x00 (see page 1083) USBTXINTERVAL5, type R/W, offset 0x12B, reset 0x00 (see page 1083) USBTXINTERVAL5, type R/W, offset 0x12B, reset 0x00 (see page 1083) USBTXINTERVAL5, type R/W, offset 0x12B, reset 0x00 (see page 1083) USBTXINTERVAL5, type R/W, offset 0x12B, reset 0x00 (see page 1083) USBTXINTERVAL5, type R/W, offset 0x12B	USBTXTYF	PE8, type F	R/W, offset	0x18A, res	et 0x00 (se	ee page 108	:1)									
SPEED     PROTO     TEP       USBTXTYPE10, type R/W, offset 0x1AA, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE11, type R/W, offset 0x1BA, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE12, type R/W, offset 0x1CA, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE13, type R/W, offset 0x1CA, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE14, type R/W, offset 0x1EA, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE15, type R/W, offset 0x1EA, reset 0x00 (see page 1083)     SPEED     PROTO     TEP       USBTXINTERVAL1, type R/W, offset 0x1EA, reset 0x00 (see page 1083)     TXPOLL / NAKLMT     USBTXINTERVAL2, type R/W, offset 0x12B, reset 0x00 (see page 1083)     TXPOLL / NAKLMT       USBTXINTERVAL3, type R/W, offset 0x13B, reset 0x00 (see page 1083)     TXPOLL / NAKLMT     USBTXINTERVAL3, type R/W, offset 0x13B, reset 0x00 (see page 1083)     TXPOLL / NAKLMT       USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)     TXPOLL / NAKLMT     USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)     TXPOLL / NAKLMT       USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)     TXPOLL / NAKLMT     USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)     TXPOLL / NAKLMT       USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)     TXPOLL / NAKLMT     USBTXINTERVAL5, type R/W, offset 0x1									SP	EED	PR	ото		Т	ΞP	
USBTXTYPE10, type RW, offset 0x1AA, reset 0x00 (see page 1081) USBTXTYPE10, type RW, offset 0x1BA, reset 0x00 (see page 1081) USBTXTYPE11, type RW, offset 0x1CA, reset 0x00 (see page 1081) SPEED PROTO TEP USBTXTYPE13, type RW, offset 0x1DA, reset 0x00 (see page 1081) SPEED PROTO TEP USBTXTYPE14, type RW, offset 0x1EA, reset 0x00 (see page 1081) USBTXTYPE14, type RW, offset 0x1EA, reset 0x00 (see page 1081) USBTXTYPE15, type RW, offset 0x1EA, reset 0x00 (see page 1081) USBTXTYPE15, type RW, offset 0x1EA, reset 0x00 (see page 1081) USBTXTYPE15, type RW, offset 0x1EA, reset 0x00 (see page 1083) USBTXINTERVAL2, type RW, offset 0x1B, reset 0x00 (see page 1083) USBTXINTERVAL3, type RW, offset 0x15B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x15B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x15B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x15B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x15B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x15B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x15B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x15B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x15B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x15B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x15B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x15B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x15B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x15B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x15B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x15B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x15B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x15B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x15B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x15B, reset 0x00 (see page 1083) USBTXINTERVAL5, type RW, offset 0x15B, reset 0x00 (see page 10	USBTXTYF	PE9, type F	R/W, offset	0x19A, res	et 0x00 (se	ee page 108	:1)									
SPEEDPROTOTEPUSBTXTYPE11, type R/W, offset 0x16A, reset 0x00 (see page 1081)SPEEDPROTOTEPUSBTXTYPE12, type R/W, offset 0x16A, reset 0x00 (see page 1081)SPEEDPROTOTEPUSBTXTYPE13, type R/W, offset 0x16A, reset 0x00 (see page 1081)SPEEDPROTOTEPUSBTXTYPE14, type R/W, offset 0x16A, reset 0x00 (see page 1081)SPEEDPROTOTEPUSBTXTYPE14, type R/W, offset 0x16A, reset 0x00 (see page 1081)SPEEDPROTOTEPUSBTXTYPE15, type R/W, offset 0x16A, reset 0x00 (see page 1083)SPEEDPROTOTEPUSBTXINTERVAL1, type R/W, offset 0x12B, reset 0x00 (see page 1083)TXPOLL / NAKLMTSPEEDUSBTXINTERVAL2, type R/W, offset 0x12B, reset 0x00 (see page 1083)TXPOLL / NAKLMTSPEEDUSBTXINTERVAL3, type R/W, offset 0x12B, reset 0x00 (see page 1083)TXPOLL / NAKLMTSPEEDUSBTXINTERVAL4, type R/W, offset 0x16B, reset 0x00 (see page 1083)TXPOLL / NAKLMTSPEEDUSBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)TXPOLL / NAKLMTSPEEDUSBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)TXPOLL / NAKLMTSPEEDUSBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)TXPOLL / NAKLMTSPEEDUSBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)TXPOLL / NAKLMTSPEEDUSBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)TXPOLL / NAKLMTSPEEDUSBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)TXPOLL / NAKLMTSPEEDUSBTXINTERVAL5, type R/W, offset 0			B441						SP	EED	PR	ото		T	EP	
USBTXTYPE11, type R/W, offset 0x1BA, reset 0x00 (see page 1081) SPEED PROTO TEP USBTXTYPE12, type R/W, offset 0x1CA, reset 0x00 (see page 1081) SPEED PROTO TEP USBTXTYPE13, type R/W, offset 0x1EA, reset 0x00 (see page 1081) SPEED PROTO TEP USBTXTYPE14, type R/W, offset 0x1EA, reset 0x00 (see page 1081) SPEED PROTO TEP USBTXTYPE15, type R/W, offset 0x1EA, reset 0x00 (see page 1081) SPEED PROTO TEP USBTXTYPE15, type R/W, offset 0x1EA, reset 0x00 (see page 1081) SPEED PROTO TEP USBTXTYPE15, type R/W, offset 0x1EA, reset 0x00 (see page 1083) SPEED PROTO TEP USBTXINTERVAL1, type R/W, offset 0x1EB, reset 0x00 (see page 1083) USBTXINTERVAL2, type R/W, offset 0x12B, reset 0x00 (see page 1083) SETTYPE14, type R/W, offset 0x12B, reset 0x00 (see page 1083) SETTYPE14, type R/W, offset 0x12B, reset 0x00 (see page 1083) SETTYPE15, type R/W, offset 0x12B, reset 0x00 (see page 1083) SETTYPE14, type R/W, offset 0x12B, reset 0x00 (see page 1083) SETTYPE14, type R/W, offset 0x12B, reset 0x00 (see page 1083) SETTYPE14, type R/W, offset 0x12B, reset 0x00 (see page 1083) SETTYPE14, type R/W, offset 0x12B, reset 0x00 (see page 1083) SETTYPE14, type R/W, offset 0x16B, reset 0x00 (see page 1083) SETTYPE14, type R/W, offset 0x16B, reset 0x00 (see page 1083) SETTYPE14, type R/W, offset 0x16B, reset 0x00 (see page 1083) SETTYPE14, type R/W, offset 0x16B, reset 0x00 (see page 1083) SETTYPE14, type R/W, offset 0x16B, reset 0x00 (see page 1083) SETTYPE14, type R/W, offset 0x16B, reset 0x00 (see page 1083) SETTYPE14, type R/W, offset 0x16B, reset 0x00 (see page 1083) SETTYPE14, type R/W, offset 0x16B, reset 0x00 (see page 1083) SETTYPE14, type R/W, offset 0x16B, reset 0x00 (see page 1083) SETTYPE14, type R/W, offset 0x16B, reset 0x00 (see page 1083) SETTYPE14, type R/W, offset 0x16B, reset 0x00 (see page 1083) SETTYPE14, type R/W, offset 0x16B, reset 0x00 (see page 1083) SETTYPE14, type R/W, offset 0x16B, reset 0x00 (see page 1083) SETTYPE14, type R/W, offset 0x16B, reset 0x00 (see page 1083) SETTYPE14, type R/W, offset 0x16B, reset 0x00 (see	USBTXTYF	PE10, type	R/W, offse	et 0x1AA, re	eset 0x00 (	see page 10	081)		05			οτο		-	- D	
Image: Control of the control of t		<b>BE11</b> turns	B/M/ offer	+ 0×1PA ==	act 0x00 (		1011		5P	EED	PR	010		1	ΞP	
USBTXTYPE12, type R/W, offset 0x1CA, reset 0x00 (see page 1081) USBTXTYPE13, type R/W, offset 0x1DA, reset 0x00 (see page 1081) USBTXTYPE14, type R/W, offset 0x1EA, reset 0x00 (see page 1081) USBTXTYPE14, type R/W, offset 0x1EA, reset 0x00 (see page 1081) USBTXTYPE15, type R/W, offset 0x1EA, reset 0x00 (see page 1083) USBTXTYPE15, type R/W, offset 0x1EA, reset 0x00 (see page 1083) USBTXTYPE15, type R/W, offset 0x1EA, reset 0x00 (see page 1083) USBTXITERVAL2, type R/W, offset 0x12B, reset 0x00 (see page 1083) USBTXITERVAL3, type R/W, offset 0x12B, reset 0x00 (see page 1083) USBTXITERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXITERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXITERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXITERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXITERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXITERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXITERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXITERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXITERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXITERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXITERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXITERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXITERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXITERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXITERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXITERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXITERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXITERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXITERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXITERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXITERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXITERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)	0361711	РЕП, туре	R/W, Olise	LUXIDA, IE	Sel UXUU (	see page it	,01)		SP	FED	PR	οτο		т	=P	
SPEED     PROTO     TEP       USBTXTYPE13, type R/W, offset 0x1DA, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE14, type R/W, offset 0x1EA, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE15, type R/W, offset 0x1EA, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXINTERVAL1, type R/W, offset 0x1EA, reset 0x00 (see page 1083)     TXPOLL / NAKLMT     USBTXINTERVAL2, type R/W, offset 0x12B, reset 0x00 (see page 1083)     TXPOLL / NAKLMT       USBTXINTERVAL3, type R/W, offset 0x13B, reset 0x00 (see page 1083)     TXPOLL / NAKLMT     USBTXINTERVAL4, type R/W, offset 0x14B, reset 0x00 (see page 1083)     TXPOLL / NAKLMT       USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)     TXPOLL / NAKLMT     USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)       USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)     TXPOLL / NAKLMT     USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)       USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)     TXPOLL / NAKLMT     USBTXINTERVAL6, type R/W, offset 0x16B, reset 0x00 (see page 1083)       USBTXINTERVAL8, type R/W, offset 0x16B, reset 0x00 (see page 1083)     TXPOLL / NAKLMT     USBTXINTERVAL8, type R/W, offset 0x16B, reset 0x00 (see page 1083)       USBTXINTERVAL8, type R/W, offset 0x16B, reset 0x00 (see page 1083)     TXPOLL / NAKLMT     USBTXINTERVAL9, type R/W, offset 0x16B, reset 0x00 (see page 1083)       USBTXINTERVAL10, type R/W, offse	USBTXTYF	PE12. type	R/W. offse	t 0x1CA. re	eset 0x00 (	see page 10	081)		01			010				
SPEED     PROTO     TEP       USBTXTYPE14, type R/W, offset 0x1EA, reset 0x00 (see page 1081)     SPEED     PROTO     TEP       USBTXTYPE15, type R/W, offset 0x1FA, reset 0x00 (see page 1083)     SPEED     PROTO     TEP       USBTXINTERVAL1, type R/W, offset 0x11B, reset 0x00 (see page 1083)     TXPOLL / NAKLMT     USBTXINTERVAL2, type R/W, offset 0x13B, reset 0x00 (see page 1083)       USBTXINTERVAL3, type R/W, offset 0x13B, reset 0x00 (see page 1083)     TXPOLL / NAKLMT     USBTXINTERVAL4, type R/W, offset 0x14B, reset 0x00 (see page 1083)       USBTXINTERVAL4, type R/W, offset 0x14B, reset 0x00 (see page 1083)     TXPOLL / NAKLMT     USBTXINTERVAL4, type R/W, offset 0x16B, reset 0x00 (see page 1083)       USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)     TXPOLL / NAKLMT       USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)     TXPOLL / NAKLMT       USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)     TXPOLL / NAKLMT       USBTXINTERVAL5, type R/W, offset 0x17B, reset 0x00 (see page 1083)     TXPOLL / NAKLMT       USBTXINTERVAL5, type R/W, offset 0x17B, reset 0x00 (see page 1083)     TXPOLL / NAKLMT       USBTXINTERVAL9, type R/W, offset 0x16B, reset 0x00 (see page 1083)     TXPOLL / NAKLMT       USBTXINTERVAL9, type R/W, offset 0x16B, reset 0x00 (see page 1083)     TXPOLL / NAKLMT       USBTXINTERVAL9, type R/W, offset 0x16B, reset 0x00 (see page 1083)     TXPOLL / NAKLMT       USBTXINTERVAL9, type R/W, offset 0x16B, reset 0x00 (see page		, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,		(		,		SP	EED	PR	ото		Т	EP	
USBTXTYPE14, type R/W, offset 0x1EA, reset 0x00 (see page 1081)         SPEED         PROTO         TEP           USBTXTYPE15, type R/W, offset 0x1FA, reset 0x00 (see page 1081)         SPEED         PROTO         TEP           USBTXITERVAL1, type R/W, offset 0x1EB, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         SPEED         TXPOLL / NAKLMT           USBTXITERVAL2, type R/W, offset 0x12B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         SPEED         TXPOLL / NAKLMT           USBTXITERVAL3, type R/W, offset 0x13B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         SPEED         TXPOLL / NAKLMT           USBTXITERVAL4, type R/W, offset 0x16B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         SPEED         TXPOLL / NAKLMT           USBTXITERVAL4, type R/W, offset 0x16B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         SPEED         TXPOLL / NAKLMT           USBTXITERVAL6, type R/W, offset 0x16B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         SPEED         TXPOLL / NAKLMT           USBTXITERVAL7, type R/W, offset 0x17B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         SPEED         TXPOLL / NAKLMT           USBTXITERVAL9, type R/W, offset 0x18B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         SPEED         TXPOLL / NAKLMT           USBTXITERVAL9, type R/W, offset 0x18B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         SPEED         TXPOLL / NAKLMT	USBTXTYF	PE13, type	R/W, offse	t 0x1DA, re	eset 0x00 (	see page 10	081)									
SPEEDPROTOTEPUSBTXIYPE15, type R/W, offset 0x1FA, reset 0x00 (see page 1083)SPEEDPROTOTEPUSBTXINTERVAL1, type R/W, offset 0x11B, reset 0x00 (see page 1083)TXPOLL / NAKLMTUSBTXINTERVAL2, type R/W, offset 0x12B, reset 0x00 (see page 1083)TXPOLL / NAKLMTUSBTXINTERVAL3, type R/W, offset 0x13B, reset 0x00 (see page 1083)TXPOLL / NAKLMTUSBTXINTERVAL4, type R/W, offset 0x16B, reset 0x00 (see page 1083)TXPOLL / NAKLMTUSBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)TXPOLL / NAKLMTUSBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)TXPOLL / NAKLMTUSBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)TXPOLL / NAKLMTUSBTXINTERVAL6, type R/W, offset 0x16B, reset 0x00 (see page 1083)TXPOLL / NAKLMTUSBTXINTERVAL6, type R/W, offset 0x16B, reset 0x00 (see page 1083)TXPOLL / NAKLMTUSBTXINTERVAL6, type R/W, offset 0x16B, reset 0x00 (see page 1083)TXPOLL / NAKLMTUSBTXINTERVAL7, type R/W, offset 0x16B, reset 0x00 (see page 1083)TXPOLL / NAKLMTUSBTXINTERVAL8, type R/W, offset 0x16B, reset 0x00 (see page 1083)TXPOLL / NAKLMTUSBTXINTERVAL9, type R/W, offset 0x16B, reset 0x00 (see page 1083)TXPOLL / NAKLMTUSBTXINTERVAL9, type R/W, offset 0x16B, reset 0x00 (see page 1083)TXPOLL / NAKLMTUSBTXINTERVAL9, type R/W, offset 0x16B, reset 0x00 (see page 1083)TXPOLL / NAKLMTUSBTXINTERVAL10, type R/W, offset 0x16B, reset 0x00 (see page 1083)TXPOLL / NAKLMTUSBTXINTERVAL11, type R/W, offset 0x16B, reset 0x00 (see page 1083)TXPOLL / NAKLMT									SP	EED	PR	ото		Т	EP	
USBTX1YPE15, type R/W, offset 0x16A, reset 0x00 (see page 1081) SPEED PROTO TEP USBTXINTERVAL1, type R/W, offset 0x11B, reset 0x00 (see page 1083) TXPOLL / NAKLMT USBTXINTERVAL2, type R/W, offset 0x13B, reset 0x00 (see page 1083) TXPOLL / NAKLMT USBTXINTERVAL4, type R/W, offset 0x14B, reset 0x00 (see page 1083) TXPOLL / NAKLMT USBTXINTERVAL5, type R/W, offset 0x15B, reset 0x00 (see page 1083) TXPOLL / NAKLMT USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) TXPOLL / NAKLMT USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) TXPOLL / NAKLMT USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) TXPOLL / NAKLMT USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) TXPOLL / NAKLMT USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) TXPOLL / NAKLMT USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) TXPOLL / NAKLMT USBTXINTERVAL6, type R/W, offset 0x16B, reset 0x00 (see page 1083) TXPOLL / NAKLMT USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) TXPOLL / NAKLMT USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) TXPOLL / NAKLMT USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) TXPOLL / NAKLMT USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) TXPOLL / NAKLMT USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) TXPOLL / NAKLMT USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) TXPOLL / NAKLMT USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) TXPOLL / NAKLMT USBTXINTERVAL10, type R/W, offset 0x16B, reset 0x00 (see page 1083) TXPOLL / NAKLMT USBTXINTERVAL11, type R/W, offset 0x16B, reset 0x00 (see page 1083) TXPOLL / NAKLMT USBTXINTERVAL11, type R/W, offset 0x16B, reset 0x00 (see page 1083)	USBTXTYF	PE14, type	R/W, offse	t 0x1EA, re	eset 0x00 (	see page 10	)81)									
SPEEDPROTOTEPUSBTXINTERVAL1, type R/W, offset 0x11B, reset 0x00 (see page 1083)TXPOLL / NAKLMTUSBTXINTERVAL2, type R/W, offset 0x12B, reset 0x00 (see page 1083)TXPOLL / NAKLMTUSBTXINTERVAL3, type R/W, offset 0x13B, reset 0x00 (see page 1083)TXPOLL / NAKLMTUSBTXINTERVAL4, type R/W, offset 0x14B, reset 0x00 (see page 1083)TXPOLL / NAKLMTUSBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)TXPOLL / NAKLMTUSBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)TXPOLL / NAKLMTUSBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)TXPOLL / NAKLMTUSBTXINTERVAL7, type R/W, offset 0x16B, reset 0x00 (see page 1083)TXPOLL / NAKLMTUSBTXINTERVAL5, type R/W, offset 0x17B, reset 0x00 (see page 1083)TXPOLL / NAKLMTUSBTXINTERVAL5, type R/W, offset 0x17B, reset 0x00 (see page 1083)TXPOLL / NAKLMTUSBTXINTERVAL5, type R/W, offset 0x18B, reset 0x00 (see page 1083)TXPOLL / NAKLMTUSBTXINTERVAL5, type R/W, offset 0x18B, reset 0x00 (see page 1083)TXPOLL / NAKLMTUSBTXINTERVAL5, type R/W, offset 0x18B, reset 0x00 (see page 1083)TXPOLL / NAKLMTUSBTXINTERVAL10, type R/W, offset 0x1AB, reset 0x00 (see page 1083)TXPOLL / NAKLMTUSBTXINTERVAL110, type R/W, offset 0x1AB, reset 0x00 (see page 1083)TXPOLL / NAKLMTUSBTXINTERVAL111, type R/W, offset 0x1AB, reset 0x00 (see page 1083)TXPOLL / NAKLMT									SP	EED	PR	ото		T	EP	
USBTXINTERVAL1, type R/W, offset 0x11B, reset 0x00 (see page 1083)  USBTXINTERVAL2, type R/W, offset 0x12B, reset 0x00 (see page 1083)  USBTXINTERVAL4, type R/W, offset 0x13B, reset 0x00 (see page 1083)  USBTXINTERVAL4, type R/W, offset 0x14B, reset 0x00 (see page 1083)  USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)  USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)  USBTXINTERVAL5, type R/W, offset 0x17B, reset 0x00 (see page 1083)  USBTXINTERVAL5, type R/W, offset 0x17B, reset 0x00 (see page 1083)  USBTXINTERVAL5, type R/W, offset 0x18B, reset 0x00 (see page 1083)  USBTXINTERVAL5, type R/W, offset 0x18B, reset 0x00 (see page 1083)  USBTXINTERVAL5, type R/W, offset 0x18B, reset 0x00 (see page 1083)  USBTXINTERVAL5, type R/W, offset 0x18B, reset 0x00 (see page 1083)  USBTXINTERVAL5, type R/W, offset 0x18B, reset 0x00 (see page 1083)  USBTXINTERVAL5, type R/W, offset 0x18B, reset 0x00 (see page 1083)  USBTXINTERVAL5, type R/W, offset 0x18B, reset 0x00 (see page 1083)  USBTXINTERVAL5, type R/W, offset 0x18B, reset 0x00 (see page 1083)  USBTXINTERVAL5, type R/W, offset 0x18B, reset 0x00 (see page 1083)  USBTXINTERVAL5, type R/W, offset 0x18B, reset 0x00 (see page 1083)  USBTXINTERVAL5, type R/W, offset 0x18B, reset 0x00 (see page 1083)  USBTXINTERVAL5, type R/W, offset 0x18B, reset 0x00 (see page 1083)  USBTXINTERVAL5, type R/W, offset 0x18B, reset 0x00 (see page 1083)	USBTXTYF	PE15, type	R/W, offse	t 0x1FA, re	set 0x00 (s	see page 10	81)									
Image: Control of the sect of the s									SP	EED	PR	ОТО		T	EP	
USBTXINTERVAL2, type R/W, offset 0x12B, reset 0x00 (see page 1083)  TXPOLL / NAKLMT  USBTXINTERVAL3, type R/W, offset 0x14B, reset 0x00 (see page 1083)  TXPOLL / NAKLMT  USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)  TXPOLL / NAKLMT  USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)  TXPOLL / NAKLMT  USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)  TXPOLL / NAKLMT  USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)  TXPOLL / NAKLMT  USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)  TXPOLL / NAKLMT  USBTXINTERVAL5, type R/W, offset 0x18B, reset 0x00 (see page 1083)  TXPOLL / NAKLMT  USBTXINTERVAL5, type R/W, offset 0x10B, reset 0x00 (see page 1083)  TXPOLL / NAKLMT  USBTXINTERVAL10, type R/W, offset 0x1AB, reset 0x00 (see page 1083)  TXPOLL / NAKLMT  USBTXINTERVAL10, type R/W, offset 0x1AB, reset 0x00 (see page 1083)  TXPOLL / NAKLMT  USBTXINTERVAL10, type R/W, offset 0x1AB, reset 0x00 (see page 1083)  TXPOLL / NAKLMT USBTXINTERVAL10, type R/W, offset 0x1AB, reset 0x00 (see page 1083)  TXPOLL / NAKLMT USBTXINTERVAL10, type R/W, offset 0x1AB, reset 0x00 (see page 1083)  TXPOLL / NAKLMT USBTXINTERVAL10, type R/W, offset 0x1AB, reset 0x00 (see page 1083)	USBTXINT	ERVAL1, t	ype R/W, o	ffset 0x11E	3, reset 0x(	00 (see page	e 1083)									
TXPOLL / NAKLMT         USBTXINTERVAL3, type R/W, offset 0x13B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL4, type R/W, offset 0x14B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL6, type R/W, offset 0x16B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL6, type R/W, offset 0x17B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL8, type R/W, offset 0x18B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL9, type R/W, offset 0x18B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL9, type R/W, offset 0x18B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL10, type R/W, offset 0x14B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL10, type R/W, offset 0x14B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL10, type R/W, offset 0x14B, reset 0x00 (see page 1083)		ED\/A1 2 4		ffeat Audor	a rocat 0	00 (800 000	0 1082)					IXPOLL	/ NAKLM [			
USBTXINTERVAL3, type R/W, offset 0x13B, reset 0x00 (see page 1083) USBTXINTERVAL4, type R/W, offset 0x14B, reset 0x00 (see page 1083) USBTXINTERVAL5, type R/W, offset 0x15B, reset 0x00 (see page 1083) USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL6, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL5, type R/W, offset 0x17B, reset 0x00 (see page 1083) USBTXINTERVAL5, type R/W, offset 0x17B, reset 0x00 (see page 1083) USBTXINTERVAL8, type R/W, offset 0x18B, reset 0x00 (see page 1083) USBTXINTERVAL9, type R/W, offset 0x18B, reset 0x00 (see page 1083) USBTXINTERVAL9, type R/W, offset 0x1AB, reset 0x00 (see page 1083) USBTXINTERVAL10, type R/W, offset 0x1AB, reset 0x00 (see page 1083) USBTXINTERVAL11, type R/W, offset 0x1BB, reset 0x00 (see page 1083) USBTXINTERVAL11, type R/W, offset 0x1BB, reset 0x00 (see page 1083) USBTXINTERVAL11, type R/W, offset 0x1BB, reset 0x00 (see page 1083)	USD I AIN I	LRVALZ, Į	ype r:/w, 0	inset UX12E	5, 1858t UX	oo (see pagi	e 1003)					ΤΧΡΟΓΙ	/ ΝΑΚΙ ΜΤ			
TXPOLL / NAKLMT         USBTXINTERVAL4, type R/W, offset 0x14B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL5, type R/W, offset 0x15B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL6, type R/W, offset 0x16B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL6, type R/W, offset 0x16B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL7, type R/W, offset 0x17B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL8, type R/W, offset 0x18B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL9, type R/W, offset 0x19B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL9, type R/W, offset 0x14B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL10, type R/W, offset 0x14B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL10, type R/W, offset 0x14B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL11, type R/W, offset 0x14B, reset 0x00 (see page 1083)	USBTXINT	ERVAL3. t	ype R/W. o	ffset 0x13E	3, reset 0x(	00 (see pag	e 1083)									
Image: Constraint of the text of the text of the text of text o					,							TXPOLL	/ NAKLMT			
USBTXINTERVAL5, type R/W, offset 0x15B, reset 0x00 (see page 1083)          USBTXINTERVAL5, type R/W, offset 0x16B, reset 0x00 (see page 1083)         USBTXINTERVAL6, type R/W, offset 0x17B, reset 0x00 (see page 1083)         USBTXINTERVAL7, type R/W, offset 0x17B, reset 0x00 (see page 1083)         USBTXINTERVAL8, type R/W, offset 0x18B, reset 0x00 (see page 1083)         USBTXINTERVAL8, type R/W, offset 0x18B, reset 0x00 (see page 1083)         USBTXINTERVAL9, type R/W, offset 0x18B, reset 0x00 (see page 1083)         USBTXINTERVAL9, type R/W, offset 0x18B, reset 0x00 (see page 1083)         USBTXINTERVAL10, type R/W, offset 0x1AB, reset 0x00 (see page 1083)         USBTXINTERVAL10, type R/W, offset 0x1AB, reset 0x00 (see page 1083)         USBTXINTERVAL11, type R/W, offset 0x1AB, reset 0x00 (see page 1083)	USBTXINT	ERVAL4, t	ype R/W, o	ffset 0x14E	3, reset 0x(	00 (see pag	e 1083)		1							
TXPOLL / NAKLMT         USBTXINTERVAL6, type R/W, offset 0x16B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL7, type R/W, offset 0x17B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL8, type R/W, offset 0x18B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL9, type R/W, offset 0x19B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL9, type R/W, offset 0x19B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL10, type R/W, offset 0x1AB, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL10, type R/W, offset 0x1AB, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL10, type R/W, offset 0x1AB, reset 0x00 (see page 1083)         TXPOLL / NAKLMT												TXPOLL	/ NAKLMT			
USBTXINTERVAL6, type R/W, offset 0x16B, reset 0x00 (see page 1083) USBTXINTERVAL7, type R/W, offset 0x17B, reset 0x00 (see page 1083) USBTXINTERVAL8, type R/W, offset 0x18B, reset 0x00 (see page 1083) USBTXINTERVAL8, type R/W, offset 0x19B, reset 0x00 (see page 1083) USBTXINTERVAL9, type R/W, offset 0x1AB, reset 0x00 (see page 1083) USBTXINTERVAL10, type R/W, offset 0x1AB, reset 0x00 (see page 1083) USBTXINTERVAL11, type R/W, offset 0x1BB, reset 0x00 (see page 1083) USBTXINTERVAL11, type R/W, offset 0x1BB, reset 0x00 (see page 1083)	USBTXINT	ERVAL5, t	ype R/W, o	ffset 0x15E	B, reset 0x0	00 (see pag	e 1083)									
TXPOLL / NAKLMT         USBTXINTERVAL7, type R/W, offset 0x17B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL8, type R/W, offset 0x18B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL9, type R/W, offset 0x19B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL10, type R/W, offset 0x1AB, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL10, type R/W, offset 0x1AB, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL11, type R/W, offset 0x1BB, reset 0x00 (see page 1083)												TXPOLL	/ NAKLMT			
USBTXINTERVAL7, type R/W, offset 0x17B, reset 0x00 (see page 1083)  USBTXINTERVAL8, type R/W, offset 0x18B, reset 0x00 (see page 1083)  USBTXINTERVAL9, type R/W, offset 0x19B, reset 0x00 (see page 1083)  USBTXINTERVAL10, type R/W, offset 0x1AB, reset 0x00 (see page 1083)  USBTXINTERVAL11, type R/W, offset 0x1BB, reset 0x00 (see page 1083)	USBTXINT	ERVAL6, t	ype R/W, o	ffset 0x16E	3, reset 0x(	00 (see pag	e 1083)									
TXPOLL / NAKLMT         USBTXINTERVAL8, type R/W, offset 0x18B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL9, type R/W, offset 0x19B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL10, type R/W, offset 0x1AB, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL10, type R/W, offset 0x1AB, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL11, type R/W, offset 0x1BB, reset 0x00 (see page 1083)							4005					TXPOLL	/ NAKLMT			
USBTXINTERVAL8, type R/W, offset 0x18B, reset 0x00 (see page 1083)  USBTXINTERVAL9, type R/W, offset 0x19B, reset 0x00 (see page 1083)  USBTXINTERVAL10, type R/W, offset 0x1AB, reset 0x00 (see page 1083)  USBTXINTERVAL11, type R/W, offset 0x1BB, reset 0x00 (see page 1083)	USBTXINT	ERVAL7, t	ype R/W, o	rrset 0x17E	s, reset 0x(	uu (see pag	e 1083)					TYPOLI				
TXPOLL / NAKLMT         USBTXINTERVAL9, type R/W, offset 0x19B, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL10, type R/W, offset 0x1AB, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL11, type R/W, offset 0x1BB, reset 0x00 (see page 1083)		FRVAI & +	vne R/W o	ffset Av125	R reset for	<b>00</b> (see nag	e 1083)					IAPULL				
USBTXINTERVAL9, type R/W, offset 0x19B, reset 0x00 (see page 1083)  USBTXINTERVAL10, type R/W, offset 0x1AB, reset 0x00 (see page 1083)  USBTXINTERVAL11, type R/W, offset 0x1BB, reset 0x00 (see page 1083)	COD I AINT	LINVALO, L	JPC 10 44, U		5, 16361 UX	•• (ace pay	- 1000)					ΤΧΡΟΙΙ	/ NAKLMT			
TXPOLL / NAKLMT         USBTXINTERVAL10, type R/W, offset 0x1AB, reset 0x00 (see page 1083)         TXPOLL / NAKLMT         USBTXINTERVAL11, type R/W, offset 0x1BB, reset 0x00 (see page 1083)	USBTXINT	ERVAL9. tr	vpe R/W. o	ffset 0x19E	3, reset 0×0	00 (see pag	e 1083)									
USBTXINTERVAL10, type R/W, offset 0x1AB, reset 0x00 (see page 1083) TXPOLL / NAKLMT USBTXINTERVAL11, type R/W, offset 0x1BB, reset 0x00 (see page 1083)		, •,			,	( F9)						TXPOLL	/ NAKLMT			
TXPOLL / NAKLMT USBTXINTERVAL11, type R/W, offset 0x1BB, reset 0x00 (see page 1083)	USBTXINT	ERVAL10,	type R/W,	offset 0x1A	AB, reset 0	<b>x00</b> (see pa	ge 1083)		1							
												TXPOLL	/ NAKLMT			
	USBTXINT	ERVAL11,	type R/W,	offset 0x1E	BB, reset 0	<b>x00</b> (see pa	ge 1083)									
TXPOLL / NAKLMT												TXPOLL	/ NAKLMT			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
JSBTXIN	TERVAL12,	type R/W,	, offset 0x1C	B, reset 0	<b>‹00</b> (see pa	age 1083)									
	TED:/41.40	4			-00 /	4000					TXPOLL	/ NAKLMT			
JSBIXIN	TERVAL13,	type R/w,	, offset 0x1E	DB, reset us	(UU (see pa	ige 1083)					ΤΧΡΟΠ	/ NAKLMT			
JSBTXIN	TERVAL14,	type R/W.	, offset 0x1E	B, reset 0x	(00 (see pa	iqe 1083)						, 10, u.C.III			
	,	<u> </u>		,		3,					TXPOLL	/ NAKLMT			
USBTXIN	TERVAL15,	type R/W,	, offset 0x1F	B, reset 0x	00 (see pa	ge 1083)									
											TXPOLL	/ NAKLMT			
JSBRXTY	YPE1, type I	R/W, offse	t 0x11C, res	et 0x00 (se	e page 108	35)									
	VDE2 turns I		+ 0×120 ====	ot 0×00 (00	0 0000 100	25)		SPI	EED	PRO	ОТО		1	EP	
USDRATT	геса, туре г	N/W, OIISe	t 0x12C, res		e page 100	55)		SPI	EED	PR	ото		т	EP	
USBRXTY	YPE3, type I	R/W, offse	t 0x13C, res	et 0x00 (se	e page 108	35)									
								SPE	EED	PR	ото		Т	EP	
JSBRXTY	YPE4, type I	R/W, offse	t 0x14C, res	et 0x00 (se	e page 108	35)									
								SPE	EED	PR	ОТО		Т	EP	
JSBRXTY	YPE5, type I	R/W, offse	t 0x15C, res	et 0x00 (se	e page 108	35)		0.5					_		
USBRYTY	(PF6, type l	R/W. offeo	t 0x16C, res	et 0x00 (ee	e nage 10	35)		SPL	EED	PR	ОТО			EP	
	0, type i	, 01136			o page 100	,		SPE	ED	PR	ото		т	EP	
JSBRXTY	YPE7, type I	R/W, offse	t 0x17C, res	et 0x00 (se	e page 108	35)									
								SPE	ED	PR	ОТО		Т	EP	
USBRXTY	YPE8, type I	R/W, offse	t 0x18C, res	et 0x00 (se	e page 108	35)									
								SPE	EED	PR	ОТО		Т	EP	
USBRXTY	YPE9, type I	R/W, offse	t 0x19C, res	set 0x00 (se	e page 108	35)		00	ED	DD	ото		т	EP	
	PF10. type	R/W. offs	et 0x1AC, re	eset 0x00 (s	see nage 1	085)		3FI		FR	510		1		
		,			oo pago .			SPE	ED	PR	ОТО		Т	EP	
USBRXTY	YPE11, type	R/W, offs	et 0x1BC, re	eset 0x00 (s	see page 1	085)									
								SPE	EED	PR	ОТО		Т	EP	
USBRXTY	YPE12, type	R/W, offs	et 0x1CC, re	eset 0x00 (s	see page 1	085)									
	(DE40.4	D/11/ - #-				005)		SPE	EED	PR	ОТО		Т	EP	
USBRAT	rPE13, type	R/W, OTTS	et 0x1DC, re	eset uxuu (s	see page 1	085)		SPI	EED	PR	ото		т	EP	
USBRXTY	YPE14, type	R/W, offs	et 0x1EC, re	eset 0x00 (s	see page 1	085)		on							
								SPE	EED	PR	ото		Т	EP	
USBRXTY	YPE15, type	R/W, offs	et 0x1FC, re	eset 0x00 (s	see page 10	085)									
								SPE	ED	PR	ОТО		Т	EP	
JSBRXIN	TERVAL1, t	ype R/W,	offset 0x11E	), reset 0x0	0 (see pag	e 1087)					TYPOL				
ISBRYIN	TERVAL 2 +	vne R/M	offset 0x12[	). reset ()v/	)( (see nac	ie 1087)					IAPULL	/ NAKLMT			
		.,	0.1001 07121	., 10061 040	e (occ pay	,					TXPOLL	/ NAKLMT			
JSBRXIN	TERVAL3, t	ype R/W,	offset 0x13D	D, reset 0x0	00 (see pag	je 1087)		I							
											TXPOLL	/ NAKLMT			
JSBRXIN	TERVAL4, t	ype R/W,	offset 0x14D	D, reset 0x0	00 (see pag	je 1087)									
											TXPOLL	/ NAKLMT			
JSBRXIN	TERVAL5, t	ype R/W,	offset 0x15E	D, reset 0x0	00 (see pag	je 1087)					TYPOLI				
ISBRYIN	TERVALE	vne R/W	offset 0x16E	), reset ()v(	0 (see nao	ie 1087)					IAPULL	/ NAKLMT			
SSERVIN		., pe ma,	SHOEL OXIOL	, 16361 UXU	, ace had	,5 1007)					TXPOLL	/ NAKLMT			
USBRXIN	TERVAL7, t	ype R/W,	offset 0x17D	D, reset 0x0	0 (see pag	je 1087)		1							
											TXPOLL	/ NAKLMT			

24	20	20	- 20	07	26	25	24	22	22	01	20	10	10	47	10
31 15	30 14	29 13	28 12	27	26 10	25 9	24 8	23	22 6	21 5	20 4	19 3	18	17	16 0
-					00 (see pag		5	. '	0	5	-		-		0
oobroant	12111420,1	. <b>ype</b> 1011, (		D, 10001 0x	ee (see pag	je 1007)					TXPOLL	/ NAKLMT			
USBRXIN	TERVAL9, 1	type R/W, o	offset 0x19	D, reset 0x	00 (see pag	je 1087)					-				
						· ·					TXPOLL	/ NAKLMT			
USBRXIN	TERVAL10,	, type R/W,	offset 0x1	AD, reset 0	<b>x00</b> (see pa	age 1087)									
											TXPOLL	/ NAKLMT			
USBRXIN	TERVAL11,	type R/W,	offset 0x1	BD, reset 0	<b>x00</b> (see pa	age 1087)									
											TXPOLL	/ NAKLMT			
USBRXIN	TERVAL12,	, type R/W,	offset 0x1	CD, reset 0	<b>x00</b> (see pa	age 1087)		_							
											TXPOLL	/ NAKLMT			
USBRXIN	TERVAL13,	, type R/W,	offset 0x1	DD, reset 0	<b>x00</b> (see pa	age 1087)									
											TXPOLL	/ NAKLMT			
USBRXIN	TERVAL14,	, type R/W,	offset 0x1	ED, reset 0	<b>x00</b> (see pa	age 1087)					TYPOLL				
		4.ma D/M	offe of Ovd		<b>x00</b> (see pa	1007)					TXPOLL	/ NAKLMT			
USBRAIN	IERVAL15,	, type ro/ww,	onset ux i	FD, reset u	xuu (see pa	ige 1087)						/ NAKLMT			
USBROP	(TCOUNT1	type R/W	offset 0x3	04 reset 0	x0000 (see	page 1089)									
		, , , , , , , , , , , , , , , , , , , ,	,			page 1000)	со	UNT							
USBRQPH	TCOUNT2	, type R/W	, offset 0x3	08, reset 0	x0000 (see	page 1089)		-							
							CO	UNT							
USBRQP	(TCOUNT3	, type R/W	, offset 0x3	OC, reset 0	<b>x0000</b> (see	page 1089)									
							CO	UNT							
USBRQPK	CTCOUNT4	, type R/W	, offset 0x3	10, reset 0	x0000 (see	page 1089)									
							CO	UNT							
USBRQPK	CTCOUNT5	, type R/W	, offset 0x3	14, reset 0	x0000 (see	page 1089)									
							CO	UNT							
USBRQPK	(TCOUNT6	, type R/W	, offset 0x3	18, reset 0	x0000 (see	page 1089)									
						1000		UNT							
USBRQP	(ICOUNI/	, type R/W	, onset uxa	nc, reset u	IXUUUU (see	e page 1089)		UNT							
			offect 0x3	20 rosot 0	×0000 (see	page 1089)									
USBRQF		, type R/W	, onset ors	20, 16561 0	x0000 (366	page 1009)	CO	UNT							
USBRQPK	стсоинтя	. type R/W	. offset 0x3	24. reset 0	x0000 (see	page 1089)									
		, ,,	,	,		1.3.	CO	UNT							
USBRQPK	TCOUNT1	0, type R/V	V, offset 0x	328, reset	0x0000 (se	e page 1089	)								
							CO	UNT							
USBRQPH	CTCOUNT1	1, type R/V	V, offset 0x	32C, reset	0x0000 (se	e page 1089	)								
							CO	UNT							
USBRQPK	(TCOUNT1	2, type R/V	N, offset 0x	330, reset	0x0000 (se	e page 1089									
								UNT							
USBRQPK	(TCOUNT1	3, type R/V	N, offset 0x	334, reset	0x0000 (se	e page 1089									
	(700)	4.4			00000 /			UNT							
USBRQPK	CICOUNT1	4, type R/V	w, onset 0x	338, reset	<b>UXUUUO</b> (se	e page 1089									
IISBROP		5 type PA	N offect Ov	330 recet	0x0000 (60	e page 1089		UNT							
JUDRUP		o, type R/V	, onset ux		UNUUU (Se	e page 1068		UNT							
USBRXDP	KTBUFDIS	S. type R/M	l. offset 0x	340. reset (	)x0000 (see	e page 1091)									
EP15	EP14	EP13	EP12	EP11	EP10	EP9	EP8	EP7	EP6	EP5	EP4	EP3	EP2	EP1	
						page 1093)	-	1				1			
EP15	EP14	EP13	EP12	EP11	EP10	EP9	EP8	EP7	EP6	EP5	EP4	EP3	EP2	EP1	
				1	-		-	1						1	

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
JSBEPC,	type R/W, c	offset 0x40	0, reset 0x	0000.0000	(see page	1095)			1				1		
						PFL	ТАСТ		PFLTAEN	PFLTSEN	PFLTEN		EPENDE	EF	PEN
JSBEPCR	RIS, type RC	), offset 0x	404, reset	0x0000.000	00 (see pag	ge 1098)									
															PF
USBEPCI	M, type R/W	, offset 0x	408, reset	0x0000.000	0 (see pag	e 1099)									
															PF
USBEPCIS	SC, type R/	N, offset 0	x40C, rese	t 0x0000.00	000 (see pa	age 1100)									
															PF
USBDRRI	S, type RO,	offset 0x4	10, reset 0	x0000.0000	) (see page	e 1101)									
															RESUM
	l, type R/W,	offeet Ox4	14. reset 0:			1102)									IXL30M
	., ., po 1./ 44,	511301 074	,		,ucc page	1.02)									
															RESUM
USBDRIS	C, type W10	C, offset 0x	418, reset	0x0000.00	00 (see pa	ge 1103)									
															RESUM
USBGPCS	S, type R/W,	offset 0x4	1C, reset (	0x0000.000	1 (see pag	e 1104)									
														DEVMODOTG	DEVMO
USBVDC,	type R/W, o	offset 0x43	0, reset 0x	0000.0000	(see page	1105)									
															VBDEN
USBVDCR	RIS, type RC	), offset 0x	434, reset	0x0000.000	00 (see pa	ge 1106)									
															VD
USBVDCI	M, type R/W	/ offset 0x	438 reset	0×0000 000	0 (see nac	le 1107)									VD
000100	in, type ter	, 011001 0x	400, 10001												
															VD
USBVDCI	SC, type R/	W, offset 0	x43C, rese	t 0x0000.00	000 (see pa	age 1108)									
															VD
USBIDVRI	IS, type RO	offset 0x4	144, reset 0	0000.000	0 (see pag	e 1109)									
															ID
USBIDVIM	l, type R/W,	offset 0x4	48, reset 0	x0000.0000	0 (see page	e 1110)									
															ID
	C hims D.	MC -#	0×440 -	ant 00000	0000 /										ID
USBIDAIS	SC, type R/V	nu, offset	ux440, res	ຣອເປັນປີບີບີ. 	.vuuu (see	page 1111)									
															ID
	SEL, type R	/W. offset	0x450, rese	et 0x0033 2	211 (see n	age 1112)									<u>.</u>
	- <u>-</u> , , , , , , , , , , , , , , , , , , ,	, enoor			p	(C			DM	ACTX			DMA	CRX	
	DMA	втх			DM	ABRX		l		AATX				ARX	
	<b>Compar</b> 4003.C000	ators		1											
	pe R/W1C,		00, reset 0>	x0000.0000	(see page	1121)									
													IN2	IN1	IN0

								1				1			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ACRIS, typ	pe RO, offs	et 0x004, r	eset 0x0000	0.0000 (see	page 112	2)		1							
													INIO	1514	INIO
	. 544				,	4400							IN2	IN1	IN0
ACINTEN,	type R/W,	omset uxuu	08, reset 0x	0000.0000	(see page	1123)									
													IN2	IN1	IN0
ACREECT	i tuno P/M		:010, reset 0	~0000 000	0 (see pag	0 1124)							1112		INO
ACKEICI	L, type to v	, onset ox	lo io, reset t	7,0000.000	o (see pag	e 1124)									
						EN	RNG						VR	EF	
ACSTATO.	type RO. o	offset 0x020	0, reset 0x0	000.0000 (	see page 1							1			
						,									
														OVAL	
ACSTAT1,	type RO, o	ffset 0x04	0, reset 0x0	000.0000 (	see page 1	125)		1							
														OVAL	
ACSTAT2,	type RO, o	ffset 0x06	0, reset 0x0	000.0000 (	see page 1	125)									
														OVAL	
ACCTL0, t	type R/W, o	ffset 0x024	4, reset 0x0	000.0000 (	see page 1	126)									
				TOEN	AS	RCP		TSLVAL	TS	EN	ISLVAL	IS	EN	CINV	
ACCTL1, t	type R/W, o	ffset 0x044	4, reset 0x0	000.0000 (	see page 1	126)			-	-		-	-		
				TOEN	AS	RCP		TSLVAL	TS	EN	ISLVAL	IS	EN	CINV	
ACCTL2, t	type R/W, o	ffset 0x064	4, reset 0x0	000.0000 (\$	see page 1	126)									
				TOEN	AS	RCP		TSLVAL	TS	EN	ISLVAL	IS	EN	CINV	
	Vidth Mo		(PWM)												
	ase: 0x400														
PWMCTL,	type R/W,	offset 0x00	)0, reset 0x(	0000.0000	see page	1143)									
												~	N	-	0
												GLOBALSYNC3	GLOBALSYNC2	GLOBALSYNC1	GLOBALSYNCO
												DBALS	DBAL	DBALS	DBALS
												B	GLO	GLG	GLO
PWMSYNG	C, type R/W	, offset 0x	004, reset 0	x0000.000	0 (see pag	e 1145)		1				1			
												SYNC3	SYNC2	SYNC1	SYNC0
PWMENA	BLE, type F	R/W, offset	0x008, rese	et 0x0000.0	<b>000</b> (see p	age 1146)		1				1			
								DIAGATEN	DIAMAGEN	DIAMATEN	DAGACEN	DIAMAGEN	DIAMAGEN		DIAMAGEN
								PWM/EN	PWM6EN	PWM5EN	PWM4EN	PWM3EN	PWM2EN	PWM1EN	PWMUEN
PWMINVE	RT, type R/	W, offset 0	x00C, reset	t 0x0000.00	000 (see pa	age 1148)		1				1			
									DIA/A/CINIX/						
	T from D/M	V offeret Ov	010	0~0000 000	0 (000 000	a 1150)			FVIVIOIINV	FVINJINV		FVIVISIINV	PWM2INV	FVIVITIINV	FVIVIUIINV
PWWFAUL	_1, туре к/v	v, onset ux	(010, reset (	0x0000.000	<b>u</b> (see pag	e 1150)		1							
								FAULT7	FAULT6	FAULT5	FAULT4	FAULT3	FAULT2	FAULT1	FAULT0
DWMINTE	N tupe BA	V offect 0	(014, roast (	NAUDOD 000	0 (800 000	e 1152)			TAULIO	TAULIS	I AULI4		I AULIZ	TAULIT	TAULIU
	м, туре к/и	, onset ux	:014, reset (		• (see pag	e 1102)						INTFAULT3	INTFAULT2	INTFAULT1	INTFAULT0
													INTFAULT2		
	type RO of	fset Nv010	, reset 0x00	000.0000./~	ee nade 1	154)							WALL AND	UNIT VVIV(1	
· ••••••••••••••••••••••••••••••••••••	type RO, of	ISEL UXU IO	, 18581 0201	(S	ce page T							INTFAULT3	INTFAULT2		INTFAULT0
													INTPAULI2		

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PWMISC,	type R/W1	C, offset 0x	01C, reset	0x0000.000	00 (see pag	e 1157)				I		1			
												INTFAULT3	INTFAULT2	INTFAULT1	INTFAULT
												INTPWM3	INTPWM2	INTPWM1	INTPWM
PWMSTA	TUS, type I	RO, offset 0	x020, rese	t 0x0000.00	<b>00</b> (see pag	ge 1160)									
												FAULT3	FAULT2	FAULT1	FAULT
PWMFAU	LTVAL, typ	e R/W, offs	et 0x024, re	eset 0x0000	0.0000 (see	page 1162	)								
								PWM7	PWM6	PWM5	PWM4	PWM3	PWM2	PWM1	PWM0
PWMENU	JPD, type R	/W, offset 0	x028, rese	t 0x0000.00	<b>00</b> (see pa	ge 1164)									
	JPD7		JPD6		PD5		IPD4	ENU	IPD3	ENU	IPD2	ENU	PD1	ENU	PD0
PWM0CT	L, type R/V	/, offset 0x(	)40, reset 0	x0000.0000	) (see page	1168)									
					1.1.05					01.0001 00-	0.0	104515	LATCH	MINFLTPER	FLTSR
	LLUPD		SEUPD		LUPD	-	BUPD	GEN/	AUPD	CMPBUPD	CMPAUPD	LOADUPD	DEBUG	MODE	ENABLE
PWM1CT	L, type R/W	/, offset 0x(	080, reset 0	x0000.0000	(see page	1168)							1.470.1	1 411 J ==	
	LLUPD	DDDI	SEUPD	DDCT	LUPD		ממווכ	OFN				LOADUPD	LATCH	MINFLTPER	FLTSRO
	-				-	-	BUPD	GEN	AUPD	CIVIEBOED	CMPAUPD		DEBUG	MODE	ENABLE
	L, type R/V	/, offset 0x(	oou, reset (		, see page	: 1100)							LATOU	MINFLTPER	ELTOD
DRE4	LLUPD		SEUPD	DRCT	LUPD	GENI	BUPD	GEN	AUPD	CMPRI IPD	CMPAUPD	LOADUPD	LATCH DEBUG	MODE	FLTSRO
		/, offset 0x1			-							20, 20, 2	DEDGO	MODE	LINDE
1 1111301	L, type 104	, onset ox	100, 10301 0		(see page	1100)							LATCH	MINFLTPER	FLTSR
DBFA	LLUPD	DBRIS	SEUPD	DBCT	LUPD	GEN	BUPD	GEN	AUPD	CMPBUPD	CMPAUPD	LOADUPD	DEBUG	MODE	ENABLE
	-	/W, offset 0	-		-	-									
					( p.,	<u>.</u>									
		TRCMPBD	TRCMPBU	TRCMPAD	TRCMPAU	TRCNTLOAD	TRCNTZERO			INTCMPBD	INTCMPBU	INTCMPAD	INTCMPAU	INTCNTLOAD	INTCNTZER
PWM1IN1	FEN, type R	/W, offset 0	)x084, rese	t 0x0000.00	00 (see pag	ge 1173)						1			
		TRCMPBD	TRCMPBU	TRCMPAD	TRCMPAU	TRCNTLOAD	TRCNTZERO			INTCMPBD	INTCMPBU	INTCMPAD	INTCMPAU	INTCNTLOAD	INTCNTZER
PWM2IN1	FEN, type R	/W, offset 0	x0C4, rese	t 0x0000.00	<b>)00</b> (see pa	ge 1173)						1			
		TRCMPBD	TRCMPBU	TRCMPAD	TRCMPAU	TRCNTLOAD	TRCNTZERO			INTCMPBD	INTCMPBU	INTCMPAD	INTCMPAU	INTCNTLOAD	INTCNTZER
PWM3IN1	TEN, type R	/W, offset 0	x104, rese	t 0x0000.00	00 (see pag	ge 1173)									
		TRCMPBD	TRCMPBU	TRCMPAD	TRCMPAU	TRCNTLOAD	TRCNTZERO			INTCMPBD	INTCMPBU	INTCMPAD	INTCMPAU	INTCNTLOAD	INTCNTZER
PWMORIS	S, type RO,	offset 0x04	8, reset 0x	0000.0000	see page 1	176)						-		-	
										INTCMPBD	INTCMPBU	INTCMPAD	INTCMPAU	INTCNTLOAD	INTCNTZER
PWM1RIS	S, type RO,	offset 0x08	8, reset 0x	0000.0000	see page 1	176)									
										INTCMPBD	INTCMPBU	INTCMPAD	INTCMPAU	INTCNTLOAD	INTCNTZER
PWM2RIS	5, type RO,	offset 0x00	3, reset 0x	0000.0000	(see page 1	1176)									
											INTO SEC.	IN TO US	IN TOURS		
						(70)				INTCMPBD	INTCMPBU	INTCMPAD	INTCMPAU	INTCNTLOAD	INTCNTZER
PWM3RIS	s, type RO,	offset 0x10	v, reset 0x	0000.0000	see page 1	176)									
										INTOMODO	INTCMPBU		INTOMPALL	INTONE	INTONTON
	Auna Data		w0.40		00 (0	an 1170)				INTCMPBD	INTEMPBU		IN I GMPAU	INTCNTLOAD	INTONTZER
PVVIVIUISC	z, type R/W	1C, offset 0	1x04C, rese	n 0x0000.00	oo (see pa	ge 1178)									
										INTOMODO	INTCMPBU			INTCNTLOAD	INTONTOO
															ZER

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PWM1ISC	, type R/W1	C, offset 0	)x08C, reset	t 0x0000.00	<b>)00</b> (see pa	ge 1178)	<u>.</u>	1							
										INTCMPBD	INTCMPBU	INTCMPAD	INTCMPAU	INTCNTLOAD	INTCNTZER
PWM2ISC	, type R/W1	C, offset 0	x0CC, reset	t 0x0000.00	000 (see pa	ige 1178)									
										INTCMPBD	INTCMPBU	INTCMPAD	INTCMPAU	INTCNTLOAD	INTCNTZER
PWM3ISC	, type R/W1	C, offset 0	0x10C, reset	t 0x0000.00	<b>J00</b> (see pa	ge 1178)									
										INTCMPBD	INTCMPBU	INTCMPAD	INTCMPAU	INTCNTLOAD	INTCNTZER
PWM0LOA	AD, type R/M	V, offset 0	x050, reset	0x0000.00	<b>00</b> (see paç	je 1180)									
							LO	AD							
PWM1LOA	AD, type R/M	V, offset 0	x090, reset	0x0000.00	<b>00</b> (see paç	je 1180)									
							LO	AD							
PWM2LOA	AD, type R/V	V, offset 0	x0D0, reset	0x0000.00	<b>00</b> (see pag	ge 1180)									
							LO	AD							
PWM3LOA	AD, type R/	V, offset 0	x110, reset	0x0000.000	00 (see pag	je 1180)									
							LO	AD							
PWM0CO	UNT, type R	O, offset 0	0x054, reset	0x0000.00	00 (see pa	ge 1181)									
							COL	JNT							
PWM1CO	UNT, type R	O, offset 0	0x094, reset	: 0x0000.00	00 (see pa	ge 1181)									
				[											
							COL	JNI							
PWM2CO	UNT, type R	O, offset 0	0x0D4, reset	t 0x0000.00	<b>J00</b> (see pa	ge 1181)									
							COL								
PWM3CO	UNI, type R	O, offset C	0x114, reset	0x0000.00	<b>uu</b> (see pa	je 1181)									
DWWWOON	<b>DA</b> 4			00000.00			COL								
PWWUCM	PA, type R/	w, orrset 0	0x058, reset	0x0000.00	uu (see pag	je 1182)									
							001	 MPA							
DWM1CM	PA tuno PA	N offect 0	x098, reset	0×0000 00	00 (see por	1182\									
	, cype R/N	, onset u	AUGO, Teset	5,0000.00	na (see haf	je 1102)									
							100	 MPA				1			
PWM2CM	PA, type P/	N. offset A	x0D8, reset	0x0000 00	00 (see na	ne 1182)		/ \							
	, cype RA	, onset u		540000.00	aa (see pa	90 1102)									
							00	 MPA				I			
РШМЗСМ	PA. type R/\	N. offset 0	x118, reset	0x0000.00	00 (see par	ae 1182)									
	., ., .,	,				,,									
							COL	 MPA							
DWMOCM	PB. type R/	N. offset N	)x05C, reset	t 0x0000.00	00 (see na	ge 1183)									
					(000 pa	55									
PVVIVIUCIVII				1											
PWWUCWI							CON	MPB							
	PB. type R/	N. offset N	x09C, reset	0x0000.00	00 (see pa	ae 1183)	CON	MPB							
	PB, type R/\	N, offset 0	)x09C, reset	t 0x0000.00	) <b>00</b> (see pa	ge 1183)	COI								

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PWM2CMF	PB, type R/	/W, offset (	0x0DC, rese	et 0x0000.00	<b>)00</b> (see pa	age 1183)									
							CO	MPB							
PWM3CMF	PB, type R/	W, offset (	0x11C, rese	t 0x0000.00	<b>00</b> (see pa	ge 1183)		1							
							CO	 MPB							
PWM0GEN	NA, type R/	W, offset (	0x060, reset	t 0x0000.00	00 (see pa	qe 1184)									
				ACTC	MPBD	ACTO	MPBU	ACTO	MPAD	ACTO	MPAU	ACTI	LOAD	ACT2	ZERO
PWM1GEN	NA, type R/	W, offset (	0x0A0, rese	t 0x0000.00	<b>00</b> (see pa	ge 1184)			1	1	1				
	A tupo P/	W offeet (	0x0E0, rese				MPBU	ACTO	MPAD	ACIC	MPAU	ACTI	LOAD	ACT	2ERO
FWWZGEN	чА, туре К/	w, onser (	DXUEU, Tese		<b>uu</b> (see pa	ge 1164)									
				ACTC	MPBD	ACTO	MPBU	ACTO	MPAD	ACTO	MPAU	ACTI	LOAD	ACT	ZERO
PWM3GEN	NA, type R/	W, offset (	0x120, reset	t 0x0000.00	<b>00</b> (see pa	ge 1184)									
				ACTC			MPBU	ACTO	MPAD	ACTO	MPAU	ACTI	LOAD	ACT	ZERO
PWM0GEN	NB, type R/	W, offset (	0x064, reset	t 0x0000.00	<b>00</b> (see pa	ge 1187)									
				ACTC	MPRD	ACTO	MPBU	ACTO	MPAD	ACTO	MPAU	ACTI	LOAD	ACT	ZERO
PWM1GEN	NB, type R/	W, offset (	0x0A4, rese					,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		,		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	20,12	,	
-		,	,			J									
				ACTC	MPBD	ACTO	MPBU	ACTO	MPAD	ACTO	MPAU	ACTI	LOAD	ACT	ZERO
PWM2GEN	NB, type R/	W, offset (	0x0E4, rese	t 0x0000.00	<b>00</b> (see pa	ge 1187)	_	_				_		_	
				ACTC			MPBU	ACTO	MPAD	ACTO	MPAU	ACTI	LOAD	ACT2	ZERO
PWM3GEN	NB, type R/	W, offset (	0x124, reset	t 0x0000.00	uu (see pa	ge 1187)									
				ACTC	MPBD	ACTO	MPBU	ACTO	MPAD	ACTO	MPAU	ACTI	LOAD	ACT	ZERO
PWM0DBC	CTL, type R	R/W, offset	0x068, rese	et 0x0000.0	000 (see pa	age 1190)				1		1		1	
															ENABLE
PWM1DBC	CTL, type R	R/W, offset	0x0A8, res	et 0x0000.0	000 (see p	age 1190)									
															ENABLE
	CTL. type R	R/W. offset	0x0E8, res	et 0x0000.0	000 (see n:	age 1190)									
	, .,	,	,			5									
															ENABLE
PWM3DBC	CTL, type R	R/W, offset	0x128, res	et 0x0000.0	000 (see pa	age 1190)									
			+ 0,000		0000 (225	0000 1101)									ENABLE
PWWODBF	type l	rt/wy, offse	t 0x06C, res	set uxuuu0.	uuuu (see p	bage 1191)									
									RISEI	DELAY					
PWM1DBF	RISE, type	R/W, offse	t 0x0AC, re	set 0x0000.	0000 (see	page 1191)									
									RISE	DELAY					
PWM2DBF	RISE, type	R/W, offse	t 0x0EC, re	set 0x0000.	0000 (see	page 1191)									
									DIOT						
									RISE	DELAY					

31       300       29       28       27       28       27       28       27       28       71       300       19       18       17         15       14       13       12       11       10       9       8       7       6       4       3       2       2       1       300       19       18       17         PWM3DBRIE, type RW, offset 0x070, reset 0x0000,0000 (see page 1192)       FREEDELAY       FREEDELAY <th>16</th>	16
PWN3DBRISE, type R/W, offset 0x12C, reset 0x0000.0000 (see page 1191)         RISEDELAY         RISEDELAY           PWM0DBFALL, type R/W, offset 0x076, reset 0x0000.0000 (see page 1192)         FALLDELAY         FALLDELAY           PWM1DBFALL, type R/W, offset 0x076, reset 0x0000.0000 (see page 1192)         FALLDELAY         Image: Comparison of the type R/W, offset 0x076, reset 0x0000.0000 (see page 1192)           PWM2DBFALL, type R/W, offset 0x076, reset 0x0000.0000 (see page 1192)         FALLDELAY         Image: Comparison of the type R/W, offset 0x076, reset 0x0000.0000 (see page 1192)           PWM2DBFALL, type R/W, offset 0x076, reset 0x0000.0000 (see page 1192)         FALLDELAY         Image: Comparison of type R/W, offset 0x076, reset 0x0000.0000 (see page 1192)           PWM2DBFALL, type R/W, offset 0x074, reset 0x0000.0000 (see page 1192)         FALLDELAY         Image: Comparison of type R/W, offset 0x074, reset 0x0000.0000 (see page 1192)           PWM2DFTSRC0, type R/W, offset 0x074, reset 0x0000.0000 (see page 1193)         Image: Comparison of type R/W, offset 0x074, reset 0x0000.0000 (see page 1193)         Image: Comparison of type R/W, offset 0x074, reset 0x0000.0000 (see page 1193)         Image: Comparison of type R/W, offset 0x074, reset 0x0000.0000 (see page 1193)         Image: Comparison of type R/W, offset 0x074, reset 0x0000.0000 (see page 1193)         Image: Comparison of type R/W, offset 0x074, reset 0x0000.0000 (see page 1193)         Image: Comparison of type R/W, offset 0x074, reset 0x0000.0000 (see page 1193)         Image: Comparison of type R/W, offset 0x074, reset 0x0000.00000 (see page 1193)         Image: Comparison	0
PWM0DDFALL, type RW, offset 0x070, roset 0x0000.0000 (see page 1192)         FAILDELAY         FAILDELAY           PWM0DDFALL, type RW, offset 0x070, roset 0x0000.0000 (see page 1192)         FAILDELAY         FAILDELAY         FAILDELAY           PWM0DDFALL, type RW, offset 0x060, roset 0x0000.0000 (see page 1192)         FAILDELAY         FAILDELAY         FAILDELAY           PWM0DDFALL, type RW, offset 0x0F0, roset 0x0000.0000 (see page 1192)         FAILDELAY         FAILDELAY         FAILDELAY           PWM0DDFALL, type RW, offset 0x130, roset 0x0000.0000 (see page 1192)         FAILDELAY         FAILDELAY         FAILDELAY           PWM0DDFALL, type RW, offset 0x130, roset 0x0000.0000 (see page 1192)         FAILDELAY         FAILDELAY         FAILDELAY           PWM0DFLTSRC0, type RW, offset 0x130, roset 0x0000.0000 (see page 1192)         FAILDELAY         FAILDELAY         FAILDELAY           PWM0FLTSRC0, type RW, offset 0x134, reset 0x0000.0000 (see page 1192)         FAILDELAY         FAILDELAY         FAILT3         FAULT3         FAULT2         FAULT3           PWM0FLTSRC0, type RW, offset 0x074, reset 0x0000.0000 (see page 1192)         FAILDELAY         FAULT3         FAULT2         FAULT3         FAULT2         FAULT3         FAULT2         FAULT3           PWMFLTSRC0, type RW, offset 0x074, reset 0x0000.0000 (see page 1193)         FAULT3         FAULT3         FAULT2         FAULT3         FAULT3<	
Provide BFALL, type R/W, offset 0x000, 0x000 (see page 1192)         FALL DELAY         FALL DELAY           Provide BALL, type R/W, offset 0x000, 0x000 (see page 1192)         FALL DELAY         FALL DELAY           Provide BALL, type R/W, offset 0x000, 0x000 (see page 1192)         FALL DELAY         FALL DELAY           Provide BALL, type R/W, offset 0x000, 0x000 (see page 1192)         FALL DELAY         FALL DELAY           Provide BALL, type R/W, offset 0x010, reset 0x0000, 0x000 (see page 1192)         FALL DELAY         FALL DELAY           Provide BALL, type R/W, offset 0x010, reset 0x0000, 0x000 (see page 1192)         FALL DELAY         FALL DELAY           Provide BALL, type R/W, offset 0x010, reset 0x0000, 0x000 (see page 1192)         FALL DELAY         FALL T           Provide BALL, type R/W, offset 0x014, reset 0x0000, 0x000 (see page 1193)         FAUL T         FAUL T           Provide BALL, type R/W, offset 0x014, reset 0x0000, 0x000 (see page 1193)         FAUL T         FAUL T           Provide BALL, type R/W, offset 0x014, reset 0x0000, 0x000 (see page 1193)         FAUL T         FAUL T           Provide BALL, type R/W, offset 0x014, reset 0x0000, 0x000 (see page 1193)         FAUL T         FAUL T           Provide BALL, type R/W, offset 0x014, reset 0x0000, 0x000 (see page 1193)         FAUL T         FAUL T           Provide BALL, type R/W, offset 0x014, reset 0x0000, 0x000 (see page 1193)         FAUL T         FAUL T	
WM10BFALL, type R/W, offset 0x080, reset 0x0000,0000 (see page 1192)         FALLDELAY         FALLDELAY           WM20BFALL, type R/W, offset 0x080, reset 0x0000,0000 (see page 1192)         FALLDELAY         FALLDELAY           WM20BFALL, type R/W, offset 0x076, reset 0x0000,0000 (see page 1192)         FALLDELAY         FALLDELAY           WM30BFALL, type R/W, offset 0x077, reset 0x0000,0000 (see page 1192)         FALLDELAY         FALLDELAY           WM30BFALL, type R/W, offset 0x130, reset 0x0000,0000 (see page 1192)         FALLDELAY         FALLDELAY           WM30BFALL, type R/W, offset 0x130, reset 0x0000,0000 (see page 1192)         FALLDELAY         FALLDELAY           WM30BFALL, type R/W, offset 0x130, reset 0x0000,0000 (see page 1192)         FALLDELAY         FALLDELAY           WM30BFALL, type R/W, offset 0x074, reset 0x0000,0000 (see page 1193)         FALLDELAY         FAULT3         FAULT2           WM30FLTSRC0, type R/W, offset 0x074, reset 0x0000,0000 (see page 1193)         FAULT3         FAULT2         FAULT2           WM3FLTSRC0, type R/W, offset 0x076, reset 0x0000,0000 (see page 1193)         FAULT3         FAULT2         FAULT2           WM3FLTSRC0, type R/W, offset 0x078, reset 0x0000,0000 (see page 1193)         Compa DCMP7         DCMP6         DCMP3         DCMP4         DCMP3         DCMP4         DCMP3         DCMP4         DCMP3         DCMP4         DCMP3         DCMP4         DCMP	
PWM1DBFALL, type RW, offset 0x080, reset 0x000, 0000 (see page 1192)         FALL DELAY         FAULT3         FAULT3         FAULT2         FAULT3         FAULT2         FAULT2         FAULT3         FAULT2         FAULT2         FAULT3         FAULT3 <td></td>	
PWM1DBFALL, type RW, offset 0x080, reset 0x000, 0000 (see page 1192)         FALL DELAY         FAULT3         FAULT3         FAULT2         FAULT3         FAULT2         FAULT2         FAULT3         FAULT2         FAULT2         FAULT3         FAULT3 <td></td>	
PWM2DBFALL, type R/W, offset 0x0F0, reset 0x0000.0000 (see page 1192)         FALLDELAY         FALLDELAY           PWM3DBFALL, type R/W, offset 0x130, reset 0x0000.0000 (see page 1192)         FALLDELAY         FALLDELAY           PWM3DBFALL, type R/W, offset 0x130, reset 0x0000.0000 (see page 1192)         FALLDELAY         FALLDELAY           PWM3DBFALL, type R/W, offset 0x174, reset 0x0000.0000 (see page 1192)         FALLDELAY         FALLDELAY           PWM3DFLTSRC0, type R/W, offset 0x174, reset 0x0000.0000 (see page 1193)         FALLT2         FALLT2           PWM1FLTSRC0, type R/W, offset 0x0F4, reset 0x0000.0000 (see page 1193)         FAULT3         FAULT2           PWM3FLTSRC0, type R/W, offset 0x0F4, reset 0x0000.0000 (see page 1193)         FAULT3         FAULT2           PWM3FLTSRC0, type R/W, offset 0x0F4, reset 0x0000.0000 (see page 1193)         FAULT3         FAULT3           PWM3FLTSRC0, type R/W, offset 0x0F4, reset 0x0000.0000 (see page 1193)         FAULT3         FAULT3           PWM3FLTSRC1, type R/W, offset 0x0F4, reset 0x0000.0000 (see page 1193)         FAULT3         FAULT3           PWM3FLTSRC1, type R/W, offset 0x0F4, reset 0x0000.0000 (see page 1193)         FAULT3         FAULT3           PWM3FLTSRC1, type R/W, offset 0x0F4, reset 0x0000.0000 (see page 1193)         FAULT3         FAULT3           PWM3FLTSRC1, type R/W, offset 0x0F4, reset 0x0000.0000 (see page 1193)         CMPP         FAULT3         FAULT3 </td <td></td>	
PWM2DBFALL, type RW, offset 0x060, reset 0x0000.0000 (see page 1192)         FALLDELAY         FALLDELAY           PWM3DBFALL, type RW, offset 0x130, reset 0x0000.0000 (see page 1192)         FALLDELAY         FALLDELAY           PWM3DBFALL, type RW, offset 0x130, reset 0x0000.0000 (see page 1193)         FALLDELAY         FALLDELAY           PWM3DBFALL, type RW, offset 0x074, reset 0x0000.0000 (see page 1193)         FALLDELAY         FALLDELAY           PWM0FLTSRC0, type RW, offset 0x074, reset 0x0000.0000 (see page 1193)         FAULT3         FAULT3         FAULT2         FAULT2           PWM0FLTSRC0, type RW, offset 0x074, reset 0x0000.0000 (see page 1193)         FAULT3         FAULT3         FAULT2	
PWM2DBFALL, type RW, offset 0x060, reset 0x0000.0000 (see page 1192)         FALLDELAY         FALLDELAY           PWM3DBFALL, type RW, offset 0x130, reset 0x0000.0000 (see page 1192)         FALLDELAY         FALLDELAY           PWM3DBFALL, type RW, offset 0x130, reset 0x0000.0000 (see page 1193)         FALLDELAY         FALLDELAY           PWM3DBFALL, type RW, offset 0x074, reset 0x0000.0000 (see page 1193)         FALLDELAY         FALLDELAY           PWM0FLTSRC0, type RW, offset 0x074, reset 0x0000.0000 (see page 1193)         FAULT3         FAULT3         FAULT2         FAULT2           PWM0FLTSRC0, type RW, offset 0x074, reset 0x0000.0000 (see page 1193)         FAULT3         FAULT3         FAULT2	
PWM3DBFALL, type R/W, offset 0x130, reset 0x0000.0000 (see page 1192)         FALLDELAY           FALLDELAY         FALLDELAY           FALLDELAY         FALLDELAY           FALLDELAY         FALLDELAY           FALLDELAY         FALLDELAY           FALLDELAY         FALLDELAY           FALLDELAY         FALLT3           FALLDELAY         FALLT3           FALLT3         FAULT3           FAULT3         FAULT3	
PWM3DBFALL, type R/W, offset 0x130, reset 0x0000.0000 (see page 1192)         FALLDELAY         FALLDELAY           PWM0FLTSRC0, type R/W, offset 0x074, reset 0x0000.0000 (see page 1193)         FALLT         FALL	
PWM3DBFALL, type R/W, offset 0x130, reset 0x0000.0000 (see page 1192)         FALLDELAY         FALLDELAY           PWM0FLTSRC0, type R/W, offset 0x074, reset 0x0000.0000 (see page 1193)         FALLT         FALL	
PWM0FLTSRC0, type R/W, offset 0x074, reset 0x0000.0000 (see page 1193)         FALLDELAY           PWM0FLTSRC0, type R/W, offset 0x074, reset 0x0000.0000 (see page 1193)         Image: Control of C	
PWM0FLTSRC0, type R/W, offset 0x074, reset 0x0000.0000 (see page 1193)         FAULT3	
PWM0FLTSRC0, type R/W, offset 0x074, reset 0x0000.0000 (see page 1193)         FAULT3	
PWM1FLTSRC0, type R/W, offset 0x0F4, reset 0x0000.0000 (see page 1193)         FAULT3	
PWM1FLTSRC0, type R/W, offset 0x084, reset 0x0000.0000 (see page 1193)         Image: constraint of the set 0x0000.0000 (see page 1193)         Image: constraint of the set 0x0000.0000 (see page 1193)         Image: constraint of the set 0x0000.0000 (see page 1193)         Image: constraint of the set 0x0000.0000 (see page 1193)         Image: constraint of the set 0x0000.0000 (see page 1193)         Image: constraint of the set 0x0000.0000 (see page 1193)         Image: constraint of the set 0x0000.0000 (see page 1193)         Image: constraint of the set 0x0000.0000 (see page 1193)         Image: constraint of the set 0x0000.0000 (see page 1193)         Image: constraint of the set 0x0000.0000 (see page 1193)         Image: constraint of the set 0x0000.0000 (see page 1193)         Image: constraint of the set 0x0000.0000 (see page 1193)         Image: constraint of the set 0x0000.0000 (see page 1193)         Image: constraint of the set 0x0000.0000 (see page 1195)         Image: constraint of the set 0x0000.0000 (see page 1195)         Image: constraint of the set 0x0000.0000 (see page 1195)         Image: constraint of the set 0x0000.0000 (see page 1195)         Image: constraint of the set 0x0000.0000 (see page 1195)         Image: constraint of the set 0x0000.0000 (see page 1195)         Image: constraint of the set 0x0000.0000 (see page 1195)         Image: constraint of the set 0x0000.0000 (see page 1195)         Image: constraint of the set 0x0000.0000 (see page 1195)         Image: constraint of the set 0x0000.0000 (see page 1195)         Image: constraint of the set 0x0000.0000 (see page 1195)         Image: constraint of the set 0x0000.0000 (see page 1195)         Image: constraint of the set 0x0000.0000 (see page 1195)         Image: cons	
PWM1FLTSRC0, type R/W, offset 0x084, reset 0x0000.0000 (see page 1193)         Image: Constraint of the co	
Image: Contract of the sect of the	FAUL
PWM2FLTSRC0, type R/W, offset 0x0F4, reset 0x0000.0000 (see page 1193)         Automation         Aut	
PWM2FLTSRC0, type R/W, offset 0x0F4, reset 0x0000.0000 (see page 1193)         Image: Constraint of the co	
Image: Section of the secting of the secting of the sectin	FAUL
PWM3FLTSRC0, type R/W, offset 0x134, reset 0x0000.0000 (see page 1193)       Image: constraint of the sector of the	
PWM3FLTSRC0, type R/W, offset 0x134, reset 0x0000.0000 (see page 1193)       Image: constraint of the set of the s	FAUL
Image: Control of the control of th	TAOL
PWM0FLTSRC1, type R/W, offset 0x078, reset 0x0000.0000 (see page 1195)       Image: Comparison of the comparison of	
PWM0FLTSRC1, type R/W, offset 0x078, reset 0x0000.0000 (see page 1195)       Image: Comparison of the comparison of	FAUL
Image: state       Image: state <th< td=""><td></td></th<>	
PWM1FLTSRC1, type R/W, offset 0x0B8, reset 0x0000.0000 (see page 1195)       Image: constraint of the constraint of	
Image: Constraint of the state of	DCM
Image: Constraint of the state of	
PWM2FLTSRC1, type R/W, offset 0x0F8, reset 0x0000.0000 (see page 1195)       Image: Constraint of the constraint of	
Image: Note of the i	DCM
PWM3FLTSRC1, type R/W, offset 0x138, reset 0x0000.0000 (see page 1195)       Image: Constraint of the constraint of	
PWM3FLTSRC1, type R/W, offset 0x138, reset 0x0000.0000 (see page 1195)       Image: Constraint of the constraint of	
Image: Section of the sectio	DCM
PWM0MINFLTPER, type R/W, offset 0x07C, reset 0x0000.0000 (see page 1198)	
PWM0MINFLTPER, type R/W, offset 0x07C, reset 0x0000.0000 (see page 1198)	
MFP	DCM
	_
PWM1MINFLTPER, type R/W, offset 0x00BC, reset 0x0000.0000 (see page 1198)	
MFP	
PWM2MINFLTPER, type R/W, offset 0x0FC, reset 0x0000.0000 (see page 1198)	
MFP	
PWM3MINFLTPER, type R/W, offset 0x13C, reset 0x0000.0000 (see page 1198)	
MFP	

24	20	20	20	07	26	25	24	22	22	21	20	10	10	47	10
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23	22 6	21 5	20 4	19 3	18 2	17	16 0
			0x800, res				0		0	0		0	-	•	Ū
	•=, tjpe				(000 p	age rice)									
												FAULT3	FAULT2	FAULT1	FAULT0
PWM1FLT	SEN, type	R/W, offset	t 0x880, res	et 0x0000.	0000 (see p	age 1199)		1							
												FAULT3	FAULT2	FAULT1	FAULTO
PWM2FLT	SEN, type	R/W, offset	t 0x900, res	et 0x0000.	0000 (see p	age 1199)		1							
												FAULT3	FAULT2	FAULT1	FAULTO
PWM3FLT	SEN, type	R/W, offset	t 0x980, res	et 0x0000.	0000 (see p	age 1199)		•							
												FAULT3	FAULT2	FAULT1	FAULTO
PWM0FLT	ISTAT0, typ	oe -, offset (	0x804, rese	t 0x0000.0	<b>)00</b> (see pa	ige 1200)									
												FAULT3	FAULT2	FAULT1	FAULTO
PWM1FL1	STAT0, typ	be -, offset (	0x884, rese	t 0x0000.0	<b>)00</b> (see pa	ge 1200)									
												FAULT3	FAULT2	FAULT1	FAULTO
PWM2FL1	STAT0, typ	be -, offset (	0x904, rese	t 0x0000.0	000 (see pa	ige 1200)									
												FAULT3	FAULT2	FAULT1	FAULT
PWM3FLT	STAT0, typ	be -, offset (	0x984, rese	t 0x0000.0	<b>)00</b> (see pa	ige 1200)									
												FAULT3	FAULT2	FAULT1	FAULTO
PWM0FLT	rSTAT1, typ	be -, offset (	0x808, rese	t 0x0000.00	<b>)00</b> (see pa	ige 1202)		1							
								DCMP7	DCMP6	DCMP5	DCMP4	DCMP3	DCMP2	DCMP1	DCMP0
PWM1FL1	rSTAT1, typ	be -, offset (	0x888, rese	t 0x0000.00	<b>)00</b> (see pa	ige 1202)									
								DOMET	DOMES	DOMOS	DOMES	DOMOD	DOMOD	DOMES	DOM
						(000)		DCMP7	DCMP6	DCMP5	DCMP4	DCMP3	DCMP2	DCMP1	DCMP0
PWM2FL1	ISTAT1, typ	be -, offset (	0x908, rese	t 0x0000.00	<b>)00</b> (see pa	ige 1202)									
								DOMD7	DOMDO	DOMDS	DOMDA	DOMPA	DOMDO	DOMDA	DOMO
						4000		DCMP7	DCMP6	DCMP5	DCMP4	DCMP3	DCMP2	DCMP1	DCMPC
PVVIVI3FLI	STAT1, typ	be -, oπset (	0x988, rese		JUU (see pa	ige 1202)									
								DCMP7	DCMP6	DCMP5	DCMP4	DCMP3	DCMP2	DCMP1	DCMP0
<b>O</b>									DCIVIPO	DOMP 3	DCIVIF 4	DCIVIF 3	DCIVIF 2	DOMPT	DOMPO
QEI0 bas	se: 0x4002 se: 0x4002	2.C000	terface (0	JEI)											
QEICTL, t	ype R/W, o	ffset 0x000	, reset 0x00	000.0000 (s	ee page 12	12)									
													FILT	CNT	
		FILTEN	STALLEN	INVI	INVB	INVA		VELDIV		VELEN	RESMODE	CAPMODE	SIGMODE	SWAP	ENABLE
QEISTAT,	type RO, o	ffset 0x004	, reset 0x00	000.0000 (s	ee page 12	15)									
														DIRECTION	ERROF
QEIPOS, 1	type R/W, o	offset 0x008	8, reset 0x0	000.0000 (s	see page 12	216)									
							POS	ITION							
							POS	ITION							
QEIMAXP	OS, type R	/W, offset 0	x00C, rese	t 0x0000.0	000 (see pa	ige 1217)									
							MAX	KPOS							
							MAX	KPOS							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
QEILOAD,	type R/W,	offset 0x01	0, reset 0x	0000.0000	(see page '	1218)									
						,	10	AD							
								AD							
							10	'AD							
QEITIME, 1	type RO, o	ffset 0x014	, reset 0x0	000.0000 (s	see page 12	:19)									
							TII	ME							
							TII	ME							
QEICOUN	T, type RO,	offset 0x0	18, reset 0	(0000.0000	(see page	1220)									
							CO	UNT							
							CO	UNT							
OFISPEED	) type RO	offset 0x0	1C. reset 0		) (see page	1221)									
	, ijpe ne,	onset exe	10,100010		(see page	1221)	00	EED							
							SPI	EED							
QEIINTEN,	, type R/W,	offset 0x0	20, reset 0>	0000.0000	(see page	1222)									
												INTERROR	INTDIR	INTTIMER	INTINDEX
QEIRIS, ty	pe RO, off	set 0x024, i	reset 0x000	0.0000 (se	e page 122	4)									
												INTERROR	INTDIR	INTTIMER	INTINDEX
0.5110.0	Daviso				,	1000)									
QEIISC, ty	vpe R/W1C,	offset 0x02	28, reset 0)	0000.0000	(see page	1226)						1			
												INTERROR	INTDIR	INTTIMER	INTINDEX

# **B** Ordering and Contact Information

## B.1 Ordering Information

The figure below defines the full set of potential orderable part numbers for all the Stellaris<sup>®</sup> LM3S microcontrollers. See the Package Option Addendum for the valid orderable part numbers for the LM3S9B92 microcontroller.



## B.2 Part Markings

The Stellaris microcontrollers are marked with an identifying number. This code contains the following information:

- The first line indicates the part number, for example, LM3S9B90.
- In the second line, the first eight characters indicate the temperature, package, speed, revision, and product status. For example in the figure below, IQC80C0X indicates an Industrial temperature (I), 100-pin LQFP package (QC), 80-MHz (80), revision C0 (C0) device. The letter immediately following the revision indicates product status. An X indicates experimental and requires a waiver; an S indicates the part is fully qualified and released to production.
- The remaining characters contain internal tracking numbers.



### B.3 Kits

The Stellaris Family provides the hardware and software tools that engineers need to begin development quickly.

- Reference Design Kits accelerate product development by providing ready-to-run hardware and comprehensive documentation including hardware design files
- Evaluation Kits provide a low-cost and effective means of evaluating Stellaris microcontrollers before purchase
- Development Kits provide you with all the tools you need to develop and prototype embedded applications right out of the box

See the website at www.ti.com/stellaris for the latest tools available, or ask your distributor.

## B.4 Support Information

For support on Stellaris products, contact the TI Worldwide Product Information Center nearest you: http://www-k.ext.ti.com/sc/technical-support/product-information-centers.htm.

# C Package Information

## C.1 100-Pin LQFP Package

### C.1.1 Package Dimensions

Figure C-1. Stellaris LM3S9B92 100-Pin LQFP Package Dimensions



**Note:** The following notes apply to the package drawing.

- **1.** All dimensions shown in mm.
- 2. Dimensions shown are nominal with tolerances indicated.
- 3. Foot length 'L' is measured at gage plane 0.25 mm above seating plane.

E	Body +2.00 mm Footprint, 1.4 mm package	e thickness
Symbols	Leads	100L
A	Max.	1.60
A <sub>1</sub>	-	0.05 Min./0.15 Max.
A <sub>2</sub>	±0.05	1.40
D	±0.20	16.00
D <sub>1</sub>	±0.05	14.00
E	±0.20	16.00
E <sub>1</sub>	±0.05	14.00
L	+0.15/-0.10	0.60
е	Basic	0.50
b	+0.05	0.22
θ	-	0°-7°
ddd	Max.	0.08
ccc	Max.	0.08
JEDEC R	eference Drawing	MS-026
Variat	ion Designator	BED

## C.1.2 Tray Dimensions





### C.1.3 Tape and Reel Dimensions

**Note:** In the figure that follows, pin 1 is located in the top right corner of the device.



Figure C-3. 100-Pin LQFP Tape and Reel Dimensions

## C.2 108-Ball BGA Package

### C.2.1 Package Dimensions

Figure C-4. Stellaris LM3S9B92 108-Ball BGA Package Dimensions



Note: The following notes apply to the package drawing.

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. 'e' REPRESENTS THE BASIC SOLDER BALL GRID PITCH.
- 3. 'M' REPRESENTS THE BASIC SOLDER BALL MATRIX SIZE. AND SYMBOL 'N' IS THE NUMBER OF BALLS AFTER DEPOPULATING.
- (b' IS MEASURABLE AT THE MAXIMUM SOLDER BALL DIAMETER AFTER REFLOW PARALLEL TO PRIMARY DAIUM C.
- ⚠ DIMENSION 'ccc' IS MEASURED PARALLEL TO PRIMARY DATUM C.
- A PRIMARY DATUM C AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
- 7. PACKAGE SURFACE SHALL BE MATTE FINISH CHARMILLES 24 TO 27.
- 8. SUBSTRATE MATERIAL BASE IS BT RESIN.
- 9. THE OVERALL PACKAGE THICKNESS "A" ALREADY CONSIDERS COLLAPSE BALLS
- 10. DIMENSIONING AND TOLERANCING PER ASME Y14.5M 1994.
- $\underline{\Lambda}$  except dimension b.

Symbols	MIN	NOM	MAX
A	1.22	1.36	1.50
A1	0.29	0.34	0.39
A3	0.65	0.70	0.75
с	0.28	0.32	0.36
D	9.85	10.00	10.15
D1		8.80 BSC	
E	9.85	10.00	10.15
E1		8.80 BSC	
b	0.43	0.48	0.53
bbb		.20	
ddd		.12	
e		0.80 BSC	
f	-	0.60	-
М		12	
n		108	
	REF: JE	EDEC MO-219F	

## C.2.2 Tray Dimensions





#### C.2.3 **Tape and Reel Dimensions**



#### Figure C-6. 108-Ball BGA Tape and Reel Dimensions



16-Sep-2016

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(1)		Draming		۹.9	(2)	(8)	(3)		(4/5)	
LM3S9B92-IBZ80-C5	OBSOLETE	NFBGA	ZCR	108		TBD	Call TI	Call TI	-40 to 85	LM3S9B92	
										IBZ80	
LM3S9B92-IBZ80-C5T	OBSOLETE	NFBGA	ZCR	108		TBD	Call TI	Call TI	-40 to 85	LM3S9B92	
		-	-							IBZ80	
LM3S9B92-IQC80-C5	OBSOLETE	LQFP	ΡZ	100		TBD	Call TI	Call TI	-40 to 85	LM3S9B92	
										IQC80	
LM3S9B92-IQC80-C5T	OBSOLETE	LQFP	ΡZ	100		TBD	Call TI	Call TI	-40 to 85	LM3S9B92	
		·								IQC80	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

16-Sep-2016

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **MECHANICAL DATA**

MTQF013A - OCTOBER 1994 - REVISED DECEMBER 1996

#### PZ (S-PQFP-G100)

#### PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated