

Application Specific Discretes A.S.D.™

# PROGRAMMABLE TRANSIENT VOLTAGE SUPPRESSOR FOR SLIC PROTECTION

#### FEATURES

- DUAL PROGRAMMABLE TRANSIENT SUP-PRESSOR.
- WIDE NEGATIVE FIRING VOLTAGE RANGE :  $V_{MGL}$  = -80V max.
- LOW DYNAMIC SWITCHING VOLTAGES :  $V_{\text{FP}}$  and  $V_{\text{DGL}}.$
- LOW GATE TRIGGERING CURRENT :  $I_{GT} = 5mA max.$
- PEAK PULSE CURRENT : I<sub>PP</sub> = 30A for 10/1000μs surge.
- HOLDING CURRENT : I<sub>H</sub> = 150mA.

#### DESCRIPTION

This device has been especially designed to protect subscriber line card interfaces (SLIC) against transient overvoltages.

Positive overloads are clipped with 2 diodes. Negative surges are suppressed by 2 thyristors, their breakdown voltage being referenced to

-V<sub>BAT</sub> through the gate.

This component presents a very low gate trigge-ring current ( $I_{GT}$ ) in order to reduce the current consumption on printed circuit board during the firing phase.

A particular attention has been given to the internal wire bonding. The "4-point" configuration ensures reliable protection, eliminating the overvoltage introduced by the parasitic inductances of the wiring (Ldi/dt), especially for very fast transients.

#### COMPLIES WITH THE FOLLOWING STANDARDS

CCITT K20 ·	10/700μs 5/310μs	1kV 25A
VDF 0.133 :	10/700μs 5/310μs	2kV 38A (*)
י 878 E U878 בט/	1.2/50μs 1/20μs	1.5kV 40A
l3124 :	0.5/700μs 0.2/310μs	1kV 25A
FCC part 68 :	2/10μs 2/10μs	2.5kV 170A (*)
BELLCORE TR-NWT-001089 :	2/10μs 2/10μs	2.5kV 170A (*)
(*) with series resist	tors or PTC.	

SO-8

#### SCHEMATIC D!^GRAM



TM: ASD is trademarks of STMicroelectronics.

October 2003 - Ed: 4

## ABSOLUTE MAXIMUM RATINGS (Tamb = 25 °C)

Symbol	Parameter		Value	Unit
I <sub>PP</sub>	Peak pulse current (see note 1)	10/1000μs 5/310μs 2/10μs		
I <sub>TSM</sub>	Non repetitive surge peak on-state current $(F = 50Hz)$	8 3.5	A	
I <sub>GSM</sub>	Maximum gate current (half sine wave tp = 10r	ns)	2	A
V <sub>MLG</sub> V <sub>MGL</sub>	Maximum voltage LINE / GROUND Maximum voltage GATE / LINE	-100 -80	V	
T <sub>stg</sub> Tj	Storage temperature range Maximum junction temperature	- 55 to + 150 150	°C	
TL	Maximum lead temperature for soldering during	260	°C	

#### Note 1 : Pulse waveform :

10/1000µs tr=10µs 5/310µs 2/10µs

tr=5µs

tr=2µs

tp=1000μs tp=310μs . tp=10μs



#### THERMAL RESISTANCE

Symbol		Parameter	Value	Unit
R <sub>th (j-a)</sub>	Junction to ambient		170	°C/W

# ELECTRICAL CHARACTERISTICS (T<sub>amb</sub> = 25°C)

	<u> </u>
Symbol	Parameter
I <sub>GT</sub>	Gate triggering current
Iн	Holding current
I <sub>RM</sub>	Reverse leakage current LINE/GND
I <sub>RG</sub>	Reverse leakage current GATE/LINE
V <sub>RM</sub>	Reverse voltage LINE/GND
VF	Forward drop voltage LINE/GND
V <sub>GT</sub>	Gate triggering voltage
V <sub>FP</sub>	Peak forward voltage LINE/GND
V <sub>DGL</sub>	Dynamic switching voltage GATE/LINE
V <sub>GATE</sub>	GATE/GND voltage
V <sub>LG</sub>	LINE/GND voltage
С	Off-state capacitance LINE/GND



Symbol		Т	est condition	Maximum	Unit	
VF	I <sub>F</sub> =5A	t <sub>p</sub> =500µs	3		3	V
VFP	10/700μs 1.2/50μs 2/10μs	1.5kV 1.5kV 2.5kV	R <sub>p</sub> =10Ω R <sub>p</sub> =10Ω R <sub>p</sub> =62Ω	(see note 1)	5 7 12	V

#### 1 - PARAMETERS RELATED TO THE DIODE LINE/GND (Tamb = 25 °C)

Note 1 : See test circuit 2 for  $V_{FP}$ ;  $R_p$  is the protection resistor located on the line card.

#### 2 - PARAMETERS RELATED TO THE PROTECTION THYRISTOR (Tamb = 25°C)

Sym- bol	Test conditions	Min.	Max.	Unit
I <sub>GT</sub>	$V_{GND/LINE} = -48V$	0.2	5	mA
Iн	V <sub>GATE</sub> =-48V (see note 2)	150		mA
V <sub>GT</sub>	at I <sub>GT</sub>		2.5	C V
I <sub>RG</sub>	$T_c=25^{\circ}C$ $V_{RG} = -75V$ $T_c=70^{\circ}C$ $V_{RG} = -75V$		5 50	μA
V <sub>DGL</sub>	VGATE= -48V (see note 3) 10/700μs 1.5kV Rp=10Ω I <sub>PP</sub> =30A 1.2/50μs 1.5kV Rp=10Ω I <sub>PP</sub> =30A 2/10μs 2.5kV Rp=62Ω I <sub>PP</sub> =38A	PIC	10 20 25	V
Note 2 : S	See the functional holding current (I <sub>H</sub> ) test circuit 2.			

#### 3 - PARAMETERS RELATED TO DIODE AND PROTECTION THYRISTOR (Tamb = 25 °C)

Sym- bol	Test conditions	Maximum	Unit
I <sub>RM</sub>	$\begin{array}{ll} T_c=25^\circ C & V_{GATE/LINE}=-1V & V_{RM}=-75V \\ T_c=70^\circ C & V_{GATE/LINE}=-1V & V_{RM}=-75V \end{array}$	5 50	μΑ

## **APPLICATION NOTE**



In order to take advantage of the "4 point" structure of the LCP, the TIP and RING lines go across the device. In such case, the device will eliminate the overvoltages generated by the parasitic inductances of the wiring (Ldi/dt), especially for very fast transients.

## FUNCTIONAL HOLDING CURRENT (I<sub>H</sub>) TEST CIRCUIT 1 : GO-NO GO TEST



This is a GO-NO GO test which allows to confirm the holding current (I<sub>H</sub>) level in a functional test circuit.

## **TEST PROCEDURE :**

- Adjust the current level at the I<sub>H</sub> value by short circuiting the D.U.T. Fire the D.U.T. with a surge current :  $I_{PP}$  = 10A, 10/1000µs.
- The D.U.T. will come back to the off-state within a duration of 50ms max.

#### TEST CIRCUIT 2 FOR V<sub>FP</sub> AND V<sub>DGL</sub> PARAMETERS



	Pulse	<b>e (μs)</b>	Vp	<b>C</b> <sub>1</sub>	<b>C</b> <sub>2</sub>	L	<b>R</b> <sub>1</sub>	<b>R</b> <sub>2</sub>	<b>R</b> 3	<b>R</b> 4	<b>I</b> PP	Rp
$\cup$	tr	tp	(V)	<b>(μF)</b>	(nF)	<b>(</b> μ <b>Η)</b>	<b>(</b> Ω <b>)</b>	<b>(</b> Ω <b>)</b>	<b>(</b> Ω <b>)</b>	<b>(</b> Ω <b>)</b>	(A)	<b>(</b> Ω <b>)</b>
	10	700	1500	20	200	0	50	15	25	25	30	10
	1.2	50	1500	1	33	0	76	13	25	25	30	10
	2	10	2500	10	0	1.1	1.3	0	3	3	38	62

#### FUNCTIONAL DESCRIPTION



Surge peak current versus overload duration.

#### ITSM(A) 10 F=50Hz Tj initial=25°C 9 8 7 6 5 4 3 2 +++ 1 t(s) 111 obsolete Produk 0 L 1E-2 1E+2 1E+3

#### LINE A PROTECTION :

- For positive surges versus GND, the diode D1 will conduct.
- For negative surges versus GND, the protection device P1 will trigger at a voltage fixed by the -V<sub>BAT</sub> reference.

#### LINE B PROTECTION :

 For surges on line B, the operating mode is the same, D2 or P2 is activated.

It is recommended to add a capacitor (C=220nF) close to the gate of the LCP, in order to speed up the triggering.

57



#### **APPLICATION CIRCUIT : typical SLIC protection concept**

## ORDER CODE



MARKING

Package	Туре	Marking
SO-8	LCP1511D	CP151D

# PACKAGE MECHANICAL DATA





		SIONS						
REF.	Mi	llimetr	es	Inches				
	Min.	Тур.	Max.	Min.	Тур.	Max.		
А			1.75			0.069		
a1	0.1		0.25	0.004		0.010		
a2			1.65			0.065		
b	0.35		0.48	0.014		0.019		
b1	0.19		0.25	0.007		0.010		
С		0.50			0.020			
c1			45°	(typ)				
D	4.8		5.0	0.189		0.197		
Е	5.8		6.2	0.228	4	0.244		
е		1.27			0.050			
e3		3.81			0.150			
F	3.8		4.0	0.15		0.157		
L	0.4		1.27	0.016		0.050		
Μ			0.6			0.024		
S		0.	8° (r	max)				
soleit								
Q,								

Weight = 0.08 g.

**Packaging :** Product supplied in antistatic tubes or tape and reel .

Pro'

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners.

© 2003 STMicroelectronics - All rights reserved.

STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany -Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain -

Sweden - Switzerland - United Kingdom - United States

www.st.com

57