

L99PM62XP

Power management IC with LIN and high speed CAN

Features

- Two 5V voltage regulators for microcontroller and peripheral supply
- No electrolytic capacitor required on regulator outputs
- Ultra low quiescent current in standby modes
- Programmable reset generator for power-on and undervoltage
- Configurable window watchdog and fail safe output
- LIN 2.1 compliant (SAEJ2602 compatible) transceiver
- Advanced HS CAN transceiver (ISO 11898-2/-5 and SAE J2284 compliant) with local failure and bus failure diagnosis
- HS CAN transceiver supports partial networking
- Complete 3 channel contact monitoring interface with programmable cyclic sense functionality
- Programmable periodic system wake up feature
- ST SPI interface for mode control and diagnosis
- 5 fully protected high-side drivers with internal 4-channel PWM generator
- 2 low-side drivers with active zener clamping
- 4 internal PWM timers
- 2 operational amplifiers with rail-to-rail outputs (V_S) and low voltage inputs
- Temperature warning and thermal shutdown

Applications

 Automotive ECU's such as door zone and body control modules



Description

The L99PM62XP is a power management system IC providing electronic control units with enhanced system power supply functionality including various standby modes as well as LIN and HS CAN physical communication layers. It contains two low drop voltage regulators to supply the system microcontroller and external peripheral loads such as sensors and provides enhanced system standby functionality with programmable local and remote wake up capability.

In addition, five high-side drivers, two low-side drivers and two operational amplifiers increase the system integration level.

The ST standard SPI interface (3.0) allows control and diagnosis of the device and enables generic software development.

Table 1. Device summary

Daakaaa	Order codes	
Package	Tube	Tape and reel
PowerSSO-36	L99PM62XP	L99PM62XPTR

Contents

1	Block	diagra	m and pin descriptions9
2	Desci	ription .	
	2.1	Voltage	regulators
		2.1.1	Voltage regulator: V ₁
		2.1.2	Voltage regulator: V ₂ 12
		2.1.3	Increased output current capability for voltage regulator V_2 $\ldots \ldots 13$
		2.1.4	Voltage regulator failure15
		2.1.5	Voltage regulator behaviour16
	2.2	Operati	ng modes
		2.2.1	Active mode
		2.2.2	Flash mode
		2.2.3	V1 standby mode
		2.2.4	VBAT standby mode
		2.2.5	Wake up from standby modes
		2.2.6	Wake-up inputs
		2.2.7	Cyclic contact supply 19
		2.2.8	Timer interrupt / wake-up of microcontroller by timer
	2.3	Functio	nal overview (truth table) 20
	2.4	Configu	rable window watchdog 21
		2.4.1	Change watchdog timing23
	2.5	Fail safe	e mode
		2.5.1	Single failures
	2.6	Reset o	utput (NRESET) 28
	2.7	Operatio	onal amplifiers
	2.8	LIN bus	interface
		2.8.1	Error handling
		2.8.2	Wake up (from LIN)
		2.8.3	LIN pull-up
	2.9	High sp	eed CAN bus transceiver
		2.9.1	CAN error handling
		2.9.2	Wake up (from CAN)
		2.9.3	CAN sleep mode



		2.9.4	CAN receive only mode	
		2.9.5	CAN looping mode	
	2.10	Serial p	peripheral interface (ST SPI standard)	
3	Prote	ection a	nd diagnosis	
	3.1	Power	supply fail	1
		3.1.1	Vs overvoltage	1
		3.1.2	Vs undervoltage	1
	3.2	Tempe	rature warning and thermal shutdown	
	3.3	High-si	de driver outputs	į
	3.4	Low-sid	de driver outputs REL1, REL2	,
	3.5	SPI dia	gnosis	1
4	Туріс	al appl	ication	1
5	Elect	rical sp	ecifications	
	5.1	Absolu	te maximum rating	
	5.2	ESD pr	rotection	
	5.3		al data	
	5.4		e and PCB thermal data 43	
	••••	5.4.1	PowerSSO-36 thermal data	
	5.5		al characteristics	
	0.0	5.5.1	Supply and supply monitoring	
		5.5.2	Oscillator	
		5.5.3	Power-on reset (Vs)	
		5.5.4	Voltage regulator V ₁	
		5.5.5	Voltage regulator V ₂	j
		5.5.6	Reset output	
		5.5.7	Watchdog	
		5.5.8	High-side outputs	
		5.5.9	Relay drivers	
		5.5.10	Wake up inputs (WU1 WU3)	
		5.5.11	High speed CAN transceiver53	
		5.5.12	LIN transceiver	
		5.5.13	Operational amplifier	
		5.5.14	SPI	J

		5.5.15	Inputs TxD_C and TxD_L for Flash mode62
6	ST SP	9	
	6.1	SPI com	munication flow
		6.1.1	General description
		6.1.2	Operating code definition
		6.1.3	Global status register
		6.1.4	Configuration register
		6.1.5	Address mapping
		6.1.6	Write operation
		6.1.7	Format of data shifted out at SDO during write cycle
		6.1.8	Read operation
		6.1.9	Format of data shifted out at SDO during read cycle
		6.1.10	Read and clear status operation72
		6.1.11	Read device information74
	6.2	SPI regi	sters
		6.2.1	Overview
		6.2.2	Control registers
		6.2.3	Status registers
7	Packa	ige and	packing information95
	7.1	ECOPA	CK [®]
	7.2	PowerS	SO-36 package information 95
8	Revis	ion hist	ory



List of tables

Table 1.	Device summary	
Table 2.	Pin definition	10
Table 3.	Wake up sources	18
Table 4.	Functional overview (truth table)	20
Table 5.	Fail safe conditions and exit modes	26
Table 6.	Persisting fail safe conditions and exit modes	27
Table 7.	Absolute maximum rating	
Table 8.	ESD protection	
Table 9.	Operating junction temperature	
Table 10.	Temperature warning and thermal shutdown	
Table 11.	Thermal parameter	
Table 12.	Supply and supply monitoring.	
Table 13.	Oscillator.	
Table 14.	Power-on reset (Vs)	
Table 15.	Voltage regulator V_1	
Table 16.	Voltage regulator V_2	
Table 17.	Reset output	
Table 18.	Watchdog	
Table 19.	Output (OUT_HS)	
Table 19.	Outputs (OUT14)	
Table 20. Table 21.	Relay drivers.	
Table 21. Table 22.	Wake up inputs (WU1 WU3)	
Table 22. Table 23.	CAN transmit data input: pin TXDC	
	CAN receive data output: pin RXDC	
Table 24.		
		F 4
Table 25.	CAN bus common mode stabilization output termination: pin SPLIT	
Table 26.	CAN bus common mode stabilization output termination: pin SPLIT	54
Table 26. Table 27.	CAN bus common mode stabilization output termination: pin SPLIT CAN transmitter and receiver: pins CANH and CANL CAN transceiver timing	54 55
Table 26. Table 27. Table 28.	CAN bus common mode stabilization output termination: pin SPLIT CAN transmitter and receiver: pins CANH and CANL CAN transceiver timing LIN transmit data input: pin TXD	54 55 56
Table 26. Table 27. Table 28. Table 29.	CAN bus common mode stabilization output termination: pin SPLIT CAN transmitter and receiver: pins CANH and CANL CAN transceiver timing LIN transmit data input: pin TXD LIN receive data output: pin RXD	54 55 56 56
Table 26. Table 27. Table 28. Table 29. Table 30.	CAN bus common mode stabilization output termination: pin SPLIT CAN transmitter and receiver: pins CANH and CANL CAN transceiver timing LIN transmit data input: pin TXD LIN receive data output: pin RXD LIN transmitter and receiver: pin LIN	54 55 56 56 56
Table 26. Table 27. Table 28. Table 29. Table 30. Table 31.	CAN bus common mode stabilization output termination: pin SPLIT	54 55 56 56 56 57
Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 32.	CAN bus common mode stabilization output termination: pin SPLIT CAN transmitter and receiver: pins CANH and CANL CAN transceiver timing LIN transmit data input: pin TXD LIN receive data output: pin RXD LIN transmitter and receiver: pin LIN LIN transceiver timing LIN transceiver timing LIN pull-up: pin LINPU	54 55 56 56 56 57 58
Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 32. Table 33.	CAN bus common mode stabilization output termination: pin SPLIT CAN transmitter and receiver: pins CANH and CANL CAN transceiver timing LIN transmit data input: pin TXD LIN receive data output: pin RXD LIN transmitter and receiver: pin LIN LIN transceiver timing LIN transceiver timing LIN pull-up: pin LINPU Operational amplifier	54 55 56 56 56 57 58 59
Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 32. Table 33. Table 34.	CAN bus common mode stabilization output termination: pin SPLIT CAN transmitter and receiver: pins CANH and CANL	54 55 56 56 57 57 58 59 60
Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 32. Table 33. Table 34. Table 35.	CAN bus common mode stabilization output termination: pin SPLIT CAN transmitter and receiver: pins CANH and CANL CAN transceiver timing LIN transmit data input: pin TXD. LIN receive data output: pin RXD LIN transmitter and receiver: pin LIN LIN transceiver timing LIN transceiver timing LIN pull-up: pin LINPU Operational amplifier Input: CSN Input CLK, DI	54 55 56 56 56 57 58 59 60 60
Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 32. Table 33. Table 34. Table 35. Table 36.	CAN bus common mode stabilization output termination: pin SPLIT CAN transmitter and receiver: pins CANH and CANL CAN transceiver timing LIN transmit data input: pin TXD LIN receive data output: pin RXD LIN transmitter and receiver: pin LIN LIN transceiver timing LIN pull-up: pin LINPU Operational amplifier Input: CSN DI timing	54 55 56 56 56 57 58 59 60 60 61
Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 32. Table 33. Table 33. Table 35. Table 36. Table 37.	CAN bus common mode stabilization output termination: pin SPLIT CAN transmitter and receiver: pins CANH and CANL CAN transceiver timing LIN transmit data input: pin TXD LIN receive data output: pin RXD LIN transmitter and receiver: pin LIN LIN transceiver timing LIN pull-up: pin LINPU Operational amplifier Input: CSN DI timing DO output pin	54 55 56 56 57 57 58 59 60 61 61
Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 31. Table 32. Table 33. Table 34. Table 35. Table 36. Table 37. Table 38.	CAN bus common mode stabilization output termination: pin SPLIT CAN transmitter and receiver: pins CANH and CANL CAN transceiver timing LIN transmit data input: pin TXD. LIN receive data output: pin RXD LIN transmitter and receiver: pin LIN LIN transceiver timing LIN transceiver timing LIN pull-up: pin LINPU Operational amplifier Input: CSN Input CLK, DI DI timing DO output pin DO timing	54 55 56 56 57 58 59 60 61 61 61
Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 32. Table 33. Table 34. Table 35. Table 36. Table 37. Table 38. Table 39.	CAN bus common mode stabilization output termination: pin SPLIT CAN transmitter and receiver: pins CANH and CANL CAN transceiver timing LIN transmit data input: pin TXD. LIN receive data output: pin RXD LIN transmitter and receiver: pin LIN LIN transceiver timing LIN transceiver timing LIN pull-up: pin LINPU Operational amplifier Input: CSN Input CLK, DI DI timing DO output pin DO timing	54 55 56 56 57 58 59 60 61 61 61 62
Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 31. Table 32. Table 33. Table 34. Table 35. Table 36. Table 37. Table 38. Table 39. Table 30.	CAN bus common mode stabilization output termination: pin SPLIT CAN transmitter and receiver: pins CANH and CANL CAN transceiver timing LIN transmit data input: pin TXD LIN receive data output: pin RXD LIN transmitter and receiver: pin LIN LIN transceiver timing LIN transceiver timing LIN pull-up: pin LINPU Operational amplifier Input: CSN Input CLK, DI DI timing DO output pin DO timing Inputs TxD_C and TxD_L for Flash mode	54 55 56 56 57 58 59 60 61 61 61 62 62
Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 32. Table 33. Table 34. Table 35. Table 36. Table 37. Table 38. Table 39. Table 34.	CAN bus common mode stabilization output termination: pin SPLIT CAN transmitter and receiver: pins CANH and CANL CAN transceiver timing. LIN transmit data input: pin TXD. LIN receive data output: pin RXD LIN transmitter and receiver: pin LIN LIN transceiver timing. LIN pull-up: pin LINPU Operational amplifier. Input: CSN Input CLK, DI DI timing DO output pin DO timing CSN timing Inputs TxD_C and TxD_L for Flash mode Command byte	54 55 56 56 57 58 59 60 61 61 61 62 62 66
Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 32. Table 33. Table 33. Table 34. Table 35. Table 36. Table 37. Table 38. Table 39. Table 40. Table 41. Table 42.	CAN bus common mode stabilization output termination: pin SPLIT	$\begin{array}{c}54\\55\\56\\56\\56\\57\\58\\59\\60\\61\\61\\61\\62\\62\\66\\66\\ \end{array}$
Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 32. Table 33. Table 33. Table 34. Table 35. Table 36. Table 37. Table 38. Table 39. Table 40. Table 41. Table 43.	CAN bus common mode stabilization output termination: pin SPLIT	54 55 56 56 57 57 58 59 60 61 61 61 62 62 66 66 67
Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 32. Table 33. Table 33. Table 34. Table 35. Table 36. Table 37. Table 38. Table 39. Table 40. Table 41. Table 42.	CAN bus common mode stabilization output termination: pin SPLIT	54 55 56 56 57 58 59 60 61 61 61 61 62 66 66 67 67
Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 32. Table 33. Table 34. Table 35. Table 36. Table 37. Table 38. Table 39. Table 40. Table 41. Table 42. Table 43. Table 43. Table 43. Table 44. Table 45.	CAN bus common mode stabilization output termination: pin SPLIT CAN transmitter and receiver: pins CANH and CANL CAN transceiver timing. LIN transmit data input: pin TXD. LIN receive data output: pin RXD . LIN transmitter and receiver: pin LIN LIN transceiver timing. LIN pull-up: pin LINPU Operational amplifier. Input: CSN . Input CLK, DI DI timing DO output pin DO timing . CSN timing . Inputs TxD_C and TxD_L for Flash mode Command byte . Operating code definition Global status register . Configuration register .	54 55 56 56 57 58 59 60 61 61 61 61 62 62 66 66 67 67 69
Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 31. Table 32. Table 33. Table 34. Table 35. Table 36. Table 37. Table 38. Table 39. Table 40. Table 41. Table 42. Table 43. Table 43. Table 43. Table 44. Table 45. Table 46.	CAN bus common mode stabilization output termination: pin SPLIT	54 55 56 56 57 58 59 60 61 61 61 61 62 62 66 66 67 69 69
Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 32. Table 33. Table 34. Table 35. Table 36. Table 37. Table 38. Table 39. Table 40. Table 41. Table 42. Table 43. Table 43. Table 43. Table 44. Table 45.	CAN bus common mode stabilization output termination: pin SPLIT CAN transmitter and receiver: pins CANH and CANL CAN transceiver timing. LIN transmit data input: pin TXD. LIN receive data output: pin RXD . LIN transmitter and receiver: pin LIN LIN transceiver timing. LIN pull-up: pin LINPU Operational amplifier. Input: CSN . Input CLK, DI DI timing DO output pin DO timing . CSN timing . Inputs TxD_C and TxD_L for Flash mode Command byte . Operating code definition Global status register . Configuration register .	54 55 56 56 57 58 59 60 61 61 61 62 62 62 66 66 67 69 69 70



Table 49.	Format of data shifted out at SDO during write cycle: global status register	. 70
Table 50.	Format of data shifted out at SDO during write cycle: data byte 1	
Table 51.	Format of data shifted out at SDO during write cycle: data byte 2	
Table 52.	Read command format: command byte	
Table 53.	Read command format: data byte 1	
Table 54.	Read command format: data byte 2	. 71
Table 55.	Format of data shifted out at SDO during read cycle: global status register	
Table 56.	Format of data shifted out at SDO during read cycle: data byte 1	
Table 57.	Format of data shifted out at SDO during read cycle: data byte 2	
Table 58.	Read and clear status command format: command byte	
Table 59.	Read and clear status command format: data byte 1	. 73
Table 60.	Read and clear status command format: data byte 2	. 73
Table 61.	Format of data shifted out at SDO during read and clear status: global status register	. 73
Table 62.	Format of data shifted out at SDO during read and clear status: data byte 1	
Table 63.	Format of data shifted out at SDO during read and clear status: data byte 2	
Table 64.	Read device information	. 74
Table 65.	ID-header	. 75
Table 66.	Family identifier.	. 75
Table 67.	Silicon version identifier	. 75
Table 68.	SPI-frame-ID.	. 75
Table 69.	SPI register: command byte	. 76
Table 70.	SPI register: mode selection	. 76
Table 71.	SPI register: CTRL register selection	
Table 72.	SPI register: STAT register selection	. 76
Table 73.	Overview of control registers data bytes	
Table 74.	Control register 1: command and data bytes	
Table 75.	Control register 1, data bytes	
Table 76.	Control register 1, bits.	
Table 77.	Control register 2: command and data bytes	
Table 78.	Control register 2, data bytes	
Table 79.	Control register 2, bits.	. 81
Table 80.	Control register 3: command data bytes	. 81
Table 81.	Control register 3, data bytes	. 81
Table 82.	Control register 3, bits.	. 82
Table 83.	Control register 4: command and data bytes	. 83
Table 84.	Control register 4, data bytes	. 84
Table 85.	Control register 4, bits.	
Table 86.	Control register 5: command and data bytes	. 86
Table 87.	Control register 5, data bytes	. 86
Table 88.	Control register 5, bits	
Table 89.	Control register 6: command and data bytes	. 87
Table 90.	Control register 6, data bytes	. 87
Table 91.	Control register 6, bits	
Table 92.	Overview of status register data bytes	
Table 93.	Global status register	
Table 94.	Status register 1: command and data bytes	. 90
Table 95.	Status register 1, data bytes	. 90
Table 96.	Status register 1, bits	
Table 97.	Status register 2: command and data bytes	
Table 98.	Status register 2, data bytes	
Table 99.	Status register 2, bits	
Table 100.	Status register 3: command and data bytes	. 93



Table 101.	Status register 3, data bytes	93
Table 102.	Status register 3, bits	93
Table 103.	PowerSSO-36 mechanical data	96
Table 104.	Document revision history	97

List of figures

Figure 1.	Block diagram	. 9
Figure 2.	Pin connection (top view)	11
Figure 3.	Voltage source with external PNP	13
Figure 4.	Voltage source with external PNP and current limitation	13
Figure 5.	Voltage source with external NPN	
Figure 6.	Voltage source with external NPN and current limitation	14
Figure 7.	Voltage regulator behaviour and diagnosis during supply voltage ramp-up / ramp-down	
-	conditions	16
Figure 8.	Operating modes	21
Figure 9.	Watchdog in normal operating mode (no errors)	22
Figure 10.	Watchdog with error conditions	23
Figure 11.	Watchdog in Flash mode	23
Figure 12.	Change watchdog timing within long open window	24
Figure 13.	Change watchdog timing within window mode	
Figure 14.	General procedure to change watchdog timing out of fail safe mode	25
Figure 15.	Change watchdog timing out of fail safe mode (watchdog failure)	25
Figure 16.	Example: exit fail safe mode from watchdog failure	27
Figure 17.	LIN master node configuration using LIN_PU (optional)	30
Figure 18.	CAN wake up capabilities	32
Figure 19.	Over voltage and under voltage protection and diagnosis	36
Figure 20.	Thermal shutdown protection and diagnosis	37
Figure 21.	Typical application diagram	40
Figure 22.	PowerSSO-36 PC board.	43
Figure 23.	PowerSSO-36 thermal resistance junction to ambient vs PCB copper area (V1 ON)	44
Figure 24.	PowerSSO-36 Thermal Impedance junction to ambient vs PCB copper area (single	
	pulse with V1 ON)	
Figure 25.	PowerSSO-36 thermal fitting model (V1 ON)	
Figure 26.	Watchdog timing (long, early, late and safe window)	
Figure 27.	Watchdog early, late and safe windows	
Figure 28.	LIN transmit, receive timing	
Figure 29.	SPI – transfer timing diagram	
Figure 30.	SPI - input timing	
Figure 31.	SPI output timing (part 1)	
Figure 32.	SPI output timing (part 2)	
Figure 33.	SPI – CSN low to high transition and global status bit access	
Figure 34.	Read configuration register.	
Figure 35.	Write configuration register	
Figure 36.	Format of data shifted out at SDO during write cycle	
Figure 37.	Format of data shifted out at SDO during read cycle	
Figure 38.	Format of data shifted out at SDO during read and clear status operation	
Figure 39.	PowerSSO-36 package dimensions	95





Block diagram and pin descriptions 1



Figure 1. **Block diagram**



57

Table 2.	Pin definition	
Pin	Symbol	Function
1	AGND	Analog ground
2	RxDC	CAN receive data output
3	TxDC	CAN transmit data input
4	CANH	CAN high level voltage I/O
5	CANL	CAN low level voltage I/O
6	SPLIT	CAN reference voltage output, CAN termination
7	CANSUP	CAN supply input; to allow external CAN supply from V_1 or V_2 regulator.
8	NRESET	Nreset output to micro controller; Internal pull-up of typ. 100 K Ω (reset state = LOW)
9	V ₁	Voltage regulator 1 output: 5 V supply e.g. micro controller, CAN transceiver
10	V ₂	Voltage regulator 2 output: 5 V supply for external loads (IR receiver, potentiometer, sensors) or CAN Transceiver. V_2 is protected against reverse supply.
11	TxDL	LIN Transmit data input
12	RxDL/NINT	RxDL -> LIN receive data output NINT -> indicates local/remote wake-up events or provides a programmable timer interrupt signal
13	OP2+	Non inverting input of operational amplifier 2
14	OP2-	Inverting input of operational amplifier 2
15	OP2_OUT	Output of operational amplifier 2
16	DI	SPI: serial data input
17	DO	SPI: serial data output
18	CLK	SPI: serial clock input
19	CSN	SPI: chip select not input
2022	WU13	Wake-up Inputs 1 to 3: Input pins for static or cyclic monitoring of external contacts
23	OP1_OUT	Output of operational amplifier 1
24	OP1-	Inverting input of operational amplifier 1
25	OP1+	Non inverting input of operational amplifier 1
26	OUT4	High-side driver output (7 Ω, typ)
27	OUT3/FSO	Configurable as high-side driver output (7 Ω , typ) or fail safe output pin (default)
28	OUT2	High-side driver output (7 Ω , typ)
29	OUT1	High-side driver output (7 Ω, typ)
30	OUT_HS	High-side driver (1 Ω, typ)
31	V _S	Power supply voltage
32	LINPU	High-side driver output to switch off LIN master pull up resistor
33	LIN	LIN bus line
34	REL1	Low-side driver output (2 Ω typ)

Table 2. Pin definition



Table 2	. Pin defin	Pin definition (continued)	
Pin	Symbol	Function	
35	REL2	Low-side driver output (2 Ω typ)	
36	PGND	Power ground (REL1/2, LIN and CAN GND), to be externally connected to AGND	



Note: It is recommended to connect the PGND pin directly to the TAB.



2 Description

2.1 Voltage regulators

The L99PM62XP contains 2 independent and fully protected low drop voltage regulators, which are designed for very fast transient response and do not require electrolytic output capacitors for stability.

The output voltage is stable with ceramic load capacitors \geq 220 nF.

2.1.1 Voltage regulator: V₁

The V₁ voltage regulator provides 5 V supply voltage and up to 250 mA continuous load current and is mainly intended for supply of the system microcontroller. The V₁ regulator is embedded in the power management and fail-safe functionality of the device and operates according to the selected operating mode.

It can be used to supply the internal HS CAN Transceiver via the CANSUP pin externally. In case of a short circuit condition on the CAN bus, the output current of the transmitter is limited to 100 mA and the transceiver is turned off in order to ensure continued supply of the microcontroller.

In addition the regulator V₁ drives the L99PM62XP internal 5 V loads. The voltage regulator is protected against overload and overtemperature. An external reverse current protection has to be provided by the application circuitry to prevent the input capacitor from being discharged by negative transients or low input voltage. The output voltage precision is better than +/- 2% (incl. temperature drift and line-/load regulation) in active mode; respectively +/- 3% during low current operation (i. e. in V₁ standby mode). Current limitation of the regulator ensures fast charge of external bypass capacitors. The output voltage is stable for ceramic load capacitors \geq 220 nF.

If the device temperature exceeds the TSD1 threshold, all outputs (OUTx, RELx, V₂, LIN) is deactivated except V₁. Hence the micro controller has the possibility for interaction or error logging. In case of exceeding TSD2 threshold (TSD2>TSD1), also V₁ is deactivated (see state chart in *Chapter 3: Protection and diagnosis*). A timer is started and the voltage regulator is deactivated for t_{TSD} = 1sec. During this time, all other wakeup sources (CAN, LIN, WU1 to3 and wake up of µC by timer) are disabled. After 1 sec, the voltage regulator tries to restart automatically. If the restart fails 7 times, within one minute, without clearing and thermal shutdown condition still exists, the L99PM62XP enters the forced V_{BAT} standby Mode.

In case of short to GND at "V₁" after initial turn on (V₁ < 2V for at least 4ms) the L99PM62XP enters the forced V_{BAT} standby Mode. Reactivation (wake-up) of the device can be achieved with signals from CAN, LIN, WU1..3 or *periodic wake by timer* (see Section 2.2.8: Timer interrupt / wake-up of microcontroller by timer).

2.1.2 Voltage regulator: V₂

The voltage regulator V_2 can supply additional 5 V loads (e.g. logic components or the integrated HS CAN transceiver or external loads such as sensors or potentiometers). The



maximum continuous load current is 100 mA. The regulator provides accuracy better than \pm 3% at 50 mA (4 % at 100 mA and is protected against.

- Overload
- Overtemperature
- Short circuit (short to ground and battery supply voltage)
- Reverse biasing

2.1.3 Increased output current capability for voltage regulator V₂

For applications which require high output currents, the output current capability of the regulator can be increased my means of the integrated operational amplifiers and an external pass transistor.

Figure 3. Voltage source with external PNP







Figure 3 shows a possible configuration with a PNP pass element using voltage regulator 2 to provide the voltage reference for the regulated output voltage V3.



The Vs operating range for this circuit is 5.5 V to 18 V. It is important the respect the input common mode range specified for the operational amplifiers.

The output voltage V3 can be calculated using the following formula:

$$v_3 = \frac{v_2}{2} \cdot \frac{R_1 + R_2}{R_2} [V]$$

The circuit in *Figure 4* provides additional current limitation using an additional PNP transistor and R6 which allows setting the current limit.





Figure 6. Voltage source with external NPN and current limitation



Figure 5 shows a possible configuration with an NPN pass element using voltage regulator 2 to provide the voltage reference for the regulated output voltage V3. This circuit requires fewer components compared to the configuration in *Figure 3* but has a limited Vs operating range (6 V to 18 V).



The output voltage V3 can be calculated using the following formula:

$$v_3 = \frac{v_2}{2} \cdot \frac{R_1 + R_2}{R_2} [V]$$

The circuit in *Figure 6* provides additional current limitation using an additional NPN transistor and R5 which allows setting the current limit.

Alternatively, voltage regulator 1 can be used to provide the 5 V reference for this topology. However, the additional current consumption through R3 and R4 has to be considered in V_1 standby mode.

2.1.4 Voltage regulator failure

The $V_{1.}$ and V_{2} regulator output voltages are monitored.

In case of a drop below the V₁, V₂ – fail thresholds (V_{1,2} < 2 V, typ for t > 2 μ s), the V_{1,2}-fail bits are latched. The fail bits can be cleared by a dedicated SPI command.

Short to ground detection

If 4 ms after turn on of the regulator the $V_{1,2}$ voltage is below the $V_{1,2}$ fail thresholds, (independent for $V_{1,2}$), the L99PM62XP identifies a short circuit condition at the related regulator output and the regulator is switched off.

In case of V₁ short to GND failure the device enters V_{BAT} standby mode automatically. Bits Forced V_{BAT} STD2/SHTV₁ and V₁ fail were set.

In case of a V_2 short to GND failure the $V_2 \text{short}$ and V_2 fail bit is set.

If the output voltage of the corresponding regulator once exceeded the $V_{1,2}$ fail thresholds the short to ground detection is disabled. If a short to ground condition occurs the regulator outputs switches off due to thermal shutdown (V_1 at TSD2; V_2 at TSD1).



2.1.5 Voltage regulator behaviour





2.2 Operating modes

The L99PM62XP can be operated in 4 different operating modes:

- Active
- Flash
- V₁ standby
- V_{BAT} standby

A cyclic monitoring of wake-up inputs and a periodic interrupt/wake-up by timer is available in standby modes.

2.2.1 Active mode

All functions are available and the device is controlled by the ST SPI Interface.

2.2.2 Flash mode

To program the system microcontroller, the L99PM62 can be operated in Flash mode where the internal watchdog is disabled. This mode can also be used for software debugging.



Except for the disabled watchdog, the Flash mode is identical to active mode and all device features are available.

The mode can be entered if <u>one of</u> the following conditions is applied:

- $V_{TxDL} \ge V_{Flash}$
- $V_{TxDC} \ge V_{Flash}$

At exit from Flash mode ($V_{TxD} < V_{Flash}$) no NReset pulse is generated and the watchdog starts with a long open window.

Note: Setting both TxDL and TxDC to high voltage levels (> V_{Flash}) is not allowed

2.2.3 V₁ standby mode

The transition from active mode to V₁ standby mode is controlled by SPI.

To supply the micro controller in a low power mode, the voltage regulator 1 (V_1) remains active. In order to reduce the current consumption, the regulator goes in low current mode as soon as the supply current of the microcontroller goes below the I_{cmp} current threshold. At this transition, the L99PM62 also deactivates the internal watchdog.

Relay outputs, LIN and CAN transmitters is switched off in V_1 standby mode. High-side outputs and the V_2 regulator remain in the configuration programmed prior to the standby command.

A cyclic supply of external contacts and a synchronized monitoring of the contact state can be activated and configured by SPI.

In V_1 standby mode various wake up sources can be individually programmed. Each wake up event puts the device into active mode and forces the RxDL/NINT pin to a low level indicating the wake-up condition to the microcontroller.

After power ON reset (POR) all wake up sources are activated by default except the periodic interrupt/wake timer.

With the interrupt timer the micro controller can be forced from 'stop' to 'run' after a programmable period. The RxDL/NINT pin is forced low after the timer is elapsed. The L99PM62XP enters active mode and is awaiting a valid watchdog trigger.

Both internal timers can be used for this feature.

The interrupt timer (T_{INT}) at pin RxDL/NINT is only available in V₁ standby mode.

Note: Inputs TxDL, TxDC and CSN must be at high level or at high impedance in order to achieve minimum standby current in V_1 standby mode.

Inputs DI and CLK must be at GND or at high impedance to achieve minimum standby current in V_1 standby mode.

Interrupt

The interrupt signal (linked to RxDL/NINT internally) indicates a wake-up event from V_1 standby mode. In case of a wake-up by Wake-up Inputs, activity on LIN or CAN, SPI access or timer-interrupt the NINT pin is pulled low for 56 μ s.

In case of V₁ standby mode and ($I_{V1} > I_{cmp}$), the device remains in standby mode, the V₁ regulator switches to high current mode and the watchdog starts. No Interrupt signal is generated.



2.2.4 V_{BAT} standby mode

The transition from active mode to V_{BAT} standby mode is initiated by an SPI command.

In V_{BAT} standby mode, the V₁ voltage regulator, relay outputs, LIN and CAN transmitters are switched off. High-side outputs and the V2 regulator remain in the configuration programmed prior to the standby command.

In V_{BAT} standby mode the current consumption of the L99PM62XP is reduced to a minimum level.

Note: Inputs TXDL, TXDC and CSN must be terminated to GND in V_{BAT} standby to achieve minimum standby current.

> This can be achieved with the internal ESD protection diodes of the microcontroller (microcontroller is not supplied in this mode; V_1 is pulled to GND).

2.2.5 Wake up from standby modes

A wake-up from standby mode switches the device to active mode. This can be initiated by one or more of the following events:

Wake up source	Description
LIN bus activity	Can be disabled by SPI
CAN bus activity	Can be disabled by SPI
Level change of WU1 - 3	Can be individually configured or disabled by SPI
I _{V1} > I _{cmp}	Device remains in V_1 standby mode but watchdog is enabled (If $I_{cmp} = 0$) and the V_1 regulator goes into high current mode (increased current consumption). No interrupt is generated.
Timer interrupt / wake up of µC by TIMER	 Programmable by SPI V₁ standby mode: device wakes up and Interrupt signal is generated at RxDL/NINT when programmable timeout has elapsed V_{BAT} standby mode: device wakes up, V₁ regulator is turned on and NReset signal is generated when programmable timeout has elapsed
SPI access	Always active (except in V _{BAT} standby mode) Wake up event: CSN is low and first rising edge on CLK

Table 3.	Wake up sources
----------	-----------------

To prevent the system from a deadlock condition (no wake up possible) a configuration where the periodic timer interrupt and wake up by LIN and HS CAN are disabled, is not allowed. The default configuration is entered for all wake-up sources in case of such an invalid setting.

All wake-up events from V₁ standby mode (except $I_{V1} > I_{cmp}$) are indicated to the microcontroller by a low-pulse at RxDL/NINT (duration: 56 µs).

Wake-up from V₁ standby by SPI Access might be used to check the interrupt service handler.



2.2.6 Wake-up inputs

The de-bounced digital inputs WU1 to WU3 can be used to wake up the L99PM62XP from standby modes. These inputs are sensitive to any level transition (positive and negative edge)

For static contact monitoring, a filter time of 64 μ s is implemented at WU1-3. The filter is started when the input voltage passes the specified threshold.

In addition to the continuous sensing (static contact monitoring) at the wake up inputs, a cyclic sense functionality is implemented. This feature allows periodical activation of the wake-up inputs to read the status of the external contacts. The periodical activation can be linked to Timer1 or Timer2 (see *Section 2.2.7: Cyclic contact supply*). The input signal is filtered with a filter time of 16 μ s after a programmable delay (80 μ s or 800 μ s) according to the configured timer on-time. A wake-up is processed if the status has changed versus the previous cycle.

The outputs OUT_HS and OUT1-4 can be used to supply the external contacts with the timer setting according to the cyclic monitoring of the wake-up inputs.

If the wake-up inputs are configured for cyclic sense mode the input filter timing and input filter delay (*WUx_filt* in control register 2) must correspond to the setting of the high-side output which supplies the external contact switches (OUTx in control register 0).

In standby mode, the inputs WU1-3 are SPI configurable for pull-up or pull-down current source configuration according to the setup of the external. In active mode the inputs have a pull down resistor.

In active mode, the input status can be read by SPI (Status Register 2). Static sense should be configured (Control Register 2) before the read operation is started (In cyclic sense configuration, the input status is updated according to the cyclic sense timing; Therefore, reading the input status in this mode may not reflect the actual status).

2.2.7 Cyclic contact supply

In V₁ standby and V_{BAT} standby modes, any high-side driver output (OUT1..4, OUTHS) can be used to periodically supply external contacts.

The timing is selectable by SPI

Timer 1: period is Xs. The on-time is 10 ms resp. 20 ms: With $X \in \{1, 2, 3, 4 s\}$

Timer 2: period is X ms. The on- time is 100 μ s resp. 1ms: With X \in {10, 20, 50, 200 ms}

2.2.8 Timer interrupt / wake-up of microcontroller by timer

During standby modes the cyclic wake up feature, configured via SPI, allows waking up the μ C after a programmable timeout according to timer1 or timer2.

From V₁ standby mode, the L99PM62XP wakes up (after the selected timer has elapsed) and sends an interrupt signal (via RxDL/NINT pin) to the μ C. The device enters active mode and the watchdog is started with a long open window. The microcontroller can send the device back into V₁ standby after finishing its tasks.

From V_{BAT} standby mode, the L99PM62XP wakes up (after the selected timer has elapsed), turns on the V₁ regulator and provides an NReset signal to the μ C. The device enters active mode and the watchdog is started with a long open window. The microcontroller can send the device back into V_{BAT} standby after finishing its tasks.



2.3 Functional overview (truth table)

Table 4.	Functional	overview	(truth table)
		•••••	(

Function	Comments	Active mode	V ₁ -standby static mode (cyclic sense)	V _{BAT} -standby static mode (cyclic sense)
Voltage-regulator, V1	$V_{OUT} = 5 V$	On	On ⁽¹⁾	Off
Voltage-regulator, V ₂	$V_{OUT} = 5 V$	On/ Off (2)	On ⁽²⁾ / Off	On ⁽²⁾ / Off
Reset-generator		On	On	Off
Window watchdog	V ₁ monitor	On	Off (On: $I_V_1 > I_{cmp}$ - threshold and $I_{cmp} = 0$)	Off
Wake up		Off	Active ⁽³⁾	Active ⁽³⁾
HS-cyclic supply	Oscillator time base	On / Off	On ⁽²⁾ / Off	On ⁽²⁾ / Off
Relay driver		On	Off	Off
Operational amplifiers		On	Off	Off
LIN	LIN 2.1	On	Off ⁽⁴⁾	Off ⁽⁴⁾
HS_CAN		On	Off ⁽⁴⁾	Off ⁽⁴⁾
FSO (if configured by SPI), active by default	Fail safe output	OUT3/FSO Off ⁽⁵⁾	OUT3/FSO Off ⁽⁵⁾	OUT3/FSO Off ⁽⁵⁾
Oscillator		On	(6)	(6)
Vs-monitor		On	(7)	(7)

1. Supply the processor in low current mode.

2. Only active when selected via SPI.

3. Unless disabled by SPI.

4. The bus state is internally stored when going to standby mode. A change of bus state leads a wake-up after exceeding of internal filter time (if wake-up by LIN or CAN is not disabled by SPI).

5. ON in fail-safe condition: If Standby mode is entered with active Fail Safe mode, the output remains ON in Standby mode.

6. Activation = ON if cyclic sense is selected.

7. cyclic activation = pulsed ON during cyclic sense.







2.4 Configurable window watchdog

During normal operation, the watchdog monitors the micro controller within a programmable trigger cycle: (10 ms, 50 ms, 100 ms, 200 ms)

In V_{BAT} standby and Flash program modes, the watchdog circuit is automatically disabled. In V₁ standby mode a wake up by timer is programmable in order to wake up the μ C (see *Section 2.2.8: Timer interrupt / wake-up of microcontroller by timer*). After wake-up, the watchdog starts with a long open window. After serving the watchdog, the μ C may send the device back to V₁ standby mode.



Doc ID 16363 Rev 3

After power-on or standby mode, the watchdog is started with a long open window (65 ms nominal). The long open window allows the micro controller to run its own setup and then to trigger the watchdog via the SPI. The trigger is processed when the CSN input becomes HIGH after the transmission of the SPI word.

Writing '1' to the watchdog trigger bit terminates the long open window and start the window watchdog (the timing is programmable by SPI). Subsequently, the micro controller has to serve the watchdog by alternating the watchdog trigger bit within the safe trigger area (refer to *Figure 27*). A correct watchdog trigger signal is immediately start the next cycle.

After 8 watchdog failures in sequence, the V₁ regulator is switched off for 200ms. If subsequently, 7 additional watchdog failures occur, the V₁ regulator is completely turned off and the device goes into V_{BAT} standby mode until a wakeup occurs.

In case of a watchdog failure, the outputs (RELx, OUTx, V_2) are switched off and the device enters fail-safe mode (i. e. all control registers are set to default values except the 'OUT3 control bit').

The following diagrams illustrate the watchdog behavior of the L99PM62. The diagrams are split into 3 parts. First diagram shows the functional behavior of the watchdog without any error. The second diagram covers the behavior covering all the error conditions, which can affect the watchdog behavior. Third diagram shows the transition in and out of Flash mode. All 3 diagrams can be overlapped to get all the possible state transitions under all circumstances. For a better readability, they were split in normal operating, operating with errors and Flash mode.



Figure 9. Watchdog in normal operating mode (no errors)





Figure 10. Watchdog with error conditions





2.4.1 Change watchdog timing

There are 4 programmable watchdog timings available, which represent the nominal trigger time in window mode. To change the watchdog timing, a new timing has to be written by SPI. The new timing gets active with the next valid watchdog trigger. The following figures illustrate the sequence, which is recommended to use, changing the timing within long open window and within window mode.



Watchdog Mode long open window			window mode [timing as programmed in previous SPI command; e.g. 50 ms]		
		◄	WD timing [e.g. 5	0 ms]—►	
CSN				•••	
SPI Command	write operation Ctrl Reg 3 WD Time [e.g. 50 ms]	write operation Ctrl Reg 1 Trig = 1	read operation Ctrl Reg 3	write operation Ctrl Reg 1 Trig = 0	
SPI ⁻ eedback	Feedback: FSO = 0 write operation accepted	Feedback: check FSO = 0 change timing for WD	Feedback: check FSO = 0 check WD time	AG00011	





Watchdog Mode	window mode [10ms]			window mode [50ms]		
	•		→	WD time [50 ms]		
CSN						
SPI Command	write operation Ctrl Reg 1 proper trigger	write operation Ctrl Reg 3 WD Time [e.g. 50 ms]	write operation Ctrl Reg 1 proper trigger	read operation Ctrl Reg 3	write operation Ctrl Reg 1 propper trigger	
SPI Feedback		Feedback: FSO = 0 write operation accepted	Feedback: check FSO = 0 change timing for WD	Feedback: check FSO = 0 check WD time	AG00012V1	

If the device is in fail-safe mode, the control registers are locked for writing. To change the watchdog timing out of fail-safe mode, first the fail-safe condition must be solved, respective confirmed from the microcontroller. Afterwards the new watchdog timing can be programmed using the sequence from *Figure 14*. Since the actions to remove, a fail-safe condition can differ from the root cause of the fail safe the following diagram shows the general procedure how to change the watchdog timing out of fail-safe mode. *Figure 15* shows the procedure to change watchdog timing with a previous watchdog failure, since this is a special fail-safe scenario.



57

<u> </u>			U	<u> </u>		
	Fail Safe Mode active			Fail Safe Mode	e inactive	
Watchdog Mode				w mode vious SPI command; e.g. 50 ms]		
CSN					WD time [e.g.	50 ms]
SPI Command			write operation Ctri Reg 3 WD Time [e.g. 50 ms]	write operation Ctrl Reg 1 Trig = 1	read operation Ctrl Reg 3	write operation Ctrl Reg 1 Trig = 0
SPI Feedback			Feedback: FSO = 0 write operation accepted	Feedback: check FSO = 0 change timing for WD	Feedback: check FSO = 0 check WD time	
	Actions to exit Fail safe Mode		Procedure to Write new Wa	atchdog timing		
						AG00013V1

Figure 14. General procedure to change watchdog timing out of fail safe mode





2.5 Fail safe mode

2.5.1 Single failures

L99PM62XP enters fail safe mode in case of:

- Watchdog failure
- V₁ turn on failure
 - V_1 short ($V_1 < V_{1fail}$ for t > 4 ms)
- V_1 undervoltage ($V_1 < Vrth$ for t > 8 µs)
- Thermal shutdown TSD2
- SPI failure
 - DI stuck to GND or V_{CC} (SPI frame = '00 00 00' or 'FF FF FF'



The fail safe functionality is also available in V_1 standby mode. During V_1 standby mode the fails safe mode is entered in the following cases:

- V_1 undervoltage ($V_1 < Vrth$ for t > 8 µs)
- Watchdog failure (if watchdog still running due to $I_{V1} > I_{cmp}$)
- Thermal shutdown TSD2

In fail safe mode the L99PM62 returns to a default. The fail safe condition is indicated to the remaining system in the global status register. The conditions during fails safe mode are:

- All outputs are turned off
- All control registers are set to default values (except OUT3/FSO configuration)
- Write operations to control registers are blocked until the fail safe condition is cleared (see Table 5)
- LIN and HS CAN transmitter, OpAmps and SPI remain on
- Corresponding failure bits in status registers are set.
- FSO Bit (Bit 0 global status register) is set
- OUT3/FSO is activated if configured as fail safe output

If OUT3 is configured as FSO, the internal fail safe mode can be monitored at OUT3 (highside driver is turned on in fail-safe mode). Self protection features for OUT3 when configured as FSO are active (see Section 3.3: High-side driver outputs).

OUT3 is configured as fail safe output by default. It can be configured to normal high-side driver operation by SPI. It this case, the configuration remains until Vs power on.

If the fail safe mode was entered it keeps active until the fail safe condition is removed and the fail safe was read by spi. depending on the root cause of the fail safe operation, the actions to exit fail safe mode are as shown in the following table.

Failure source	Failure condition	Diagnosis	Exit from fail-safe mode
μC (oscillator)	Watchdog early write failure or expired window	Fail-safe = 1 WDfail = n+1	TRIG = 1 during LOWi and read fail-safe bit
V ₁	Short at turn-on	Fail-safe = 1 Forced Sleep TSD2/SHTV ₁ = 1	Read&Clear SR3 after wake
	Undervoltage	Fail-safe = 1 $V_{1fail} = 1^{(1)}$	V ₁ > Vrth Read Fail-safe bit
Temperature	T _j > TSD2	Fail-safe = 1 TW = 1 TSD1 = 1 TSD2 = 1	T _j < TSD2 Read&Clear SR3
SPI	DI short to GND or V_{CC}	Fail-safe = 1	Valid SPI command

Table 5. Fail safe conditions and exit modes

if V₁ < V_{1fail} (for t >2µs) The fail-safe bit is located in the global status register (Bit 0) multiple failures – entering forced V_{BAT} standby mode

If the fail-safe condition persists and all attempts to return to normal system operation fail, the L99PM62 enters the forced V_{BAT} standby mode in order to prevent damage to the



 V_1

Temperature

Read&clear SR3 after wake-up

Read&clear SR3 after wake-up

system. The *forced* V_{BAT} standby mode can be terminated by any regular wake-up event. The root cause of the *forced* V_{BAT} standby is indicated in the SPI status registers

The *forced* V_{BAT} standby *mode* is entered in case of:

- Multiple watchdog failures: forced sleep WD = 1 (15x watchdog failure)
- Multiple thermal shutdown 2: forced sleep TSD2/SHTV1 = 1 (7x TSD2)
- V_1 short at turn-on: forced sleep TSD2/SHTV1 = 1 ($V_1 < V_{1fail}$ for t > 4 ms)

ForcedSleepTSD2/SHTV₁ = 1

ForcedSleepTSD2/SHTV₁ = 1

Failure source	Failure condition	Diagnosis	Exit from fail-safe mode
μC (oscillator)	15 consecutive watchdog failures	Fail-safe = 1 ForcedSleepWD = 1	Wake-up TRIG = 1 during LOWi read & clear SR3
M		Fail-safe = 1	

Fail-safe = 1TW = 1

TSD1 = 1

TSD2 = 1

Table 6.Persisting fail safe conditions and exit modes

short at turn-on

7 times TSD2

Figure 16.	Example: exit fail safe mode from watchdog failure
------------	--





2.6 Reset output (NRESET)

If V₁ is turned on and the voltage exceeds the V₁ reset threshold, the reset output "NRESET" is pulled up by internal pull up resistor to V₁ voltage after a 2 ms reset delay time. This is necessary for a defined start of the micro controller when the application is switched on. Since the NRESET output is realized as an open drain output it is also possible to connect an external NRESET open drain NRESET source to the output. It must be considered that as soon the NRESET is released from the L99PM62 the Watchdog timing starts.

A reset pulse (2 ms) is generated in case of:

- V₁ drops below Vrth (configurable by SPI) for more than 8 μs
- Watchdog failure

Note: An external pull-up resistor $(1k\Omega)$ to V₁ is recommended in order to ensure $I_{LOAD1} > I_{cmp}$ during reset condition

2.7 Operational amplifiers

The operational amplifiers are especially designed to be used for sensing and amplifying the voltage drop across ground connected shunt resistors. Therefore the input common mode range includes -0.2 V to 3 V.

The operational amplifiers are designed for -0.2 V to +3 V input voltage swing and rail-to-rail output voltage range.

All pins (positive, negative and outputs) are available to be able to operate in non-inverting and inverting mode. Both operational amplifiers are on-chip compensated for stability over the whole operating range within the defined load impedance.

The operational amplifiers may also be used to setup an additional high current voltage source with an external pass element. Refer to *Section 2.1.3* for a detailed description.

2.8 LIN bus interface

Features:

- Speed communication up to 20 kbit/s.
- LIN 2.1 compliant (SAEJ2602 compatible) transceiver.
- Function range from +40 V to -18 V DC at LIN pin.
- GND disconnection fail safe at module level.
- Off mode: does not disturb network.
- GND shift operation at system level.
- Micro controller Interface with CMOS compatible I/O pins.
- Internal pull up resistor.
- Internal high-side switch to disconnect master pull-up resistor in case of short circuit of bus signal.
- ESD and transient immunity according to ISO7637 and EN / IEC61000-4-2.
- Matched output slopes and propagation delay.



In order to further reduce the current consumption in standby mode, the integrated LIN bus interface offers an ultra low current consumption.

Note: Use of master pull-up switch is optional.

2.8.1 Error handling

The L99PM62XP provides the following 3 error handling features which are not described in the LIN Spec. $V_{2.1}$, but are realized in different stand alone LIN transceivers / micro controllers to switch the application back to normal operation mode.

Dominant TxDL time out

If TXDL is in dominant state (low) for more than 12 ms (typ) the transmitter is disabled, the status bit is latched and can be read and optionally cleared by SPI. The transmitter remains disabled until the status register is cleared. This feature can be disabled via SPI.

Permanent recessive

If TXDL changes to dominant (low) state but RXDL signal does not follow within 40 µs the transmitter is disabled, the status bit is latched and can be read and optionally cleared by SPI. The transmitter remains disabled until the status register is cleared.

Permanent dominant

If the bus state is dominant (low) for more than 12 ms a permanent dominant status is detected. The status bit is latched and can be read and optionally cleared by SPI. The transmitter is not disabled.

2.8.2 Wake up (from LIN)

In standby mode the L99PM62XP can receive a wake up from LIN bus. For the wake up feature the L99PM62XP logic differentiates two different conditions.

Normal wake up

Normal wake up can occur when the LIN transceiver was set in standby mode while LIN was in recessive (high) state. A dominant level at LIN for t_{linbus} , switches the L99PM62XP to active mode.

Wake up from short to GND condition

If the LIN transceiver was set in standby mode while LIN was in dominant (low) state, recessive level at LIN for t_{linbus} , switches the L99PM62XP to active mode.

Note: A wake up caused by a message on the bus starts the voltage regulator and the microcontroller to switch the application back to normal operation mode.

2.8.3 LIN pull-up

The master node pull-up resistor (1 k Ω) can be connected to Vs using the internal LIN_PU high-side switch. This high-side switch can be controlled by SPI in order to allow disconnection of the pull-up resistor in case of LIN bus short to GND conditions.





Figure 17. LIN master node configuration using LIN_PU (optional)

LIN_PU high-side driver characteristics:

- Activated by default and can be turned off by SPI command (CR4).
- Remains active in standby modes.
- Switch off only in case of over temperature (TSD2 = thermal shutdown #2).
- No over current protection.
- Typical R_{DS} on, 10 Ω .

2.9 High speed CAN bus transceiver

General requirements

- Speed communication up to 1 Mbit/s.
- ISO 11898-2 and ISO 11898-5 compliant
- SAE J2284 compliant
- Function range from +40 V to -27 V DC at CAN pins.
- GND disconnection fail safe at module level.
- GND shift operation at system level.
- Micro controller Interface with CMOS compatible I/O pins.
- ESD and transient immunity according to ISO7637 and EN / IEC61000-4-2
- Matched output slopes and propagation delay
- Split output pin for stabilizing the recessive bus level
- Receive-only mode available

In order to further reduce the current consumption in standby mode, the integrated CAN bus interface offers an ultra low current consumption.



2.9.1 CAN error handling

The L99PM62XP provides the following 4 error handling features which are not described in the ISO 11898-2/ISO 11898-5, but are realized in different stand alone CAN transceivers / micro controllers to switch the application back to normal operation mode.

Dominant TxDC time out

If TXDC is in dominant state (low) for $t > t_{dom(TxD)}$ the transmitter is disabled, status bit is latched and can be read and optionally cleared by SPI. The transmitter remains disabled until the status register is cleared.

CAN permanent recessive

If TXDC changes to dominant (low) state but CAN bus does not follow for 4 times, the transmitter is disabled, status bit is latched and can be read and optionally cleared by SPI. The transmitter remains disabled until the status register is cleared.

CAN permanent dominant

If the bus state is dominant (low) for $t > t_{CAN}$ a permanent dominant status is detected. The status bit is latched and can be read and optionally cleared by SPI. The transmitter is not disabled.

RXDC permanent recessive

If RXDC pin is clamped to recessive (high) state, the controller is not able to recognize a bus dominant state and could start messages at any time, which results in disturbing the overall bus communication. Therefore, if RXDC does not follow TXDC for 4 times the transmitter is disabled. The status bit is latched and can be read and optionally cleared by SPI. The transmitter remains disabled until the status register is cleared.

2.9.2 Wake up (from CAN)

When the L99PM62XP is in standby mode with CAN wake up option enabled, the CAN bus traffic is detected. For the wake up feature the L99PM62XP logic differentiates different conditions. During V₁ Standby mode RXDC output is kept at recessive level. Independent from the wakeup pattern selected and independent from the previous Standby mode, the RXDC reflect immediately the bus state after the wakeup. This feature allows implementation of a 'partial networking' functionality controlled by the system microcontroller.

Normal pattern wake up

Normal pattern wake up can occur when CAN pattern wake up option is enabled and the CAN transceiver was set in standby mode while CAN bus was in recessive (high) state or dominant (low) state. In order to wake up the L99PM62XP, the following criteria must be fulfilled:

- The CAN interface wake-up receiver must receive a series of two consecutive valid dominant pulses, each of which must be longer than 2 µs
- The distance between 2 pulses must be longer than 2 µs.
- The two pulses must occur within a time frame of 1.0 ms



Wake up from short to GND condition

Even if CAN pattern wake up option is enabled, but the CAN transceiver was set in standby mode after a qualified permanent dominant state, recessive level at CAN, switches the L99PM62XP to active mode.

No pattern wake up

If the CAN pattern wake up option is disabled, any transition either dominant (low) state to recessive (high) state or recessive (high) state to dominant (low) state switches the L99PM62XP to active mode (after a filtering time of 2 μ s).

Note: A wake up caused by a message on the bus starts the voltage regulator and the microcontroller to switch the application back to normal operation mode.



Figure 18. CAN wake up capabilities

Note: Pictures above illustrate the wake up behaviour from V_1 standby mode. For wake up from V_{BAT} standby mode the NRESET signal (with 2 ms timing) is generated instead of the RXDL (Interrupt) signal.

2.9.3 CAN sleep mode

During active mode it is possible to deactivate the CAN transceiver with a dedicated SPI command (CR4, CAN_act = 0). The CAN transceiver remains deactivated until it is activated again. With a deactivated CAN the receiver input termination network is disconnected from the bus and the CANH, CANL bus lines is driven to GND. The SPLIT output is also deactivated in this case.



2.9.4 CAN receive only mode

With the CAN_rec_only bit in control register 4 it is possible to disable the CAN transmitter in active mode. In this mode it is possible to listen to the bus but not sending to it. The receiver termination network is still activated in this mode.

2.9.5 CAN looping mode

If the CAN_Loop_en bit in control register 4 is set the TXDC input is mapped directly to the RXDC pin. This mode can be used in combination with the CAN receive only mode, to run diagnosis for the CAN protocol handler of the micro controller.

2.10 Serial peripheral interface (ST SPI standard)

A 24 bit SPI is used for bi-directional communication with the micro controller.

During active mode, the SPI

- Triggers the watchdog
- Controls the modes and status of all L99PM62XP modules (incl. input and output drivers)
- Provides driver output diagnostic
- Provide L99PM62XP diagnostic (incl. over temperature warning, L99PM62XP operation status)

The SPI can be driven by a micro controller with its SPI peripheral running in following mode:

CPOL = 0 and CPHA = 0.

For this mode input data is sampled by the low to high transition of the clock CLK, and output data is changed from the high to low transition of CLK.

This device is not limited to micro controller with a built-in SPI. Only three CMOS-compatible output pins and one input pin is needed to communicate with the device. A fault condition can be detected by setting CSN to low. If CSN = 0, the DO-pin reflects the global error flag (fault condition) of the device.

Chip select not (CSN)

The input pin is used to select the serial interface of this device. When CSN is high, the output pin (DO) is in high impedance state. A low signal activates the output driver and a serial communication can be started. The state during CSN = 0 is called a communication frame.

If CSN = low for t > $t_{CSNfail}$ the DO output is switched to high impedance in order to not block the signal line for other SPI nodes.

Serial data in (DI)

The input pin is used to transfer data serial into the device. The data applied to the DI is sampled at the rising edge of the CLK signal and shifted into an internal 24 bit shift register. At the rising edge of the CSN signal the contents of the shift register is transferred to Data Input Register. The writing to the selected data input register is only enabled if exactly 24 bits are transmitted within one communication frame (i.e. CSN low). If more or less clock



pulses are counted within one frame the complete frame is ignored. This safety function is implemented to avoid an activation of the output stages by a wrong communication frame.

Note: Due to this safety functionality a daisy chaining of SPI is not possible. Instead, a parallel operation of the SPI bus by controlling the CSN signal of the connected IC's is recommended.

Serial data out (DO)

The data output driver is activated by a logical low level at the CSN input and goes from high impedance to a low or high level depending on the global error flag (fault condition). The first rising edge of the CLK input after a high to low transition of the CSN pin transfers the content of the selected status register into the data out shift register. Each subsequent falling edge of the CLK shifts the next bit out.

Serial clock (CLK)

The CLK input is used to synchronize the input and output serial bit streams. The data input (DI) is sampled at the rising edge of the CLK and the data output (DO) changes with the falling edge of the CLK signal. The SPI can be driven with a CLK Frequency up to 1MHz.



3 Protection and diagnosis

3.1 Power supply fail

Over and under-voltage detection on Vs

3.1.1 Vs overvoltage

If the supply voltage Vs reaches the over voltage threshold (V_{SOV}):

- Outputs OUTx, RELx and LIN are switched to high impedance state (load protection). CAN is not disabled. Recovery of outputs when the overvoltage condition disappears is depending on the setting of VLOCKOUT_EN bit in Control Register 4.
 - VLOCKOUT_EN = 1: Outputs are off until read and clear SR3.
 - VLOCKOUT_EN = 0: Outputs switch automatically on when overvoltage condition disappears.
- The over voltage bit is set and can be cleared with a 'Read and Clear' command. The overvoltage bit is removed automatically if VLOCKOUT_EN = 0 and the overvoltage condition disappears.
- Outputs REL1,2 can be excluded from a shutdown in case of overvoltage by SPI (LSOVUV_ Shutdown_en in CR4)

3.1.2 Vs undervoltage

If the supply voltage Vs drops below the under voltage threshold voltage (V_{SUV})

 Outputs OUTx, RELx and LIN are switched to high impedance state (load protection). CAN is not disabled. Recovery of outputs when the undervoltage condition disappears is depending on the setting of VLOCKOUT_EN bit.

VLOCKOUT_EN = 1: Outputs are off until read and clear SR3.

VLOCKOUT_EN = 0: Outputs switch on automatically when undervoltage condition disappears.

- The undervoltage bit is set and can be cleared with a 'Read and Clear' command. The undervoltage bit is removed automatically if VLOCKOUT_EN = 0 and the undervoltage condition disappears
- Outputs REL1,2 can be excluded from a shutdown in case of undervoltage by SPI (LSOVUV_shutdown_en in CR4)





Figure 19. Over voltage and under voltage protection and diagnosis




3.2 Temperature warning and thermal shutdown



Figure 20. Thermal shutdown protection and diagnosis

Note: The thermal state machine recovers the same state were it was before entering standby mode. In case of a TSD2 it enters TSD1 state.



3.3 High-side driver outputs

The component provides a total of 4 high-side outputs Out1 to 4, (7 Ω typ. at @ 25°C) to drive e.g. LED's or hall sensors and 1 high-side output OUT_HS with 1 Ω typ. at @ 25 °C).

The high-side outputs switch off in case of:

- Vs over and undervoltage
- Over current
- Overtemperature with pre warning^(a)

In case of overload or over temperature (TSD1) condition, the drivers switchs off. The according status bit is latched and can be read and optionally cleared by SPI. The drivers remain off until the status is cleared.

In case over/under voltage condition, the drivers is switched off. The according status bit is latched and can be read and optionally cleared by SPI. If the Vlockout bit (Control Register 4) is set to '1' the drivers remain off until the status is cleared. If the Vlockout bit is set to '0' the drivers switches on automatically if the error condition disappears.

In case of open-load condition, the according status register is latched. The status can be read and optionally cleared by SPI. The high-sides not switches off.

For OUT_HS the auto recovery feature (OUTHSREC bit Control Register 4) can be enabled. If this bit is set to '1' the driver is automatically restart from a overload condition. This overload recovery feature is intended for loads which have an initial current higher than the over current limit of the output (e.g. Inrush current of cold light bulbs). During auto recovery mode the over current status bit can not be read from SPI.

The device itself can not distinguish between a real overload and a non linear load like a light bulb. A real overload condition can only be qualified by time. As an example, the micro controller can switch on light bulbs by setting the over current recovery bit for the first 50ms. After clearing the recovery bit, the output is automatically disabled if the overload condition still exists.

In case of a fail safe condition, the high-side drivers are switched off. The control bits are set to default values. (except OUT3/FSO if it is used as a high-side driver output)

Note: The maximum voltage and current applied to the high-side outputs is specified in Section 2.1: Voltage regulators. Appropriate external protection may be required in order to respect these limits under application conditions.

3.4 Low-side driver outputs REL1, REL2

The outputs REL1, REL2 (R_{DSon} = 2 Ω typ. @25 °C) are specially designed to drive relay loads.

The outputs provide an active output zener clamping (45 V typ.) feature for the demagnetization of the relay coil, even though a load dump condition exists.

For fail-safe reasons the relay drivers are linked with the fail safe operation: in case of entering the fail safe mode, the relay drivers switchs off and the SPI control bits are set to default (i.e. driver is off).



a. Except OUT3 when configured as FSO.

The low-side drivers switch off in case of:

- Vs over and undervoltage
- Over current
- Overtemperature with pre warning

In case of overload or overtemperature (TSD1) condition, the drivers switches off. The according status bit is latched and can be read and optionally cleared by SPI. The drivers remain off until the status is cleared.

In case Vs over/undervoltage condition, the drivers is switched off. The according status bit is latched and can be read and optionally cleared by SPI. If the Vlockout bit (Control Register 4) is set to '1' the drivers remain off until the status is cleared. If the Vlockout bit is set to '0' the drivers is switched on automatically if the error condition disappears.

With the LSOVUV_shutdown_en bit (Control Register 4) the drivers can be excluded from a switch off in case of Vs over/undervoltage. If the bit is set to '1' the driver switchs off, otherwise the drivers remain on.

3.5 SPI diagnosis

Digital diagnosis features are provided by SPI (for details please refer to Section 6.2: SPI registers .

- V₁ reset threshold programmable
- Overtemperature including. pre warning
- Open-load separately for each output stage except REL1/REL2
- Overload status separately for each output stage
- Vs-supply over/under voltage
- V_1 and V_2 fail bit
- V₂ output short to GND
- Status of the WU1 to 3
- Wake-up sources (CAN, LIN, SPI, Timer, WU1...3)
- chip reset bit (start from power-on reset)
- Number of unsuccessful V₁ restarts after thermal shutdown
- Number of sequential watchdog failures
- LIN diagnosis (permanent recessive/dominant, dominant TxD)
- CAN diagnosis (permanent recessive/dominant, dominant TxD, recessive RXD)
- Device State (wake-up from V1 standby or V_{BAT} standby)
- Forced V_{BAT} standby after WD-fail, forced V_{BAT} standby after overtemperature
- Watchdog timer state (diagnosis of watchdog)
- Fail-safe status
- SPI communication error

4 Typical application







5 Electrical specifications

5.1 Absolute maximum rating

Symbol	Parameter/test condition	Value [DC voltage]	Unit
V _S	DC supply voltage / "jump start"	-0.3 to +28	V
	Single pulse / t _{max} < 400 ms "transient load dump"	-0.3 to +40	V
V ₁	Stabilized supply voltage, logic supply	-0.3 to +5.25	V
V ₂	Stabilized supply voltage	-0.3 to +28	V
V _{DI} V _{CLK} V _{DO} V _{RXDL} V _{NRESET} V _{RXDC}	Logic input / output voltage range	-0.3 to V ₁ +0.3	v
V _{TXDC,} V _{TXDL} , V _{CSN}	Multi level inputs	-0.3 to Vs+0.3	V
V _{REL1,} V _{REL2,}	Low-side output voltage range	-0.3 to +40	V
V _{OUT13} , V _{OUT_HS}	High-side output voltage range	-0.3 to V _S +0.3	V
V _{WU14}	Wake up input voltage range	-0.3 to V _S +0.3	V
V _{OP1P,} V _{OP1M,} V _{OP2P,} V _{OP2M,}	Opamp1 input voltage range Opamp2 input voltage range	-0.3 to V ₁ +0.3	v
V _{OPOUT1,} V _{OPOUT2}	Analog Output voltage range	-0.3 to V _S +0.3	v
$V_{LIN,} V_{LINPU}$	LIN bus I/O voltage range	-20 to +40	V
I _{Input}	Current injection into Vs related input pins	10	mA
lout_inj	Current injection into Vs related outputs	10	mA
V _{CANSUP}	CAN supply	-0.3 to +5.25	V
V _{CANH} , V _{CANL} , V _{SPLIT} CAN bus I/O voltage range		-27 to +40	V

 Table 7.
 Absolute maximum rating

Note: All maximum ratings are absolute ratings. Leaving the limitation of any of these values may cause an irreversible damage of the integrated circuit!

Loss of ground or ground shift with externally grounded loads: ESD structures are configured for nominal currents only. If external loads are connected to different grounds, the current load must be limited to this nominal current.



5.2 ESD protection

Parameter	Value	Unit
All pins ⁽¹⁾	+/-2	kV
All output pins ⁽²⁾	+/-4	kV
LIN	+/-8 ⁽²⁾ +/-6 ⁽³⁾	kV
CAN_H, CAN_L	+/-8 ⁽²⁾ +/-6 ⁽³⁾	kV
All pins (charge device model)	+/-500	V
Corner pins (charge device model)	+/-750	V
All pins ⁽⁴⁾	+/-200	V

1. HBM (human body model, 100pF, 1.5 kΩ) according to MIL 883C, method 3015.7 or EIA/JESD22A114-A

2. HBM with all none zapped pins grounded.

3. EN / IEC61000-4-2 according to report from external test house.

4. Acc. machine model: C = 200 pF; R = 0 Ω .

5.3 Thermal data

Table 9. Operating junction temperature

Symbol	Parameter	Value	Unit
Тj	Operating junction temperature	-40 to 150	°C
R _{thjA}	Thermal resistance junction / ambient	See Figure 23	°K/W

Table 10. Temperature warning and thermal shutdown

Symbol	Parameter		Min.	Тур.	Max.	Unit
T _{W ON}	Thermal over temperature warning threshold	T _j ⁽¹⁾	120	130	140	°C
T _{SD1 OFF}	Thermal shutdown junction temperature 1	$T_j^{(1)}$	130	140	150	°C
T _{SD2 OFF}		$T_{j}^{(1)}$	140	155	170	°C
T _{SD2 ON}	Thermal shutdown junction temperature 2	Hysteresis		5		°C
T _{SD12hys}		Trysteresis		5		U

1. Non-overlapping



5.4 Package and PCB thermal data

5.4.1 PowerSSO-36 thermal data

Figure 22. PowerSSO-36 PC board



Note:

Layout condition of Rth and Zth measurements (board finish thickness 1.6 mm +/- 10% board double layer, board dimension 129x60, board Material FR4, Cu thickness 0.070 mm (front and back side), thermal vias separation 1.2 mm, thermal via diameter 0.3 mm +/- 0.08 mm, Cu thickness on vias 0.025 mm).



Doc ID 16363 Rev 3



Figure 23. PowerSSO-36 thermal resistance junction to ambient vs PCB copper area (V1 ON)









Figure 25. PowerSSO-36 thermal fitting model (V1 ON)

Equation 1: pulse calculation formula

$$\begin{split} \textbf{Z}_{TH\delta} &= \textbf{R}_{TH} \cdot \delta + \textbf{Z}_{THtp}(1-\delta) \\ \text{where} \quad \delta &= t_p / T \end{split}$$

Table 11.Thermal parameter

Area/island (cm ²)	Footprint	2	8
R1 (°C/W)	2		
R2 (°C/W)	8	4	4
R3 (°C/W)	20	15.5	10
R4 (°C/W)	36	29	18
C1 (W.s/°C)	0.01		
C2 (W.s/°C)	0.1	0.2	0.2
C3 (W.s/°C)	0.8	1	1.5
C4 (W.s/°C)	2	3	6



5.5 **Electrical characteristics**

5.5.1 Supply and supply monitoring

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin T_i = -40 °C to 130 °C, unless otherwise specified.

Table 12 Supply and supply monitoring

Table 12. Supply and supply monitoring							
Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit	
VS	Supply voltage range		6	13.5	18	V	
V _{SUV}	V _S undervoltage threshold	V _S increasing / decreasing	5.11		5.81	V	
V _{hyst_UV}	Vs undervoltage hysteresis		0.0	0.1	0.15	V	
V _{SOV}	V _S overvoltage threshold	V _S increasing / decreasing	18.5		22	V	
V _{hyst_OV}	Vs overvoltage hysteresis	Hysteresis	0.5	1	1.5	V	
t _{ovuv_filt}	Vs over/undervoltage filter time			64*T _{osc}			
I _{V(act)}	Current consumption in active mode	Vs = 12V TxD CAN = high TxD LIN = high $V_1 = on, V_2 = on$		6	12	mA	
I _{V(BAT)}	Current consumption in V _{BAT} standby mode	V _S = 12V Both voltage regulators deactivated, no wake-up request ⁽¹⁾	8	12	28	μA	
I _{V(BAT)CS}	Current consumption in V _{BAT} standby mode with cyclic sense enabled	V_{S} = 12V Both voltage regulators deactivated, T = 50 ms, ton = 100 µs no wake-up request ⁽¹⁾	40	75	125	μΑ	
I _{V(BAT)CW}	Current consumption in V _{BAT} standby mode with cyclic wake enabled	V _S = 12V Both voltage regulators deactivated During standby phase no wake-up request ⁽¹⁾	40	75	125	μΑ	
I _(V1)	Current consumption in V ₁ -standby mode	$V_{S} = 12V$ Voltage Regulator V ₁ active, (I _{v1} < I _{cmp}) no wake-up request ⁽¹⁾	16	51	76	μΑ	

1.

Conditions for no wake-up request are (all conditions must be met): 2 V < LIN < (Vs-2 V) $0.4 V < (CAN_H - CAN_L) < 1,2 V$ $1 V < V_{WUth} < (Vs-2 V)$ The current consumption in standby modes with cyclic sense can be calculated using the following formulas: $I_{V(BAT)CS} = I_{V(BAT)} + 55 \mu A + (2 m A * (t_{ON} + 100 \mu s) / T)$ $I_{(V1)CS} = I_{V1} + 55 \mu A + (2 m A * (t_{ON} + 100 \mu s) / T)$



5.5.2 Oscillator

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. 4.5 V \leq V_S \leq 28 V; all outputs open; T_j = -40 °C to 130 °C, unless otherwise specified.

Table 13. Oscillator

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
F _{CLK}	Oscillation frequency		0.80	1.0	1.35	MHz

5.5.3 Power-on reset (V_s)

All outputs open; $T_i = -40^{\circ}C$ to 130°C, unless otherwise specified.

Table 14.Power-on reset (Vs)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{POR}	V _{POR} threshold	Vs increasing		3.45	4.5	V
V _{POR}	V _{POR} threshold	Vs decreasing ⁽¹⁾	2.65		3.5	V

1. This threshold is valid if Vs had already reached 7V previously

5.5.4 Voltage regulator V₁

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. 4.5 V \leq V_S \leq 28 V; T_j = -40 °C to 130 °C, unless otherwise specified.

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V ₁	Output voltage			5.0		V
V ₁	Output voltage tolerance Active mode	I_{LOAD1} = 1mA to 100 mA, V _S = 13.5 V			+/- 2	%
V 1	Output voltage tolerance	I_{LOAD1} = 100 mA to 250 mA, V _S = 13.5 V			+/- 3	%
V _{hc} 1	active mode, high current	$I_{LOAD1} = 250 \text{ mA}$ $V_S = 13.5 \text{ V}$			+/- 5%	%
V _{STB} 1	Output voltage tolerance V ₁ -standby mode	$I_{LOAD1} = 0 \ \mu A \text{ to } 1 \ \text{mA},$ $V_S = 13.5 \ \text{V}$			+/- 4%	%
V _{DP} 1	Drop-out Voltage	$\begin{split} I_{LOAD1} &= 50 \text{ mA}, \text{V}_{\text{S}} = 5 \text{ V} \\ I_{LOAD1} &= 100 \text{ mA}, \text{V} = 4.5 \text{ V} \\ I_{LOAD1} &= 100 \text{ mA}, \text{V}_{\text{S}} = 5 \text{ V} \\ I_{LOAD1} &= 150 \text{ mA}, \text{V}_{\text{S}} = 4.5 \text{ V} \\ I_{LOAD1} &= 150 \text{ mA}, \text{V}_{\text{S}} = 5.0 \text{ V} \end{split}$		0.2 0.2 0.3 0.45 0.45	0.4 0.5 0.5 0.6 0.6	V V V V
I _{CC} 1	Output current in active mode	Max. continuous load current			250	mA
I _{CC} max1	Short circuit output current	Current limitation	400	600	950	mA
C _{load1}	Load capacitor1	Ceramic (+/- 20%)	0.22 ⁽¹⁾			μF

Table 15.Voltage regulator V1



Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _{TSD}	V ₁ deactivation time after thermal shutdown			1		sec
I _{cmp_ris}	Current comp. rising thresh.	Rising current	1.2	2.5	4	mA
I _{cmp_fal}	Current comp. falling threshold	Falling current	0.8	1.95	2.8	mA
I _{cmp_hys}	Current comp. hysteresis			0.5		mA
V _{1fail}	V ₁ fail threshold	V ₁ forced		2		V
tV _{1fail}	V ₁ fail filter time			2		μs
tV _{1short}	V ₁ short filter time			4		ms

Table 15.Voltage regulator V1 (continued)

1. Nominal capacitor value required for stability of the regulator. Tested with 220 nF ceramic (+/- 20 %). Capacitor must be located close to the regulator output pin.

5.5.5 Voltage regulator V₂

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. 4.5 V \leq V_S \leq 28 V; T_j = -40 °C to 130 °C, unless otherwise specified.

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V ₂	Output voltage			5,0		V
V ₂	Output voltage tolerance active mode	$I_{LOAD2} = 1 \text{ mA to } 50 \text{ mA},$ $V_S = 13.5 \text{ V}$			+/- 3	%
V _{hc1}	Output voltage tolerance active mode	I_{LOAD2} = 50 mA to 80 mA, V _S = 13,5 V			+/- 4	%
V ₂	Output voltage tolerance active mode, high current	I _{LOAD2} = 100 mA, V _S = 13,5 V			+/- 6	%
V _{STB2}	Output voltage tolerance V ₁ standby mode	$I_{LOAD2} = 0 \ \mu A \text{ to } 1 \ m A$ V _S = 13,5 V			+/-6	%
V _{DP2}	Drop-out voltage	$I_{LOAD2} = 25 \text{ mA}, \text{ Vs} = 5.25 \text{ V}$ $I_{LOAD2} = 50 \text{ mA}, \text{ Vs} = 5.25 \text{ V}$		0.3 0.4	0.4 0.7	V V
I _{CC2}	Output current in active mode	Max. continuous load current			100	mA
I _{CCmax2}	Short circuit output current	Current limitation	200	300	500	mA
Cload	Load capacitor	Ceramic (+/- 20 %)	0.22 ⁽¹⁾			μF
V _{2fail}	V ₂ fail threshold	V ₂ forced			2	V
t _{V2fail}	V ₂ fail filter time			2		μs
t _{V2short}	V ₂ short filter time			4		ms

Table 16. Voltage regulator V₂

1. Nominal capacitor value required for stability of the regulator. Tested with 220 nF ceramic (+/- 20 %). Capacitor must be located close to the regulator output pin.



5.5.6 Reset output

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin. 4.0 V < V_S = 28 V; T_j = -40 °C to 130 °C, unless otherwise specified.

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{RT1}	Reset threshold voltage1	V ₁ decreasing	3.7	3.9	4.1	V
V _{RT2}	Reset threshold voltage2	V ₁ decreasing	4.2	4.3	4.45	V
V _{RT3}	Reset threshold voltage3	V ₁ decreasing	4.25	4.4	4.55	V
V _{RT4}	Reset threshold voltage4	V1 decreasing	4.5	4.60	4.75	V
VRT4	Reset threshold voltage4	V ₁ increasing	4.7	4.8	4.9	V
V _{RESET}	Reset pin low output voltage	$V_1 > 1V$, $I_{RESET} = 5 \text{ mA}$		0,2	0,4	V
R _{RESET}	Reset pull up int. resistor		80	110	150	kΩ
t _{RR}	Reset reaction time	I _{LOAD1} = 1 mA	6		40	μs
t _{UV1}	V ₁ under-voltage filter time			16		μs
Trd	Reset pulse duration		1.5	2	2.5	ms

Table 17.Reset output

5.5.7 Watchdog

4.5 V < V_S < 28 V; 4.8 V < V₁ < 5.2 V; T_j = -40 °C to 130 °C, unless otherwise specified, see *Figure 26* and *Figure 27*.

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _{LW}	Long open window	TBD	48,75	65	81,25	ms
T _{EFW1}	Early failure window 1				4.5	ms
T _{LFW1}	Late failure window 1		20			ms
T _{SW1}	Safe window 1		7.5		12	ms
T _{EFW2}	Early failure window 2				22.5	ms
T _{LFW2}	Late failure window 2		100			ms
T _{SW2}	Safe window 2		37.5		60	ms
T _{EFW3}	Early failure window 3				45	ms
T _{LFW3}	Late failure window 3		200			ms
T _{SW3}	Safe window 3		75		120	ms
T _{EFW4}	Early failure window 4				90	ms
T _{LFW4}	Late failure window 4		400			ms
T _{SW4}	Safe window 4		150		240	ms

Table 18. Watchdog





Figure 26. Watchdog timing (long, early, late and safe window)

Doc ID 16363 Rev 3





Figure 27. Watchdog early, late and safe windows

5.5.8 High-side outputs

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin. 6 V \leq V_S \leq 18 V; 4.8 V \leq V₁ \leq 5.2 V; T_j = -40 °C to 130 °C, unless otherwise specified.

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
R _{DS} ON	Static drain source	$T_j = 25 \ ^{\circ}C$		1,0	2	Ω
RDSON	on-resistance (IOUT_HS = 150 mA)	T _j = 125 °C		1.6	3	Ω
t _d ON	Switch on delay time	0.2 V _S	5	35	60	μs
t _d OFF	Switch off delay time	0.8 V _S	40	95	150	μs
t _{SCF}	Short circuit filter time	Tested by scan chain		64*T _{OSC}		
t _d ARHS	Auto recovery filter time	Tested by scan chain		400*T _{OSC}		
dV _{OUT} /dt	Slew rate		0,18	0,5	0,8	V/µs
I _{OUT}	Short circuit shutdown current		480	900	1320	mA
I _{OLD}	Open-load detection current		40	80	120	mA
t _{OLDT}	Open-load detection time	Tested by scan chain		64*T _{OSC}		
ا _{FW} 1	Loss of GND current (ESD structure)		100			mA

	Table 19.	Output (OUT_HS)
--	-----------	-----------------



The voltages are referred to GND and currents are assumed positive, when the current flows into the pin. 6 V \leq V_S \leq 18 V; 4.8 V \leq V₁ \leq 5.2 V; T_j = -40 °C to 130 °C, unless otherwise specified.

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
R _{DS} ON	Static drain source on-resistance (IOUT_HS = 150mA)	I _{LOAD} = 60 mA @ T _j = +25 °C		7	13	Ω
I _{OUT}	Short circuit shutdown current	8 V < V _s < 16 V	140	235	350	mA
I _{OLD}	Open-load detection current 1		0.9	2	4.5	mA
dV _{OUT} /dt	Slew rate		0.2	0.5	0.8	V/µs
t _{dON}	Switch ON delay time	0.2 V _s	5	35	60	μs
t _{dOFF}	Switch OFF delay time	0.8 V _s	30	95	150	μs
t _{SCF}	Short circuit filter time	Tested by scan chain		64*T _{OSC}		
I _{FW} ⁽¹⁾	Loss of GND current (ESD structure)		100			mA
t _{OLDT}	Open-load detection time	Tested by scan chain		64*T _{OSC}		

Table 20.Outputs (OUT1...4)

1. Parameter guaranteed by design

5.5.9 Relay drivers

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin. 6 V \leq V_S \leq 18 V; 4.8 V \leq V₁ \leq 5.2 V; T_j = -40 °C to 130 °C, unless otherwise specified.

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
R _{DSON}	DC output resistance	I_{LOAD} = 100 mA @ T_j = +25 °C		2	3	Ω
I _{OUT}	Short circuit shutdown current	8 V < V _s < 16 V	250	375	500	mA
VZ	Output clamp voltage ⁽¹⁾	I _{LOAD} = 100 mA	40		48	V
t _{ONHL}	Turn on delay time to 10% V _{OUT}		5	50	100	μs
t _{OFFLH}	Turn off delay time to 90% V _{OUT}		5	50	100	μs
t _{SCF}	Short circuit filter time	Tested by scan chain		64*T _{OSC}		
dV _{OUT} /dt	Slew Rate		0.2	2	4	V/µs

1. The output is capable to switch off relay coils with the impedance of $R_L = 160\Omega$; L = 300mH ($R_L = 220\Omega$; L = 420mH); at $V_S = 40V$ (Load dump condition)



5.5.10 Wake up inputs (*WU*1... *WU*3)

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin. 6 V \leq V_S \leq 18 V; T_i = -40 °C to 130 °C, unless otherwise specified.

Table 22.Wake up inputs (WU1... WU3)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{WUthp}	Wake-up negative edge threshold voltage		0,4*V _s	0.45*V _s	0,5*V _s	V
V _{WUthn}	Wake-up positive edge threshold voltage		0,5*V _s	0,55*V _s	0,6*V _s	v
V _{HYST}	Hysteresis		0.05*V _s	0.1*V _s	0.15*V _s	V
t _{WU_stat}	Static wake filter time			64*T _{OSC}		μs
I _{WU_stdby}	Input current in standby mode	$1 \text{ V} > \text{V}_{in} > (\text{V}_{s} - 2 \text{ V})$	10	20	30	μA
R _{WU_act}	Input resistor to Gnd in active mode and in standby mode during wake-up request		80	160	300	kΩ
t _{WU_cyc}	Cyclic wake filter time			16 ⁽¹⁾	•	μs

1. Blanking time 80 μs or 800 μs.

5.5.11 High speed CAN transceiver^(b)

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin.

6 V \leq V_S \leq 18 V; 4.8 V \leq Vcansup. \leq 5.2 V; T_{junction} = -40 °C to 130 °C, unless otherwise specified.

Table 23.CAN transmit data input: pin TXDC

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{TXDCLOW}	Input voltage dominant level	Active mode, $V_1 = 5 V$	1.35	1.8		V
V _{TXDCHIGH}	Input voltage recessive level	Active mode, $V_1 = 5 V$		2.5	2.8	V
V _{TXDCHYS}	V _{TXDCHIGH} -V _{TXDCLOW}	Active mode, $V_1 = 5 V$	0.7	1		V
R _{TXDCPU}	TXDC pull up resistor	Active mode, $V_1 = 5 V$	10	20	35	kΩ

Table 24. CAN receive data output: pin RXDC

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{RXDCLOW}	Output voltage dominant level	Active mode, V ₁ = 5 V, 2 mA		0.2	0.5	V
V _{RXDCHIGH}	Output voltage recessive level	Active mode, V ₁ = 5 V, 2 mA	4.5			V

b. ISO 11898-2 and ISO 11898-5 compliant; SAE J2284 compliant.



Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
V _{SPLIT,I}	Split output voltage, loaded condition (normal mode)	Active mode; V _{TXDC} = V _{TXDCHIGH} ; IIsplitI = 500 μA	0.3* V _{CANSUP}	0.5* V _{CANSUP}	0.7* V _{CANSUP}	v
V _{SPLIT,u}	Split output voltage, unloaded condition (normal mode)	Active mode; V _{TXDC} = V _{TXDCHIGH} ; No Load		0.5* V _{CANSUP}	0.55* V _{CANSUP}	v
I _{SPLIT}	Split leakage current (low power mode)	V ₁ -standby mode; -12 V < V _{SPLIT} < 12 V			5	μA

Table 25.	CAN bus common mode stabilization output termination: pin SPLIT

Table 26. CAN transmitter and receiver: pins CANH and CANL

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
V _{CANHdom}	CANH voltage level in dominant state	Active mode; $V_{TXDC} = V_{TXDCLOW};$ $R_L = 60 \Omega$	2.75		4.5	v
V _{CANLdom}	CANL voltage level in dominant state	Active mode; $V_{TXDC} = V_{TXDCLOW};$ $R_L = 60 \Omega$	0.5		2.25	v
V _{DIFF,domOUT}	Differential output voltage in dominant state: V _{CANHdom} - V _{CANLdom}	Active mode; $V_{TXDC} = V_{TXDCLOW};$ $R_L = 60 \Omega$	1.5		3	v
V _{CM}	Driver symmetry: V _{CANHdom} + 0V _{CANLdom}	Active mode; $V_{TXDC} = V_{TXDCLOW};$ $R_L = 60 \Omega;$ $C_{SPLIT} = 4.7 pF$	0.9* V _{CANSUP}	V _{CANSUP}	1.1* V _{CANSUP}	v
V _{CANHrec}	CANH voltage level in recessive state (normal mode)	Active mode; V _{TXDC} = V _{TXDCHIGH} ; no load	2	2.5	3	v
V _{CANLrec}	CANL voltage level in recessive state (normal mode)	Active mode; V _{TXDC} = V _{TXDCHiGH} ; no load	2	2.5	3	v
V _{CANHrecLP}	CANH voltage level in recessive state (low power mode)	V ₁ standby mode; V _{TXDC} = V _{TXDCHIGH} ; no load	-0.1	0	0.1	v
V _{CANLrecLP}	CANL voltage level in recessive state (low power mode)	V_1 standby mode; $V_{TXDC} = V_{TXDCHiGH}$; no load	-0.1	0	0.1	v
V _{DIFF,recOUT}	Differential output voltage in recessive state (normal mode): V _{CANHrec} - V _{CANLrec}	Active mode; V _{TXDC} = V _{TXDCHIGH} ; no load	-50		50	mV
V _{DIFF,rec} OUTLP	Differential output voltage in recessive state (low power mode): V _{CANHrec} - V _{CANLrec}	V_1 standby mode; $V_{TXDC} = V_{TXDCHIGH}$; no load	-50		50	mV



Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
V _{CANHL,CM}	Common mode Bus voltage	Measured with respect to the ground of each CAN node	-12		12	v
I _{OCANH,dom}	CANH output current in dominant state	Active mode; $V_{TXDC} = V_{TXDCLOW};$ $V_{CANH} = 0 V$	-160	-75	-45	mA
I _{OCANL,dom}	CANL output current in dominant state	Active mode; $V_{TXDC} = V_{TXDCLOW};$ $V_{CANL} = 5 V$	45	75	160	mA
I _{Leakage}	Input leakage current	Unpowered device; $V_{BUS} = 5 V$	0		250	μA
R _{in}	Internal resistance	Active mode & V_1 standby mode; $V_{TXDC} = V_{TXDCHIGH}$; no load	20	27.5	38	kΩ
R _{in,diff}	Differential internal resistance	Active mode & V_1 standby mode; $V_{TXDC} = V_{TXDCHIGH}$; no load	50	60	75	kΩ
C _{in}	Internal capacitance	Guaranteed by design		20		pF
C _{in,diff}	Differential internal capacitance	Guaranteed by design		10		pF
V _{THdom}	Differential receiver threshold voltage recessive to dominant state (normal mode)	Active mode			0.9	v
V _{THdomLP}	Differential receiver threshold voltage recessive to dominant state (low power mode)	V ₁ standby mode			1.15	v
V _{THrec}	Differential receiver threshold voltage dominant to recessive state (normal mode)	Active mode	0.5			v
V _{THrecLP}	Differential receiver threshold voltage dominant to recessive state (low power mode)	V ₁ standby mode	0.4			v

Table 26. CAN transmitter and receiver: pins CANH and CANL (continued)

Table 27.CAN transceiver timing

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
tTXpd,hl	Propagation delay TXDC to RXDC (high to low)	Active mode; 50 % V _{TXDC} to 50 % V _{RXDC} ; C _{RXDC} = 100 pF; R _L = 60 Ω	0		255	ns
tTXpd,lh	Propagation delay TXDC to RXDC (low to high)	Active mode; 50 % V _{TXDC} to 50 % V _{RXDC} ; C _{RXDC} = 100 pF; R _L = 60 Ω	0		255	ns
t _{wake}	Wake up filter time		0.5		5	μs



Table 27.	CAN transceiver timing (continued)
-----------	------------------------------------

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _{dom(TXDC)}	TXDC dominant time-out			700		μs
t _{CAN}	CAN permanent dominant time-out			700		μs

5.5.12 LIN transceiver^(c)

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin.

6 V \leq V_S \leq 18 V; 4.8 V \leq V₁ \leq 5.2 V; T_{junction} = -40 °C to 130 °C unless otherwise specified.

	Ent transmit data input.					
Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{TXDLOW}	Input voltage dominant level	Active mode; $V_1 = 5 V$	1,35	1.8		V
V _{TXDHIGH}	Input voltage recessive level	Active mode; $V_1 = 5 V$		2.5	2.8	V
V _{TXDHYS}	V _{TXDHIGH} -V _{TXDLOW}	Active mode; $V_1 = 5 V$	0.7	1		V
R _{TXDPU}	TXD pull up resistor	Active mode; $V_1 = 5 V$	10	20	35	kΩ

Table 28. LIN transmit data input: pin TXD

Table 29. LIN receive data output: pin RXD

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{RXDLOW}	Output voltage dominant level	Active mode; $V_1 = 5 V$, $I_{LOAD1} = 2 mA$		0.2	0.5	V
V _{RXDHIGH}	Output voltage recessive level	Active mode; $V_1 = 5 V$, $I_{LOAD1} = 2 mA$	4.5			V

Table 30. LIN transmitter and receiver: pin LIN

Symbol	Parameter	Test condition	Min.	Min. Typ.		Unit
V _{THdom}	Receiver threshold voltage recessive to dominant state		0.4*V _S	0.45*V _S	0.5*V _S	v
V _{THrec}	Receiver threshold voltage dominant to recessive state		0.5*V _S	0.55*V _S	0.6*V _S	v
V _{THhys}	Receiver threshold hysteresis: V _{THrec} -V _{THdom}		0.07*V _S	0.1*V _S	0.175*V _S	v
V _{THcnt}	Receiver tolerance center value: (V _{THrec} +V _{THdom})/2		0.475*V _S	0.5*V _S	0.525*V _S	v
V _{THwkup}	Receiver wakeup threshold voltage		1.0	1.5	2	V

c. LIN 2.1 compliant for Baud rates up to 20 kBit/s SAE J2602 compatible



56/98



Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{THwkdwn}	Receiver wakeup threshold voltage		V _S -3.5	V _S -2.5	V _S -1.5	V
t _{linbus}	Dominant time for wakeup via bus	Sleep mode; edge: rec-dom		64*T _{OSC}		μs
I _{LINDomSC}	Transmitter input current limit in dominant state	V _{TXD} = V _{TXDLOW} ; V _{LIN} = V _{BATMAX} = 18 V	40	100	180	mA
I _{bus_PAS_dom}	Input leakage current at the receiver incl. pull-up resistor	$V_{TXD} = V_{TXDHIGH};$ $V_{LIN} = 0 V; V_{BAT} = 12 V^{(1)}$	-1			mA
I _{bus_PAS_rec}	Transmitter input current in recessive state	$V_{TXD} = V_{TXDHIGH};$ 8 V < V _{LIN} ; V _{BAT} < 18 V; V _{LIN} >= V _{BAT} in standby modes			20	μΑ
I _{bus_NO_GND}	Input current if loss of GND at device	GND = V _S ; 0 V < V _{LIN} < 18 V; V _{BAT} = 12 V	-1		1	mA
I _{bus}	Input current if loss of V_{BAT} at device	GND = V _S ; 0 V < V _{LIN} < 18 V			100	μA
V _{LINdom}	LIN voltage level in dominant state	Active mode; $V_{TXD} = V_{TXDLOW};$ $I_{LIN} = 40 \text{ mA}$			1.2	v
V _{LINrec}	LIN voltage level in recessive state	Active mode; $V_{TXD} = V_{TXDHIGH};$ $I_{LIN} = 10 \ \mu A$	0.8*V _S		1	v
R _{LINup}	LIN output pull up resistor	V _{LIN} = 0 V	20	40	60	kΩ

 Table 30.
 LIN transmitter and receiver: pin LIN (continued)

1. Slave mode.

Table 31.LIN transceiver timing

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _{RXpd}	Receiver propagation delay time	$\begin{split} t_{\text{RXpd}} &= \max(t_{\text{RXpdr}}, t_{\text{RXpdf}}); \\ t_{\text{RXpdf}} &= t(0.5 \ \text{V}_{\text{RXD}}) - t(0.45 \ \text{V}_{\text{LIN}}); \\ t_{\text{RXpdr}} &= t(0.5 \ \text{V}_{\text{RXD}}) - t(0.55 \ \text{V}_{\text{LIN}}); \\ \text{V}_{\text{S}} &= 12 \ \text{V}; \ \text{C}_{\text{RXD}} = 20 \ \text{pF}; \\ \text{R}_{\text{bus}}, &= 1 \ \text{k}\Omega, \ \text{C}_{\text{bus}} = 1 \ \text{nF}; \\ \text{R}_{\text{bus}} &= 660 \ \Omega, \ \text{C}_{\text{bus}} = 6.8 \ \text{nF}; \\ \text{R}_{\text{bus}} &= 500 \ \Omega, \ \text{C}_{\text{bus}} = 10 \ \text{nF} \end{split}$			6	μs
t _{RXpd_sym}	Symmetry of receiver propagation delay time (rising vs. falling edge)	$ t_{RXpd_sym} = t_{RXpdr} - t_{RXpdf}; $ V _S = 12 V; R _{bus} = 1 kΩ, C _{bus} = 1 nF	-2		2	μs



Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
D1	Duty cycle 1	$\begin{split} TH_{Rec}(max) &= 0.744^*V_S; \\ TH_{Dom}(max) &= 0.581^*V_S; \\ V_S &= 7 \ V \ to \ 18 \ V, \ t_{bit} &= 50 \ \mu s; \\ D1 &= t_{bus_rec}(min)/(2xt_{bit}); \\ R_{bus} &= 1 \ k\Omega, \ C_{bus} &= 1 \ nF; \\ R_{bus} &= 660 \ \Omega, \ C_{bus} &= 6.8 \ nF; \\ R_{bus} &= 500 \ \Omega, \ C_{bus} &= 10 \ nF \end{split}$	0.396			
D2	Duty cycle 2	$\begin{array}{l} TH_{Rec}(min) = 0.284^{*}V_{S};\\ TH_{Dom}(min) = 0.422^{*}V_{S};\\ V_{S} = 7.6 \text{ to } 18 \text{ V}, t_{bit} = 50 \ \mus;\\ D2 = t_{bus_rec}(max)/(2xt_{bit});\\ R_{bus} = 1 \ k\Omega, \ C_{bus} = 1 \ nF;\\ R_{bus} = 660 \ \Omega, \ C_{bus} = 6.8 \ nF;\\ R_{bus} = 500 \ \Omega, \ C_{bus} = 10 \ nF \end{array}$			0.581	
D3	Duty cycle 3	$\begin{array}{l} TH_{Rec}(max) = 0.778^*V_{S};\\ TH_{Dom}(max) = 0.616^*V_{S};\\ V_{S} = 7 \;V \; to \; 18 \;V, \; t_{bit} = 96 \;\mus;\\ D3 = t_{bus_rec}(min)/(2xt_{bit});\\ R_{bus} = 1 \;k\Omega, \; C_{bus} = 1 \;nF;\\ R_{bus} = 660 \;\Omega, \; C_{bus} = 6.8 \;nF;\\ R_{bus} = 500 \;\Omega, \; C_{bus} = 10 \;nF \end{array}$	0.417			
D4	Duty cycle 4	$\begin{array}{l} TH_{Rec}(min) = 0.251^*V_{S};\\ TH_{Dom}(min) = 0.389^*V_{S};\\ V_{S} = 7.6 \;V \; to \; 18 \;V, \; t_{bit} = 96 \;\mus;\\ D4 = t_{bus_rec}(max)/(2xt_{bit});\\ R_{bus} = 1 \;k\Omega, \; C_{bus} = 1 \;nF;\\ R_{bus} = 660 \;\Omega, \; C_{bus} = 6.8 \;nF;\\ R_{bus} = 500 \;\Omega, \; C_{bus} = 10 \;nF \end{array}$			0.590	
t _{dom(TXDL)}	TXDL dominant time-out			12		ms
t _{LIN}	LIN permanent recessive time-out			40		μs
t _{dom(BUS)}	LIN bus permanent dominant time-out			12		ms

 Table 31.
 LIN transceiver timing (continued)

Table 32.	LIN pull-up: pin LINPU
-----------	------------------------

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
RDS _{ON}	ON resistance			10.5	16	Ω
I _{leak}	Leakage current				1	μA





Figure 28. LIN transmit, receive timing

5.5.13 Operational amplifier

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin. 6 V \leq V_S \leq 18 V; T_j = -40 °C to 130 °C, unless otherwise specified.

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
GBW	GBW product		1	3.5	7.0	MHz
AVOL _{DC}	DC open loop gain		80			dB
PSRR	Power supply rejection	DC, Vin = 150 mV	80			dB
V _{off}	Input offset voltage		-5		+5	mV
V _{ICR}	Common mode input range		-0.2	0	3	V
V _{OH}	Output voltage range high	$I_{LOAD} = 1 \text{ mA to Gnd}$	V _S -0.2		V _S	V
V _{OL}	Output voltage range low	I_{LOAD} = 1 mA to V _S	0		0.2	V
I _{Lim+}	Output current limitation +	DC	10	15	30	mA
I _{lim-}	Output current limitation -	DC	-10	15	-30	mA
SR+	Slew rate positive		1	4	10	V/µs
SR-	Slew rate negative		-1	-4	-10	V/µs

Table 33.Operational amplifier

Note:

The operational amplifier is on-chip stabilized for external capacitive loads $C_L \leq 25$ pF (all operating conditions)



5.5.14 SPI

Input: CSN

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. 6 V \leq V_S \leq 18 V; 4.5 V \leq V₁ \leq 5.3 V; all outputs open; T_j = -40 °C to 130 °C, unless otherwise specified.

Input: CSN

Table 34. Input: CSN

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
VCSNLOW	Input voltage low level	Normal mode, V ₁ = 5 V	1.35	1.8		V
VCSNHIGH	Input voltage high level	Normal mode, V ₁ = 5 V		2	2.8	V
VCSNHYS	VCSNHIGH - VCSNLOW	Normal mode, V ₁ = 5 V	0.6	1.0	1.5	V
ICSNPU	CSN pull up resistor	Normal mode, V ₁ = 5 V	10	20	35	kΩ

CLK, DI

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. 6 V \leq V_S \leq 18 V; 4.5 V \leq V₁ \leq 5.3 V; all outputs open; T_j = -40 °C to 130 °C, unless otherwise specified.

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _{set}	delay time from standby to active mode	Switching from standby to active mode. Time until output drivers are enabled after CSN going to high.	e. Time until 160		300	μs
V _{in L}	input low level $V_1 = 5 V$		1.0	2.05	2.5	V
V _{in H}	input high level	V ₁ = 5 V	1.5	2.8	3.5	V
V _{in Hyst}	input hysteresis	V ₁ = 5 V	0.4	0.75	1.5	V
l _{in}	pull down current at input	V _{in} = 1.5 V	5	30	60	μA
C _{in} ⁽¹⁾	input capacitance at input CSN, CLK, DI and PWM _{1,2}	0 V < V ₁ < 5.3 V		10	15	pF
f _{CLK}	SPI input frequency at CLK				1	MHz

Table 35. Input CLK, DI

1. Value of input capacity is not measured in production test. Parameter guaranteed by design.

DI timing

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. 6 V \leq V_S \leq 18 V; 4.5 V \leq V₁ \leq 5.3 V; all outputs open; T_j = -40 °C to 130 °C, unless otherwise specified.



Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _{CLK}	Clock period	V ₁ = 5 V	1000	-		ns
t _{CLKH}	Clock high time	V ₁ = 5 V	400	-		ns
t _{CLKL}	Clock low time	V ₁ = 5 V	400	-		ns
t _{set CSN}	CSN setup time, CSN low before rising edge of CLK	V ₁ = 5 V	400	-		ns
t _{set CLK}	CLK setup time, CLK high before rising edge of CSN	V ₁ = 5 V	400	-		ns
t _{set DI}	DI setup time	V ₁ = 5 V	200	-		ns
t _{hold DI}	DI hold time	V ₁ = 5 V	200	-		ns
t _{r in}	Rise time of input signal DI, CLK, CSN	V ₁ = 5 V		-	100	ns
t _{f in}	Fall time of input signal DI, CLK, CSN	V ₁ = 5 V		-	100	ns

Table 36 DI timina⁽¹⁾</sup>

1. See Figure 30.

DO

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. 6 V \leq V_S \leq 18 V; 4.5 V \leq V₁ \leq 5.3 V; all outputs open; T_i = -40 °C to 130 °C, unless otherwise specified.

Table 37. DO output pin								
Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit		
V_{DOL}	Output low level	V ₁ = 5 V, I _D = -4 mA			0.5	V		
V_{DOH}	output high level	V = 5 V, I _D = 4 mA	4.5			V		
I _{DOLK}	3-state leakage current	$V_{CSN} = V_1, 0 V < V_{DO} < V_1$	-10		10	μA		
C _{DO} ²	3-state input	$V_{\rm CSN} = V_1,$		10	15	pF		

0 V < V₁ < 5.3 V

capacitance

DO timing

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. 6 V \leq V_S \leq 18 V; 4.5 V \leq V₁ \leq 5.3 V; all outputs open; T_j = -40 °C to 130 °C, unless otherwise specified.

Table 38.	DO timing ⁽¹⁾
-----------	--------------------------

Symbol	Parameter Test condition Min.		Тур.	Max.	Unit	
t _{r DO}	DO rise time	$C_L = 100 \text{ pF}, I_{LOAD} = -1 \text{ mA}$	-	50	100	ns
t _{f DO}	DO fall time	$C_L = 100 \text{ pF}, I_{LOAD} = 1 \text{ mA}$	-	50	100	ns
t _{en DO tri L}	DO enable time from 3-state to low level	$C_L = 100 \text{ pF}, I_{LOAD} = 1 \text{ mA}$ pull-up load to V_1	-	50	250	ns



Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit	
t _{dis DO L tri}	DO disable time from low level to 3-state	$C_L = 100 \text{ pF}, I_{LOAD} = 4 \text{ mA}$ pull-up load to V_1	-	50	250	ns	
t _{en DO tri H}	DO enable time $C_L = 100 \text{ pF}, I_{LOAD} = -1 \text{ mA}$ from 3-state to high level pull-down load to GND		50	250	ns		
t _{dis DO H tri}	DO disable time $C_L = 100 \text{ pF}, I_{LOAD} = -4 \text{ mA}$ from high level to 3-state pull-down load to GND		-	50	250	ns	
t _{d DO}	DO delay time	$V_{DO} < 0.3 V_1,$ $V_{DO} > 0.7 V_1,$ $C_L = 100 \text{ pF}$	-	50	250	ns	

 Table 38.
 DO timing⁽¹⁾ (continued)

1. See *Figure 31* and *Figure 32*.

CSN timing

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. 6 V \leq V_S \leq 18 V; 4.5 V \leq V₁ \leq 5.3 V; all outputs open; T_j = -40 °C to 130 °C, unless otherwise specified.

Table 39. CSN timing⁽¹⁾

Symbol Parameter		Test Condition	Min.	Тур.	Max.	Unit
	Minimum CSN HI time, active mode	Transfer of SPI-command to Input register	6			μs
t _{CSNfail}	CSN low timeout	Tested by scan chain	20	35	50	ms

1. See *Figure 33*.

5.5.15 Inputs TxD_C and TxD_L for Flash mode

6 V \leq Vs \leq 18 V; 4.5 V \leq V_1 \leq 5.3 V; T_j = -40 °C to 130 °C, voltages are referred to PGND, all outputs open

Table 40. Inputs TxD_C and TxD_L for Flash mode

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{FlashL}	Input low level (V _{TXDC/L} rising)	V ₁ = 5 V	6.1	7.25	8.4	V
V _{FlashH}	Input high level (V _{TXDC/L} falling)	V ₁ = 5 V	7.4	8.4	9.4	V
V _{FlashHYS}	Input Voltage Hysteresis	V ₁ = 5 V	0.6	0.8	1.0	V





The SPI can be driven by a micro controller with its SPI peripheral running in following

CPOL = 0 and CPHA = 0.

For this mode input data is sampled by the low to high transition of the clock CLK, and output data is changed from the high to low transition of CLK.



Figure 30. SPI - input timing

mode:



64/98

57





Doc ID 16363 Rev 3









6 ST SPI

6.1 SPI communication flow

6.1.1 General description

The proposed SPI communication is based on a standard SPI interface structure using CSN (Chip Select Not), SDI (Serial Data In), SDO (Serial Data Out/Error) and SCK (Serial Clock) signal lines.

At device start-up the master reads the *<SPI-frame-ID>* register (ROM address 3EH) of the slave device. This 8-bit register indicates the SPI frame length (24bit) and the availability of additional features.

Each communication frame consists of an instruction byte which is followed by 2 data bytes.

The data returned on SDO within the same frame always starts with the <Global Status> register. It provides general status information about the device. It is followed by 2 data bytes (i. e. 'In-frame-response').

For write cycles the *<Global Status>* register is followed by the previous content of the addressed register.

For read cycles the <Global Status> register is followed by the content of the addressed register.

A write command is only accepted as a valid command by the device if the counted number of clocks is exact 24, otherwise the command is rejected.

Command byte

Each communication frame starts with a command byte. It consists of an operating code which specifies the type of operation (<Write>, <Read>, <Read and Clear>, <Read Device Information>) and a 6 bit address. If less than 6 address bits are required, the remaining bits are unused but are reserved.

Table 41.Command byte

MSB							LSB
Ор с	ode		Address				
OC1	OC0	A5	A5 A4 A3 A2 A1				

OCx: operating code

Ax: address

6.1.2 Operating code definition

Table 42. Operating code definition

OC1	OC0	Meaning
0	0	<write mode=""></write>
0	1	<read mode=""></read>



OC1	OC0	Meaning						
1	0	<read and="" clear="" status=""></read>						
1	1	<read device="" information=""></read>						

The <Write Mode> <Read Mode> and <Read and Clear Status> operations allow access to the RAM of the device, i. e. to write to control registers or read status information.

A <Read and Clear Status> operation addressed to a device specific status register reads back and subsequently clear this status register.

A <Read and Clear Status> operation with address 3FH clears all status registers (including the Global Status Register). Configuration register is read by this operation.

<Read Device Information> allows access to the ROM area which contains device related information such as the product family, product name, silicon version, register width and availability of a watchdog.

More detailed descriptions of the device information are available in 'Read Device Information'.

6.1.3 Global status register^(d)

Table 43. Global status register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Global error flag (GEF)	Comm error	Not (chip reset OR comm error)	TSD2	TSD1	V ₁ Fail	VS Fail (OV/UV)	Fail safe

6.1.4 Configuration register

The <Configuration> register is accessible at RAM address 3FH.

For the config register, the 8 bits are located in the low byte (LSB).

The configuration register is implemented for compliance purpose to ST SPI standard.

Table 44. Configuration register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	0	0	0	0	0	WD trigger

<WD trigger>: this bit is reserved to serve the watchdog.

d. See Section 6.2 for details.







1. The configuration register is implemented for compliance with ST standard SPI 3.0 and contains only the watchdog trigger bit at D0





1. The configuration register is implemented for compliance with ST standard SPI 3.0 and contains only the watchdog trigger bit at D0



6.1.5 Address mapping

	/ aai eee mapping	
RAM adress	Description	Access
3FH	<configuration></configuration>	R/W
13H	Status register 3	R
12H	Status register 2	R
11H	Status register 1	R
06H	Control register 6	R/W
05H	Control register 5	R/W
04H	Control register 4	R/W
03H	Control register 3	R/W
02H	Control register 2	R/W
01H	Control register 1	R/W
00H	Reserved	R/W

Table 45.	Address	mapping
	Addicoo	mapping

ROM		
adress	Description	Access
3FH	Reserved	N/A
3EH	<spi frame="" id=""></spi>	R
	Unused	N/A
03H	3H <product 2="" code=""></product>	
02H	<product 1="" code=""></product>	R
01H	01H <silicon version=""></silicon>	
00H	<id header=""></id>	R

The RAM memory area consists of 16 bit registers.

For the device information (ROM memory area) the eight most significant bits of the memory cell are used. The remaining 8 are zero.

All unused RAM and ROM addresses is read as '0'.

- Note: 1 The register definition for RAM address 00H is unused. A register value of all 0 must cause the device to enter a fail-safe state (interpreted as 'SDI stuck to GND' failure).
 - 2 ROM address 3FH is unused. An attempt to access this address must be recognized as a communication error ('SDI stuck to V_{CC}' failure) and must cause the device to enter a fail-safe state.

6.1.6 Write operation

The write operation starts with a command byte followed by 2 data bytes. The number of data bytes is specified in the *<SPI-frame-ID>*.

Write command format

Table 46. Write command format: command byte

MSB	MSB							
Op C	Code		Address					
0	0	A5	A4	A3	A2	A1	A0	



Table 47.	ble 47. Write command format: data byte 1									
MSB							LSB			
D15	D14	D13	D12	D11	D10	D9	D8			

 Table 47.
 Write command format: data byte 1

Table 48. Write command format: data byte 2

MSB							LSB
D7	D6	D5	D4	D3	D2	D1	D0

OC0, OC1: operating code (00 for 'write' mode)

A0 to A5: address bits

An attempt to write 00H at RAM address 00H is recognized as a failure (SDI stuck to GND). The device enters a fail-safe state.

6.1.7 Format of data shifted out at SDO during write cycle

Table 49. Format of data shifted out at SDO during write cycle: global status register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Global error flag (GEF)	Comm error	Not (chip reset or comm error)	TSD2	TSD1	V ₁ Fail	V _S Fail (OV/UV)	Fail safe

Table 50. Format of data shifted out at SDO during write cycle: data byte 1

MSB	Previous content of addressed register						
D15	D14	D13	D12	D11	D10	D9	D8

Table 51. Format of data shifted out at SDO during write cycle: data byte 2

MSB		Previous content of addressed register						
D7	D6	D5	D4	D3	D2	D1	D0	

Failures are indicated by activating the corresponding bit of the <Global Status> register. The returned data byte(s) represent(s) the previous content of the accessed register.





Figure 36. Format of data shifted out at SDO during write cycle

6.1.8 Read operation

The read operation starts with a command byte followed by 2 data bytes. The number of data bytes is specified in the *<SPI-frame-ID>*. The content of the data bytes is 'don't care'. The content of the addressed register is shifted out at SDO within the same frame ('in-frame response').

Read command format

Table 52. Read command format: command byte

MSB	ISB						
Op C	Code	Address					
0	1	A5	A5 A4 A3 A2 A1				

Table 53. Read command format: data byte 1

MSB							
0	0	0	0	0	0	0	0

Table 54.Read command format: data byte 2

MSB							
0	0	0	0	0	0	0	0

OC0, OC1: operating code (01 for 'read' mode)

A0 to A5: address bits



6.1.9 Format of data shifted out at SDO during read cycle

Table 55.Format of data shifted out at SDO during read cycle: global status
register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Global error flag (GEF)	Comm error	Not (chip reset or comm error)	TSD2	TSD1	V ₁ Fail	V _S Fail (OV/UV)	Fail safe

Table 56. Format of data shifted out at SDO during read cycle: data byte 1

MSB	Previous content of addressed register						
D15	D14	D13	D12	D11	D10	D9	D8

Table 57. Format of data shifted out at SDO during read cycle: data byte 2

MSB		LSB					
D7	D6	D5	D4	D3	D2	D1	D0

Failures are indicated by activating the corresponding bit of the <Global Status> register. The returned data byte(s) represent(s) the content of the register to be read.

Figure 37. Format of data shifted out at SDO during read cycle



6.1.10 Read and clear status operation

The 'Read and Clear Status' operation starts with a command byte followed by 2 data bytes. The number of data bytes is specified in the *<SPI-frame-ID>*. The content of the data bytes

Doc ID 16363 Rev 3


is 'don't care'. The content of the addressed status register is transferred to SDO within the same frame ('in-frame response') and is subsequently cleared.

A 'Read and Clear Status' operation with address 3FH clears all status registers (incl. the *<Global Status>* register). The configuration register is read by this operation.

Read and clear status command format

Table 58. Read and clear status command format: command byte

MSB							LSB
Op C	Code			Add	ress		
1	01	A5	A4	A3	A2	A1	A0

Table 59. Read and clear status command format: data byte 1

MSB		-	-			-	LSB
0	0	0	0	0	0	0	0

Table 60. Read and clear status command format: data byte 2

MSB		-	-				LSB
0	0	0	0	0	0	0	0

OC0, OC1: operating code (10 for 'read and clear status' mode)

A0 to A5: address bits

Format of data shifted out at SDO during read and clear status operation

Table 61. Format of data shifted out at SDO during read and clear status: global status register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Global error flag (GEF)	Comm error	Not (chip reset or comm error)	TSD2	TSD1	V ₁ Fail	V _S Fail (OV/UV)	Fail safe

Table 62. Format of data shifted out at SDO during read and clear status:

data byte 1

MSB		Previous	content of	addressed re	egister		LSB
D15	D14	D13	D12	D11	D10	D9	D8

Table 63.Format of data shifted out at SDO during read and clear status:
data byte 2

MSB		Previous	s content of a	addressed re	egister		LSB
D7	D6	D5	D4	D3	D2	D1	D0



Failures are indicated by activating the corresponding bit of the <Global Status> register.

The returned data byte(s) represent(s) the content of the register to be read.

Figure 38. Format of data shifted out at SDO during read and clear status operation



6.1.11 Read device information

The device information is stored at the ROM addresses defined below and is read using the respective operating code.

Оро	code	ROM	Device information	Value
OC1	OC0	address		value
1	1	3FH	Reserved	00
1	1	3EH	<spi frame="" id=""> includes frame width and availability of watchdog</spi>	42 Hex
1	1	04H to 3DH	unused	00
1	1	03H	<product 2="" code=""> unique product identifier</product>	4E Hex
1	1	02H	<product 1="" code=""> unique product identifier</product>	44 Hex
1	1	01H	<silicon version=""> indicates Design Version</silicon>	According to silicon version
1	1	00H	<id header=""> device family max adress of device information</id>	43 Hex

Table 64. Read device information



The *<ID-Header>* (ROM address 00H) indicates the product family and specifies the highest address which contains product information

|--|

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
0 1 0 0 0 1 1								
Family Ider	ntifier	Highest add	ress containir	ng device info	ormation			

<Family Identifier>: 01 Hex (BCD)

<Highest address>: 03 Hex

Table 66. Family identifier

Bit 7	Bit 6	Meaning		
0	0	VIPower		
0	1	BCD		
1	0	VIPower hybrid		
1	1	Tbd		

The *<Product Code 1>* (ROM address 02H) and *<Product Code 2>* (ROM address 03H) represents a unique code to identify the product name.

<*Product Code 1>* 44 Hex

<Product Code 2> 4E Hex

The *<Silicon Version>* (ROM address 01H) provides information about the silicon version according to the table below:

Table 67.Silicon version identifier

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved					Silicon	version	

The *<SPI-frame-ID>* (ROM address 3EH) provides information about the register width (1, 2, 3 bytes) and the availability of 'Burst Mode Read' and watchdog.

Table 68. SPI-frame-ID

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	1	0	0	0	0	1	0
BR	WD	Х	Х	Х	32-bit	24-bit	16-bit

BR: burst-mode read (1 = burst-mode read is supported)

WD: watchdog (1 = available, 0 = not available)

32-bit, 24-bit, 16-bit: width of SPI frame (see table below)

<Burst Mode>: not supported

<Watchdog>: available

<Frame Width>: 24 bit

6.2 SPI registers

6.2.1 Overview

Overview command byte

Table 69. SPI register: command byte

Read	/write	Address								
х	x	х	х	х	х	х	х			

Table 70. SPI register: mode selection

Read/w	rite	Mode selection		
0	0	Write		
0	1	Read		
1	0	Read and clear		
1 1		Read device info		

Table 71. SPI register: CTRL register selection

		CTRL register selection				
0	0	0	0	0	1	CTRL register1
0	0	0	0	1	0	CTRL register2
0	0	0	0	1	1	CTRL register3
0	0	0	1	0	0	CTRL register4
0	0	0	1	0	1	CTRL register5
0	0	0	1	1	0	CTRL register6

Table 72. SPI register: STAT register selection

		STAT register selection				
0	1	0	0	0	1	STAT register1
0	1	0	0	1	0	STAT register2
0	1	0	0	1	1	STAT register3

Overview of control register data bytes



6.2.2 Control registers

					byte <1	5:8>			-		2 ^{nc}	^l data b	ovte <7	': 0 >		
					.,		Cont	rol rea	ister	1, data						
Defaults	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0
Function	OUT HS	OUT HS	0 OUT 4	OUT	OUT	OUT 3	OUT 2	OUT	REL 2	REL	0 V ₂	0 V ₂	Res	Stby sel	Go Stby	Trig
Group	по	по	4		HS_EXT S control	3	2	1	2	1		tput, V ₂ a	nd modo		Siby	
Group	Control									0 data		ipui, v ₂ a		control		
							1	-			1		1		-	
Defaults			0	0	0	0	0	0	0	0	0	0		1	1	1
Function	Res	Res	Inp. Filt 3	Inp. Filt 3	Inp. Filt 2	Inp. Filt 2	Inp. Filt 1	Inp. Filt1	Res	Input Pu/Pd 3	Input Pu/Pd 2	Input Pu/Pd 1	Res	WU EN 3	WU EN 2	WU EN 1
Group				Wake	e-up contro	bl						Wake-up	o control			
	Control regis										l					
Defaults		0	0	0		0	0	0			0	0	1	1	0	0
Function	Res	T1 On	T1 Per	T1 Per	Res	T2 On	T2 Per	T2 Per	Res	Res	WD time	WD time	LIN WU En	CAN WU En	Wake timer En	Wake Timer Select
Group				Tim	er Settings	;					Watchdog	and cycl	ic wake u	up setting	IS	
							Cont	rol reg	ister	4, data						
Defaults		0	0	1		1	0	0	1	1	1	1	0	1	1	0
Function	Res	I _{CMP}	OutHS Rec En	Vlock Out En	Res	LS OV/UV shut down_en	V ₁ Reset Level	V ₁ Reset Level	LIN Pu En	Res	Lin TxD Tout En	CAN ACT	CAN Loop En	CAN Patt. wake En	CAN split On	CAN Rec Only
Group		•		Con	trol (other))	•		Transceiver settings							
							Cont	rol reg	ister	5, data	l					
Defaults		1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Function	Res	PWM2 Off- DC	PWM2 Off- DC	PWM2 Off- DC	PWM2 Off- DC	PWM2 Off- DC	PWM2 Off- DC	PWM2 Off- DC	PWM Freq	PWM1 ON-DC	PWM1 ON-DC	PWM1 ON-DC	PWM1 ON-DC	PWM1 ON-DC	PWM1 ON-DC	PWM1 ON-DC
Group	PWM2 setting											PWM1	setting			
							Cont	rol reg	ister	6, data						
Defaults		1	1	1	1	1	1	1		0	0	0	0	0	0	0
Function	Res	PWM4 Off-DC	PWM4 Off-DC		PWM4 Off- DC	PWM4 Off- DC	PWM4 Off-DC	PWM4 Off-DC	Res	PWM3 ON- DC	PWM3 ON- DC	PWM3 ON- DC	PWM3 ON- DC	PWM3 ON- DC	PWM3 ON- DC	PWM3 ON- DC
Group				PW	M4 setting							PWM3	setting			

Table 73. Overview of control registers data bytes



Control register 1

Table 74.	Control register 1: command and data bytes
-----------	--

	Com	man	d byt	е	1 st data byte	2 nd data byte			
Read	/write			Add	ress				
x	х	0	0	0	0	0	1	Data, 8bit	Data, 8 bit

Table 75. Control register 1, data bytes

	1 st data byte <15:8>							2 nd data byte <7:0>								
Defaults	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0
Function	OUT HS_2	OUT HS_1	OUT 4_2	OUT 4_1	OUT HS_EXT	OUT 3	OUT 2	OUT 1	REL 2	REL 1	V _{2_2}	V _{2_1}	Res	Stby sel	Go Stby	Trig
Group		HS control									LS Outpu	ut, V ₂ and	d mode	control		

Table 76.Control register 1, bits

Bit	Name			Com	ment	
15	OUTHS	Select mode of	OUTHS			
14		OUTHS_EXT	OUTHS_2	OUTHS_1		Mode
		0	0	0	HS off	
		0	0	1	HS cyclic on with timer 1	
		0	1	0	HS controlled by PWM4	Active and
		0	1	1	HS cyclic on with Timer 2	standby mode
		1	1	0	PWM3 ⁽¹⁾	
		1	х	1	HS on	
13	OUT4	1) PWM4 (CR6) n To turn off O		0% in order to ena lend to use the se	able PWM3 tting 'HS Off' (OUT4_1 = 0, OU ⁻	Γ4_2 = 0)
12		OUT4_2	OUT4_1		Mode	
		0	0	HS off		
		0	1	HS on		
		1	0	HS controlled by PWM4	Active and standby mode	
		1	1	HS cyclic on with Timer 2		
				•		-
11	OUTHS_EXT	Extended funct	ion of OUTHS;	see table OUTH	IS	



			its (continued	-	
Bit	Name			Comr	nent
10	OUT3	Select mode o	f OUT3		
		OUT3		Mode	
		0	Select FSO	Active and standby mode	
		1	Select PWM3		
9	OUT2	Select mode o	f OUT2		
		OUT2		Mode	
		0	Select PWM2	Active and	
		1	Select timer2	standby mode	
8	OUT1	Select mode o	f OUT1		
		OUT1		Mode	
		0	Select PWM1	Active and	
		1	Select timer1	standby mode	
7	REL2	Select mode o	f REL2		
		REL2		Mode	
		0	REL2 off	Active and standby mode	
		1	REL2 on	Active mode	
6	REL1	Select mode o	f REL1	I	
		REL1		Mode	
		0	REL1 off	Active and standby mode	
		1	REL1 on	Active mode	

Table 76. Control register 1, bits (continued)



Table		i register 1, D		
Bit	Name			Comment
5	V ₂			
4		V _{2_2}	V _{2_1}	
		0	0	V ₂ OFF in all modes
		0	1	V_2 ON in active mode; OFF in V_1/V_{BAT} standby mode
		1	0	V_2 ON in Active/V $_1$ standby mode; OFF in V_{BAT} standby mode
		1	1	V ₂ ON in all modes
3	RES	Reserved		
2	STBY_SEL	Select standby	/ mode	
		0	V _{BAT} standby	y mode
		1	V ₁ standby m	lode
1	GO_STBY	Execute stand	by mode	
		0	No action	
		1	Execute stan	ndby mode
0	TRIG	Trigger Bit for	Watchdog	

Table 76.	Control register 1, bits	(continued)
	Control register 1, bits	(continueu)

Control register 2

Table 77. Control register 2: command and data byte

	Command byte							1 st data byte	2 nd data byte
Read	d/write		Address						
х	x	0	0	0 0 1 0				Data, 8bit	Data, 8 bit

Table 78. Control register 2, data bytes

				1 st dat	a byte <	15:8>					2 nd d	lata by	∕te <7	7:0>		
Defaults	Defaults 0 0 0 0 0 0									0	0	0		1	1	1
Function	Res	Res	Wu3 Filt_MSB	Wu3 Filt_LSB	WU2 Filt_MSB	WU2 Filt_LSB	WU1 Filt_MSB	WU1 Filt_LSB	Res	WU3 Pu/Pd	WU2 Pu/Pd	WU1 Pu/Pd	Res	WU3 EN	WU2 EN	WU1 EN
Group	Group Wakeup control										V	Vakeup c	control			



Table /	. control leg	ister 2, bits		
Bit	Name			Comment
15	Res	Reserved		
14	Res	Reserved		
13, 12	WU3_Filt	Wakeup filter co	nfiguration	
11, 10	WU2_Filt	MSB	LSB	
9, 8	WU1_Filt	0	0	Static, 64 µs
		0	1	Enabled with timer 2; 80 µs blank
		1	0	Enabled with timer 2; 800 µs blank
		1	1	Enabled with timer 1; 800 µs blank
7	Res	Reserved		
6	WU3_Pu/Pd	Pull up or pull de	own configuration	
5	WU2_Pu/Pd	0	Pull down	
4	WU1_Pu/Pd	1	Pull up	
3	Res	Reserved		
2	WU3_EN	Enable Wake up	source	
1	WU2_EN	0	Disable	
0	WU1_EN	1	Enable	
			1	

Table 79. Control register 2, bits

Control register 3

Table 80. Control register 3: command data bytes

	Command byte							1 st data byte	2 nd data byte
Read	/write	Address							
x	x	0 0 0 0 1 1				1	1	Data, 8bit	Data, 8 bit

Table 81. Control register 3, data bytes

		1 st data byte <15:8>									2 ⁿ	^d data	byte	<7:0>		
Defaults		0	0	0	0	0	0	0			0	0	1	1	0	0
Function	Res	T1 On	T1 Per MSB	T1 Per LSB	Res	T2 On	T2 Per MSB	T2 Per LSB	Res	Res	WD time MSB	WD time LSB	LIN WU En	CAN WU En	Wake timer En	Wake timer select
Group		Timer Settings									Watchdo	g and cy	clic wał	ke up sett	tings	



Bit	Name			1	Comment
15	RES	Reserved			
14	T1_On	Timer 1 "(ON" time sele	ections	
		0	10 ms		
		1	20 ms		
				-	
13	T1_Per_MSB	Timer 1 p	eriod selectio	on	
12	T1_Per_LSB				
		MSB	LSB		
		0	0	1 s	
		0	1	2 s	
		1	0	3 s	
		1	1	4 s	
		Timer 1 is	s restarted wi	th a valid write	command to control register 3
11	Res				
10	T2_On		ON" time sele	ection	
		0	0.1 ms	-	
		1	1 ms	J	
9	T2_Per_MSB	Timer 2 p	eriod selectio	n	
8	T2_Per_LSB				1
		MSB	LSB		
		0	0	10 ms	
		0	1	50 ms	
		1	0	100 ms	
		1	1	200 ms	
				th a valid write	command to control register 3
7	Res	Reserved			
6	Res	Reserved			

Table 82. Control register 3, bits





Bit	Name				Comment
5	WD_time_MSB	Trigger wi	indow selectio	on	
4	WD_time_LSB				
		MSB	LSB		
		0	0	10 ms	
		0	1	20 ms	
		1	0	50 ms	
		1	1	200 ms	
3	LIN_WU_En	Enable LI	N as wake up	source	
		0	Disabled		
		1	Enabled		
2	CAN_WU_En	Enable C	AN as wake u	p source	
		0	Disabled		
		1	Enabled		
1	Wake_timer_En	Enable wa (Nreset)	ake up by time	er from V ₁ stan	dby mode (Interrupt) or V _{BAT} standby Mode
		0	Disabled		
		1	Enabled		
0	Wake_timer_select	Timer sel	ection for time	er interrupt / wa	tke-up of μC by timer
		0	Timer 2		
		1	Timer 1		

Table 82. Control register 3, bits (continued)

Control register 4

Table 83. Control register 4: command and data bytes

	Command byte							1 st data byte	2 nd data byte
Read	Write Address								
x	x	0	0	0 1 0 0		0	Data, 8bit	Data, 8 bit	



			1	st data b	yte <1	15:8>			2 nd data byte <7:0>							
Defaults		0	0	1	0	1	0	0	1	1	1	1	0	1	1	0
Function	RES	I _{CMP}	OutHS Rec En	Vlock Out_en	RES	LS OV/UV shut down_en	V ₁ Reset Lev_2	V ₁ Reset Lev_1	LIN Pu En	Res	Lin TxD Tout En	CAN ACT	CAN Loop En	CAN Patt. wake En	CAN split On	CAN Rec only
Group		Control (other)										Transce	iver setti	ngs		

Table 84.Control register 4, data bytes

Table 85. Control register 4, bits

Bit	Name		Comment
15	Res	Reserved; must	t be set to zero
14	I _{cmp}	V ₁ load current	supervision
		0	Enabled; Watchdog is disabled in V_1 Standby when the $V_{1loadcurrent} < I_{cmpthreshold}$
		1	Disabled; Watchdog is automatically disabled when $\rm V_1$ standby is entered
13	OUTHS_rec_en	Overcurrent Aut	to recovery mode for OUTHS
		0	Disabled
		1	Enabled
12	Vlock_out_en	Voltage lock out	t: OV/UV status
		0	Over/under voltage status recovers automatically when condition disappears
		1	Over/under voltage status is latched until a read and clear command is performed
11	Res	Reserved	
10	LS_OV/UV shut_down_en	Shutdown of low	w-side drivers in case of over-/under voltage
		0	No shutdown of low-sides in case of over/under voltage
		1	Shutdown low-sides in case of over/under voltage
			· · · · · · · · · · · · · · · · · · ·



Bit	Name		Co	omment	
9	V1Reset_level_1	Select reset level			
8	V1Reset_level_2				
		V1RSTlev_2	V1RSTlev_1	V1 reset level	
		0	0	4.6 V	
		0	1	4.35 V	-
		1	0	4.1 V	
		1	1	3.8 V	
7	LIN_PU_EN	Enable internal Lin	nullun		
'		0	No LIN master pull	110	7
		1	LIN master pull-up	-	_
		I			
6	Res	Must be written to '	1'		
5	Lin_TxD_Tout_En	Enable / disable mo	onitoring via TxD		
		0	No TxD monitoring	l	
		1	TxD monitoring; LI dominant for t > 12	N transmitter is switch	ned off if TXDL is
4	CAN_ACT	Activate CAN trans			1
		0	CAN transceiver de		Active mode
		1	CAN transceiver a	ctivated	
3	CAN_Loop_En	Enable looping of C	CANTX to CANRXD i	in V ₁ standby0	
		0	No looping		
		1	TXDC is looped to	RXDC in V ₁ standby	
0		Frable rettern wel			
2	CAN_Patt_wake_En	Enable pattern wak			
		1	No pattern wake up Pattern wake up	-	
		1	Fallen wake up		
1	CAN_split_On	Enable SPLIT term	ination for CAN		
		0	Split termination di	sabled	A other mode
	1	1	Split termination er		Active mode

Table 85. Control register 4, bits (continued)



Bit	Name		Comment									
0	CAN_Rec_only	Enable CAN red	ceive only mode									
		0	CAN in transceiver mode	Active mode								
		1	CAN in receive only mode	Active mode								
				I								

Table 85. Control register 4, bits (continued)

Control register 5

Table 86.	Control register 5: command and data bytes
-----------	--

	Com	man	d by	te				1 st data byte	2 nd data byte
Read	/write			Add	ress				
x	x x 0 0 0 1 0 1					0	1	Data, 8bit	Data, 8 bit

Table 87. Control register 5, data bytes

			1 st	data k	oyte <1	5:8>			2 nd data byte <7:0>								
Defaults		1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	
Function	Res	PWM2 Off- DC	PWM Freq	PWM1 ON-DC													
Group		PWM2 setting										PWM	1 setting				

Table 88.Control register 5, bits

Bit	Name		Comment											
15	RES	Reserve	Reserved; must be set to zero											
14	PWM2_ Off_DC_6													
13	PWM2_ Off_DC_5	PWM2 OFF_ DC_6	PWM2 OFF_ DC_5	PWM2 OFF_ DC_4	PWM2 OFF_ DC_3	PWM2 OFF_ DC_2	PWM2 OFF_ DC_1	PWM2 OFF_ DC_0	PWM duty cycle					
12	PWM2_ Off_DC_4	1	1	1	1	1	1	1	0%, HS OFF					
11	PWM2_ Off_DC_3													
10	PWM2_ Off_DC_2	0	0	0	0	0	1	0	98.5%					
9	PWM2_ Off_DC_1	0	0	0	0	0	0	1	99.25%					
8	PWM2_ Off_DC_0	0	0	0	0	0	0	0	100% HS ON					



Bit	Name		Comment												
7	PWM_ FREQ	Select P	WM frequ	ency											
		0	128 Hz												
		1	256 Hz												
6	PWM1_ ON_DC_6														
5	PWM1_ ON_DC_5	PWM1 ON_ DC_6	PWM1 ON_ DC_5	PWM1 ON_ DC_4	PWM1 ON_ DC_3	PWM1 ON_ DC_2	PWM1 ON_ DC_1	PWM1 ON_ DC_0	PWM duty cycle						
4	PWM1_ ON_DC_4	1	1	1	1	1	1	1	100%, HS ON						
3	PWM1_ ON_DC_3														
2	PWM1_ ON_DC_2	0	0	0	0	0	1	0	1.5%						
1	PWM1_ ON_DC_1	0	0	0	0	0	0	1	0.75%						
0	PWM1_ ON_DC_0	0	0	0	0	0	0	0	0% HS OFF						

Table 88. Control register 5, bits (continued)

Control register 6

Table 89.	Control register 6: command and data bytes
	Control regiotor of Command and data bytee

		C	Comma	nd byt	e	1 st data byte	2 nd data byte		
Read	/Write			Add	ress				
х	x x 0 0 0 1 1 0					0	Data, 8bit	Data, 8 bit	

Table 90. Control register 6, data bytes

			1 st	data k	oyte <1	5:8>			2 nd data byte <7:0>							
Defaults		1	1	1	1	1	1	1		0	0	0	0	0	0	0
Function	Res	PWM4 Off_ DC_6	PWM4 Off_ DC_5	PWM4 Off_ DC_4	Off_	PWM4 Off_ DC_2	PWM4 Off_ DC_1	PWM4 Off_ DC_0	Res	PWM3 ON_ DC_6	PWM3 ON_ DC_5	PWM3 ON_ DC_4	PWM3 ON-DC_3	PWM3 ON_ DC_2	PWM3 ON_ DC_1	PWM3 ON_ DC_0
Group				PWM	4 setting	-	-					PWI	V3 setting			



Bit	Name					Com	ment						
15	RES	Reserve	d; must b	e set to a	zero								
14	PWM4_ Off_DC_6												
13	PWM4_ Off_DC_5	PWM4 OFF_ DC_6	PWM4 OFF_ DC_5	PWM4 OFF_ DC_4	PWM4 OFF_ DC_3	PWM4 OFF_ DC_2	PWM4 OFF_ DC_1	PWM4 OFF_ DC_0	PWM4 duty cycle				
12	PWM4_ Off_DC_4	1	1	1	1	1	1	1	0%, HS OFF				
11	PWM4_ Off_DC_3												
10	PWM4_ Off_DC_2	0	0	0	0	0	1	0	98.5%				
9	PWM4_ Off_DC_1	0	0	0	0	0	0	1	99.25%				
8	PWM4_ Off_DC_0	0	0	0	0	0	0	0	100% HS ON				
7	RES	Reserve	ed; must b	e set to z	ero								
6	PWM3_ ON_DC_6												
5	PWM3_ ON_DC_5	PWM3 ON_ DC_6	PWM3 ON_ DC_5	PWM3 ON_ DC_4	PWM3 ON_ DC_3	PWM3 ON_ DC_2	PWM3 ON_ DC_1	PWM3 ON_ DC_0	PWM3 duty cycle				
4	PWM3_ ON_DC_4	1	1	1	1	1	1	1	100%, HS ON				
3	PWM3_ ON_DC_3												
2	PWM3_ ON_DC_2	0	0	0	0	0	1	0	1.5%				
1	PWM3_ ON_DC_1	0	0	0	0	0	0	1	0.75%				
		1	l	1									

Table 91.Control register 6, bits



6.2.3 Status registers

						<u> </u>										
			1 st	data b	yte <1	5:8>			2 nd data byte <7:0>							
							Statu	ıs regi	gister 1, data <15:0>							
Function	OL HS	OL OUT4	OL OUT3	OL OUT2	OL OUT1	UV	V ₂ fail	V ₂ short	OV	OC HS	OC Out4	OC Out3	OC OUT2	OC Out1	OC Rel2	OC Rel1
Group		•	•	Diagr	iosis 1	•	•	•	Diagnosis 2							
		Status register 2, data <15:0>														
Function	WU3 state	WU2 state	WU1 state	WU3 wake	WU2 wake	WU1 Wake	Wake CAN	Wake LIN	Wake Timer int		LIN TxD perm dom.	LIN perm. rec.	CAN RxD perm rec.	CAN perm. rec.	CAN perm. dom.	CAN TxD perm dom
Group			•	Diagr	iosis 3			•			•	Dia	gnosis 4			
							Statu	ıs regi	ster 3	B, data	a <15:0>					
Function	TSD1	тw	Device state	Device state	V ₁ fail	V ₁ restart	V ₁ restart	V ₁ restart	WD fail	WD fail	WD fail	WD fail	Forced sleep WD	Forced sleep TSD2 SHTV1	WD timer state	WD timer state
Group	Diagnosis 5								Diagnosis 6							

Table 92. Overview of status register data bytes

Table 93. Global status register

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	Global error flag ⁽¹⁾	Communication error ⁽²⁾	NOT (chip reset or comm. error) i.e. cold start ⁽³⁾	TSD2 ⁽⁴⁾	TSD1	V ₁ Fail	Vs fail ⁽⁵⁾ (OV/UV)	Fail safe ⁽⁶⁾	Hex value
Active high/low	High	High	Low	High	High	High	High	High	
Default value in normal mode - after correct WD trigger or after read & clear on error flags	0	0	1	0	0	0	0	0	20
Power ON	1	0	0	0	0	0	0	0	80
Power ON weak battery ⁽⁷⁾	1	0	0	0	0	0	1	0	82
Communication error	1	1	0	0	0	0	0	0	C0
Vs over or under-voltage	1	0	1	0	0	0	1	0	A2
WD failure	1	0	1	0	0	0	0	1	A1



	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	Global error flag ⁽¹⁾	Communication error ⁽²⁾	NOT (chip reset or comm. error) i.e. cold start ⁽³⁾	TSD2 ⁽⁴⁾	TSD1	V ₁ Fail	Vs fail ⁽⁵⁾ (OV/UV)	Fail safe ⁽⁶⁾	Hex value
SPI error (DI stuck)	1	0	1	0	0	0	0	1	A1
TSD1	1	0	1	0	1	0	0	0	A8
TSD2	1	0	1	1	1	0	0	1	B9
V ₁ fail	1	0	1	0	0	1	0	0	A4
Other device failure ⁽⁸⁾	1	0	1	0	0	0	0	0	A0

Table 93. Global status register (continued)

1. The following status bits are reported in the global error flag:

Global status register: Bits 0 - 6

Status register 1: Bits 0 - 10

Status register 3: Bits 2, 3, 15

2. Invalid CLOCK COUNT.

3. Cleared with CLR command on SR3.

4. Cleared with "READ and CLEAR" on SR3 (-> TSD1).

 Diagnosis bit only, Vs Fail is not a fail-safe event; cleared by read&clear. Bit is automatically cleared at (Vs > VsUV) and. (Vs < VsOV) if Vlock_out_en = 0.

6. Cleared with a valid WD trigger (WD fail) or by clearing the corresponding status register related to failure.

7. Slow Vs ramp-up (Vs undervoltage is filtered with 64 µs after Power-on reset).

8. The global error flag is raised due to a failure condition which is not reported in the global status register. The Failure is reported in the status registers 1 – 3.

Status register 1

Table 94. Status register 1: command and data bytes

Command byte								1 st data byte	2 nd data byte
Read	Read/write Address				Bit <15:8>	Bit<7:0>			
х	x	0	1	0	0	0	1	Data, 8bit	Data, 8 bit

Table 95. Status register 1, data bytes

	1 st data byte <15:8>								2 nd data byte <7:0>							
Function	OL HS									OC HS	OC Out4	OC Out3	OC OUT2	OC Out1	OC Rel2	OC Rel1
Group		Diagnosis 1								Diagnosis 2						



Bit	Name	Comment		Information storage					
15	OL_HS								
14	OL_OUT4								
13	OL_OUT3	Open-load event occurred since last read out	Bit is latched until a "read and clear" access						
12	OL_OUT2								
11	OL_OUT1								
10	UV								
			VLOCKOUTEN (CR4)	Information storage					
		Under voltage event on V _S occurred since last read out	0	automatically reset when UV condition disappears					
			1	Bit is latched until a "read and clear" access					
		V ₂ fail (V ₂ < 2 V for t> 2 μs)							
9	V ₂ _fail	event occurred since last readout	Bit is latched until a	"Read and clear" access					
8	V ₂ _short	V_2 short (V_2 < 2 V for t > 4ms during start up) event occurred since last readout	Bit is latched until a	"Read and clear" access					
7	OV								
			VLOCKOUTEN (CR4)	Information storage					
		Over voltage event on V _S occurred since last read out	0	automatically reset when OV condition disappears					
			1	Bit is latched until a "read and clear" access					
6	OC_HS								
5	OC_OUT4								
4	OC_OUT3								
3	OC_OUT2	Over current event occurred since last read out	Bit is latched until a	"read and clear" access					
2	OC_OUT1								
1	OC_REL2								
0	OC_REL1								

Table 96. Status register 1, bits



Status register 2

Command byte								1 st data byte	2 nd data byte
Rea	Read/write Address						Bit <15:8>	Bit<7:0>	
х	x x 0 1 0 0 1 0		Data, 8bit	Data, 8 bit					

Table 98. Status register 2, data bytes

	1 st data byte <15:8>							2 nd data byte <7:0>								
Function	WU3 state	WU2 state	WU1 state	WU3 wake	WU2 wake	WU1 wake	Wake CAN	Wake LIN	Wake Timer int	LIN perm. dom.	LIN TxD perm dom.	LIN perm. rec.	CAN RxD perm rec.	CAN perm. rec.	CAN perm. dom.	CAN TxD perm dom
Group	up Diagnosis 3							Diagnosis 4								

Table 99. Status register 2, bits

Bit	Name	Comment	Information storage			
15	WU3_state					
14	WU2_state	State of WUx input;	"Live bits" not clearable			
13	WU1_state					
12	WU3_wake					
11	WU2_wake					
10	WU1_wake	Showe weke up course ('1' – weke up)				
9	WAKE_CAN	Shows wake up source ('1' = wake-up)				
8	WAKE_LIN					
7	Wake_TIMER_int					
6	LIN_perm_DOM	LIN bus is dominant for t > 12 ms				
5	LIN_TxD_perm_DOM	TxDL pin is dominant for t > 12 ms; Transmitter is disabled	Bits are latched until a "Read and clear" access			
4	LIN_perm_REC	LIN bus does not follow TxDL within 40 µs; Transmitter is disabled				
3	CAN_RxD_perm_rec	RxDC has not followed TxDC for 4 times; Transmitter is disabled				
2	CAN_perm_REC	CAN has not followed TxDC for 4 times; Transmitter is disabled				
1	CAN_perm_DOM	CAN bus is dominant for t > 700 μ s				
0	CAN_TxD_perm_DOM	TxDC pin is dominant for t > 700 μ s; Transmitter is disabled				



Status register 3

Table 100. Status register 3: command and data bytes

Command byte								1 st data byte	2 nd data byte
Read	Read/write Address						Bit <15:8> Bit<7:0>		
x	x x 0 1 0 0 1 1		Data, 8bit	Data, 8 bit					

Table 101. Status register 3, data bytes

	1 st data byte <15:8>								2 nd data byte <7:0>							
Function	TSD1	тw	Device state_2	Device state_1	V ₁ fail	V ₁ restart_2	V ₁ restart_1	V ₁ restart_0	WD fail_3	WD fail_2	WD fail_1	WD fail_0	Forced sleep WD	Forced sleep TSD2 SHTV1	WD timer state_1	WD timer state_0
Group		Diagnosis 5								Diagnosis 6						

Table 102. Status register 3, bits

Bit	Name		Comment		Information storage					
15	TSD1	Thermal warning / st	nutdown1 occurred si	nce last readout	Bit is latched until a					
14	TW		"read and clear access"							
13		State from which the	State from which the device woke up							
12		Device state_2	te_2 Device state_1 State device u		Bit is latched until a "read and clear access" after a "read and clear access", the device state is updated					
	Device_state	0	after a wake up, device							
		0	1	V ₁ standby	state is					
		1	0	V _{BAT} standby	01: V ₁ standby or					
		1	1	Flash	10: V _{BAT} standby					
11	V ₁ _fail	V_1 fail ($V_1 < 2$ V for t	> 2 µs) event occurre	d since last read out	Bit is latched until a "read and clear access"					
10	V ₁ _restart_2				Bits are not clearable;					
9	V1_restart_1	regulator	ents which caused a r	estart of v ₁	is cleared automatically if no additional TSD2					
8	V1_restart_0	(7 TSD2 events force	(7 TSD2 events forces the device into V _{BAT} standby)							
7	WD_fail_3									
6	WD_fail_2	Number of missing w	ovice into V	Bits are not clearable; is cleared with a proper						
5	WD_fail_1	 (15 missing watchdo standby) 	evice into v _{BAT}	Watchdog trigger						
4	WD_fail_0		Standby							



Bit	Name			Information storage	
3	Forced_sleep_WD	Device was forced to watchdog errors	ecause of multiple		
2	Forced_sleep_TSD 2_SHTV ₁	Device was forced to shutdown events or a short on V ₁ during	ple thermal	Bits are latched until a read and clear access	
1	WD_timer_state_1	Status of watchdog of	counter of selected wat	tchdog timing	
0	WD_timer_state_0				
		WD_timer_state_1	WD_timer_state_0	Counter	
		0	0	0 – 33%	Bits are not clearable
		0			
		1			

Table 102. Status register 3, bits (continued)



7 Package and packing information

7.1 ECOPACK[®]

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: <u>www.st.com</u>.

ECOPACK[®] is an ST trademark.

7.2 PowerSSO-36 package information



Figure 39. PowerSSO-36 package dimensions



Symbol	Millimeters			
Symbol	Min.	Тур.	Max.	
A	2.15	—	2.45	
A2	2.15		2.35	
a1	0	_	0.1	
b	0.18	_	0.36	
с	0.23	_	0.32	
D	10.10	—	10.50	
E	7.4	—	7.6	
е	_	0.5	—	
e3	_	8.5	—	
F	_	2.3	—	
G	_	_	0.1	
н	10.1	—	10.5	
h	_	_	0.4	
k	0°	_	8 °	
L	0.55	_	0.85	
М	_	4.3	—	
Ν	_	-	10°	
0	_	1.2	—	
Q	_	0.8	—	
S	_	2.9	—	
т	_	3.65	_	
U	_	1.0	—	
х	4.1	—	4.7	
Y	6.5	_	7.1	

Table 103. PowerSSO-36 mechanical data





8 Revision history

Table 104.	Document revision history
------------	---------------------------

Date	Revision	Change	
14-Dec-2009	1	Initial release.	
18-Dec-2009	2	Updated Table 5: Fail safe conditions and exit modes. Table 12: Supply and supply monitoring: – Updated I _{V(BAT)CS} and I _{V(BAT)CW} max value from 110µA to 125µA Table 19: Output (OUT_HS): – Updated t _d ON min value from 10µs to 5µs. Table 20: Outputs (OUT14): – Updated I _{OLD} min value from 1mA to 0.9mA and max value from 4mA to 4.5mA Table 39: CSN timing: – Added t _{CSNfail} parameter.	
29-Nov-2011	3	Updated footnote on <i>Table 21: Relay drivers</i> 3 Updated <i>Figure 39: PowerSSO-36 package dimensions</i> Updated <i>Table 103: PowerSSO-36 mechanical data</i>	



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

Doc ID 16363 Rev 3

