

# L9788

## Multifunction IC for automotive engine management system





AEC-Q100 qualified

**Features** 

- Engineered for ISO26262 compliant system
- 1 pre-boost regulator and 1 pre-buck regulator
- 1 linear 5 V regulator with 1 A output current
- 3 independent self-protection 5 V tracking regulator with 150 mA output.
- 1 input voltage pin for monitor external tracking.
- Coordinated soft start-up of all regulators
- 4 channels LS injector LS drivers
- 2 channels LS drivers for O2H load with current sense
- 2 channels LS camshaft or solenoid drivers
- 5 channels LS relay drivers
- 2 channels LS LED drivers
- 3 channels LS/HS drivers with low battery function for smart start

- Datasheet production data
- 1 channel LS main relay driver (MRD) with internal diode for reverse battery protection
- 5 channels pre-drivers for external FET drivers. Pre-driver 1&3 configurable for O2H load with external Rshunt-on the source of Ext. N-channel MOS
- 6 channels pre-drivers for internal or external igniter drivers
- 1 K-Line ISO9141/LIN 2.1 compliant
- Integrated charge-pump
- VRS-interface
- Watchdog
- Wake-up pin
- Temperature sensor and monitoring
- Stop-counter with wakeup
- Dual bandgap reference & oscillator
- Micro-second-channel MSC for differential single ended mode
- SEO function
- CAN-FD with wakeup by CAN function
- Package LQFP100 exposed pad

## Description

The L9788 is an integrated circuit designed for automotive engine management system.

L9788 is a device realized in ST BCD proprietary technology, able to provide the full set of power supplies and signal preprocessing peripherals needed to control a 4-cylinders internal combustion engine.

#### Table 1. Device summary

Order code	Package	Packing
L9788	LQFP100 14x14x1.4 mm	Tube
L9788TR	(Exposed pad down 7.6x7.6 mm)	Tape & Reel

DS12308 Rev 4

1/264

This is information on a product in full production.

## Contents

1	Bloc	k diagra	am and pin description	15
	1.1	Block o	liagram	15
	1.2	Pin des	scription	16
2	Abs	olute ma	aximum ratings	20
	2.1	Latch-u	up trials	24
	2.2	ESD .		24
	2.3	Tempe	rature ranges and thermal data	25
	2.4		onal range	
3	Ope	ration b	ehavior	28
	3.1	Power	up/down	28
		3.1.1	Power up/down state diagram chart	28
		3.1.2	Power up sources and actions summary	28
		3.1.3	Power up from KEY_IN	29
		3.1.4	Power down from KEY_IN when PHOLD = 0	29
		3.1.5	Power up from WK_IN	30
		3.1.6	Power down from WK_IN when PHOLD=0	30
		3.1.7	Power up from WAKE_UP_TIMER	31
		3.1.8	Power on with PHOLD_EN (EOT function 3)	35
		3.1.9	Power down from WAKE_UP_TIMER when PHOLD_EN=0	37
		3.1.10	Power down from PHOLD	37
		3.1.11	Power up from CAN	37
		3.1.12	Power down from WAKE_UP_CAN when PHOLD_EN=0	37
		3.1.13	Finish wake function	37
	3.2	Secure	e Engine Off (SEO) function	39
	3.3	Reset	strategies	41
	3.4	Smart	reset circuit	42
		3.4.1	Smart reset RSTN pin	42
		3.4.2	Smart Reset RSTC pin	43
		3.4.3	After run reset	43
	3.5	Therma	al shutdown	45

L9788
-------

4	Watchdog			
	4.1	Basic fe	eature	17
		4.1.1	Monitoring module - WDA Functionality	18
		4.1.2	ERR CNT (EC) and reactions, PWR COUNTER (PWR_CNT) and generation of the monitoring module reset	50
		4.1.3	Generation of a monitoring module reset	51
		4.1.4	Question generation5	52
		4.1.5	Response comparison	52
		4.1.6	Reset behaviour	53
		4.1.7	Access during a sequencer-run5	54
		4.1.8	Clock and time references	54
5	Main	relay dı	river (low-side driver)	6
	5.1	ON stat	e diagnostic	57
		5.1.1	Overcurrent protection	58
		5.1.2	Thermal protection	58
	5.2	OFF sta	ate diagnostic	59
	5.3	Error ha	andling	61
6	Multi.	voltage	regulator supplies 6	2
6		•	e regulator supplies6	
6	6.1	Pre-boo	ost regulator	64
6	6.1 6.2	Pre-boo Pre-buo	ost regulator	64 68
6	6.1 6.2 6.3	Pre-boo Pre-buo Tracking	ost regulator	54 58 72
6	6.1 6.2	Pre-boo Pre-buo Tracking Externa	ost regulator	54 58 72 74
6	6.1 6.2 6.3	Pre-boo Pre-buo Tracking Externa	ost regulator	54 58 72 74
6	6.1 6.2 6.3 6.4	Pre-boo Pre-buo Tracking Externa VDD5 li	ost regulator	54 58 72 74 75
6	<ul><li>6.1</li><li>6.2</li><li>6.3</li><li>6.4</li><li>6.5</li></ul>	Pre-boo Pre-boo Tracking Externa VDD5 li VDD_IC	ost regulator	54 58 72 74 75 77
6	<ul> <li>6.1</li> <li>6.2</li> <li>6.3</li> <li>6.4</li> <li>6.5</li> <li>6.6</li> </ul>	Pre-boo Pre-boo Tracking Externa VDD5 li VDD_IC VB_IN a	ost regulator	54 58 72 74 75 77 78
6	<ul> <li>6.1</li> <li>6.2</li> <li>6.3</li> <li>6.4</li> <li>6.5</li> <li>6.6</li> <li>6.7</li> </ul>	Pre-boo Pre-boo Tracking Externa VDD5 li VDD_IC VB_IN a Charge	ost regulator       6         ck regulator with internal MOS       6         g regulator for sensors supply       7         Il tracking regulator monitor       7         near regulator with external MOSFET       7         O       7         and VB_IN_SW SUPPLY       7	54 58 72 74 75 77 78 79
6	<ul> <li>6.1</li> <li>6.2</li> <li>6.3</li> <li>6.4</li> <li>6.5</li> <li>6.6</li> <li>6.7</li> <li>6.8</li> <li>6.9</li> </ul>	Pre-boo Pre-boo Tracking Externa VDD5 li VDD_IC VB_IN a Charge Main os	ost regulator       6         ck regulator with internal MOS       6         g regulator for sensors supply       7         Il tracking regulator monitor       7         near regulator with external MOSFET       7         O       7         and VB_IN_SW SUPPLY       7         pump       7         scillator       8	54 58 72 74 75 77 78 79 31
	<ul> <li>6.1</li> <li>6.2</li> <li>6.3</li> <li>6.4</li> <li>6.5</li> <li>6.6</li> <li>6.7</li> <li>6.8</li> <li>6.9</li> <li>Low-s</li> </ul>	Pre-boo Pre-boo Tracking Externa VDD5 li VDD_IC VB_IN a Charge Main os	ost regulator       6         ck regulator with internal MOS       6         g regulator for sensors supply       7         Il tracking regulator monitor       7         near regulator with external MOSFET       7         O       7         and VB_IN_SW SUPPLY       7         pump       7         scillator       8         vers       8	54 58 72 74 75 77 78 79 51 53
	<ul> <li>6.1</li> <li>6.2</li> <li>6.3</li> <li>6.4</li> <li>6.5</li> <li>6.6</li> <li>6.7</li> <li>6.8</li> <li>6.9</li> </ul>	Pre-boo Pre-boo Trackin Externa VDD5 li VDD_IC VB_IN a Charge Main os side drin Diagnos	ost regulator       6         ost regulator with internal MOS       6         g regulator for sensors supply       7         il tracking regulator monitor       7         near regulator with external MOSFET       7         O       7         and VB_IN_SW SUPPLY       7         pump       7         scillator       8         vers       8         sis       8	54 58 72 74 75 77 78 79 51 53 53
	<ul> <li>6.1</li> <li>6.2</li> <li>6.3</li> <li>6.4</li> <li>6.5</li> <li>6.6</li> <li>6.7</li> <li>6.8</li> <li>6.9</li> <li>Low-s</li> </ul>	Pre-boo Pre-boo Tracking Externa VDD5 li VDD_IC VB_IN a Charge Main os side drin Diagnos 7.1.1	ost regulator       6         ost regulator with internal MOS       6         g regulator for sensors supply       7         I tracking regulator monitor       7         near regulator with external MOSFET       7         O       7         and VB_IN_SW SUPPLY       7         pump       7         scillator       8         osts       8         ON state - overcurrent protection       8	54 58 72 74 75 77 78 79 51 53 53 53 53 53
	<ul> <li>6.1</li> <li>6.2</li> <li>6.3</li> <li>6.4</li> <li>6.5</li> <li>6.6</li> <li>6.7</li> <li>6.8</li> <li>6.9</li> <li>Low-s</li> </ul>	Pre-boo Pre-boo Tracking Externa VDD5 li VDD_IC VB_IN a Charge Main os side drin Diagnos 7.1.1 7.1.2	ost regulator       6         ost regulator with internal MOS       6         g regulator for sensors supply       7         il tracking regulator monitor       7         near regulator with external MOSFET       7         O       7         and VB_IN_SW SUPPLY       7         pump       7         scillator       8         ox       9         ox       9         ox       9         ox       8         ox       9         ox       9	54 58 72 75 77 78 79 51 53 53 53 53 53 53
	<ul> <li>6.1</li> <li>6.2</li> <li>6.3</li> <li>6.4</li> <li>6.5</li> <li>6.6</li> <li>6.7</li> <li>6.8</li> <li>6.9</li> <li>Low-s</li> </ul>	Pre-boo Pre-boo Tracking Externa VDD5 li VDD_IC VB_IN a Charge Main os side drin Diagnos 7.1.1	ost regulator       6         ost regulator with internal MOS       6         g regulator for sensors supply       7         I tracking regulator monitor       7         near regulator with external MOSFET       7         O       7         and VB_IN_SW SUPPLY       7         pump       7         scillator       8         osts       8         ON state - overcurrent protection       8	54 58 72 74 75 77 78 79 51 53 53 53 53 53 53 53



		7.1.5 Error handling
	7.2	Low-side driver - INJECTOR INJ[1:4]
		7.2.1 Enable pin INJ_ENA
	7.3	Low-side driver - O2 HEATER O2H[1:2]
	7.4	Low-side driver - SOLENOID SOL [1:2]
	7.5	Low-side driver - RELAY RLY [1:5]
	7.6	Low-side driver - LED[1:2] 104
8	High	/low-side drivers - STARTER STR[1:3]
	8.1	ON state diagnosis
	8.2	ON/OFF state - Error in on status diagnosis
	8.3	OFF state diagnosis LS mode 108
	8.4	OFF state diagnosis HS mode 108
	8.5	Delay-off function
	8.6	Starter control
9	Pre-c	drivers - ExtFET (MOS_Gate1/2/3/4/5) - PRD[1:5]
	9.1	LS external MOSFET pre-driver 122
	9.2	ON state diagnostic 124
	9.3	ON/OFF state - Error in status diagnosis 124
	9.4	Error handling
	9.5	OFF state diagnostic 125
10	Pre-c	drivers - IGNITER IGN[1:6]
	10.1	Ignition pre_drivers diagnosis
	10.2	Short to GND 129
	10.3	Short to BAT
	10.4	Open load
	10.5	Error in driver status
11	Indu	ctive sensor interface
	11.1	VRS interface
	11.2	VRS - Normal mode
		11.2.1 VRS normal mode configurations
		11.2.2 VRS_A - Manual Hysteresis



		11.2.3 VRS_A - Fully Adaptive Hysteresis
		11.2.4 VRS_A - Adaptive filter time 140
		11.2.5 VRS_B - Manual Hysteresis
		11.2.6 VRS_B -Limited Adaptive Hysteresis
		11.2.7 VRS_B - Fixed Filter Time
	11.3	VRS diagnostic mode 142
	11.4	Application circuit
12	CAN	FD interface
	12.1	Functional description
	12.2	CAN state diagram
	12.3	CAN normal mode
	12.4	CAN low-power mode
	12.5	CAN Sleep Mode
	12.6	CAN error handling
		12.6.1 Dominant CAN_TX time out
		12.6.2 CAN permanent recessive
		12.6.3 CAN permanent dominant
		12.6.4 CAN_RX permanent recessive
		12.6.5 Smart reset RSTN effects
	12.7	Wake up With U-Chip OFF 151
	12.8	Wake up with U-Chip ON 151
		12.8.1 Wake up options
		12.8.2 Normal pattern wake up
		12.8.3 No pattern wake up
	12.9	Automatic voltage biasing
	12.10	CAN reset matrix
	12.11	CAN looping mode
13	LIN/K	-LINE interface
	13.1	Functional description
	13.2	LIN receive only mode
	13.3	LIN thermal shut down
	13.4	LIN error handling
		13.4.1 LIN dominant TXD timeout



		13.4.2	LIN permanent recessive
		13.4.3	LIN Permanent Dominant164
		13.4.4	Timing diagram
14	Built	in self t	est
	14.1	Power	supply independency and voltage monitors
	14.2	Analog	comparators BIST 172
15	Stand	d-by me	mory
16	DAC		
17	ADC		
18	Micro	o secon	d channel (MSC) interface 177
	18.1	Functio	n description
	18.2	Downst	tream communication
		18.2.1	Command frame
		18.2.2	Data frame
	18.3	Upstrea	am communication
	18.4	Micro S	Second Channel activity watchdog 185
	18.5	Downst	tream frame Bit Map
		18.5.1	CONFIG-REG 1
		18.5.2	CONFIG-REG 2
		18.5.3	CONFIG-REG 3
		18.5.4	CONFIG-REG 4
		18.5.5	CONFIG-REG 5
		18.5.6	CONFIG-REG 6
		18.5.7	CONFIG-REG 7
		18.5.8	CONFIG-REG 8
		18.5.9	CONFIG-REG 9
		18.5.10	
		18.5.11	CONFIG-REG 11
		18.5.12	
		18.5.13	
			CONFIG-REG 14
		18.5.15	CONFIG-REG 15

DS12308 Rev 4



		18.5.16	CONFIG-REG 16	80
		18.5.17	CONFIG-REG 17	09
		18.5.18	CONFIG-REG STBY_NVM 2	11
		18.5.19	CONFIG-REG 20	12
		18.5.20	CONFIG-REG 21	13
		18.5.21	Commands2	15
	18.6	Upstrea	am frame	19
		18.6.1	Upstream Bit Map Read1 (CONFIG-REG 1-4)2	19
		18.6.2	Upstream Bit Map Read2 (CONFIG-REG 5-8)	20
		18.6.3	Upstream Bit Map Read3 (CONFIG-REG 11-13, 16-0)	21
		18.6.4	Upstream Bit Map Read4 (CONFIG-REG 16-1 + Wake up timer_SET) . 22	22
		18.6.5	Upstream Bit Map Read5 (CONFIG-REG 17-0, WAKE_UP_TIMER VALUE)	23
		18.6.6	Upstream Bit Map Read6 (DRIVER DIAGNOSIS)2	24
		18.6.7	Upstream Bit Map Read7 (DRIVER DIAGNOSIS)2	25
		18.6.8	Upstream Bit Map Read8 (DRIVER DIAGNOSIS)2	25
		18.6.9	Upstream Bit Map Read9 (DRIVER DIAGNOSIS)22	26
		18.6.10	Upstream Bit Map Fast Read10 (SAFETY WDA)22	27
		18.6.11	Upstream Bit Map Read11 (SAFETY+BIST+VRS+LIN+ASIC_REV) . 22	29
		18.6.12	Upstream Bit Map Read12 (PHOLD+POWER_UP+ADC)23	32
		18.6.13	Upstream Bit Map Read13 (SUPPLY UV/OV)	34
		18.6.14	Upstream Bit Map Read14 (THERMAL WARNING AND CAN) 23	35
		18.6.15	Upstream Bit Map Read15 (MEM_STBY_CONFIG+CONFIG_REG20+UCs)23	36
		18.6.16	Upstream Bit Map Read16 (MEM_STBY_DATA)23	38
19	Pack	age info	ormation	39
	19.1	LQFP1	00 (14x14x1.4 mm exp. pad down) package information 23	39
	19.2	LQFP1	00 (14x14x1.4 mm exp. pad down) marking information 24	42
Append	lix A D	)evice b	ehavior	43
	A.1	Summa	ary of all drivers block	43
	A.2	Slew ra	te and on/off delay time	43
	A.3	Power	up/down scenarios	44
	A.4	Main re	lay scenario	49
Append	ix B A	pplicati	on diagrams	57



B.1	Bill of material	260
Revision histor	у	263



## List of tables

Table 1.	Device summary	1
Table 2.	Pin function	16
Table 3.	Absolute maximum ratings	20
Table 4.	ESD	24
Table 5.	Pin classify	25
Table 6.	Temperature ranges and thermal data	25
Table 7.	Functional range	26
Table 8.	Power up sources and actions summary	28
Table 9.	Key pins electrical characteristics	29
Table 10.	WK pins electrical characteristics	30
Table 11.	VB_STBY pins electrical characteristics	32
Table 12.	Wake up timer resolution	35
Table 13.	Finish wake timer electrical characteristics.	39
Table 14.	SEO timing	40
Table 15.	SEO Circuit electrical characteristic	40
Table 16.	Smart reset circuit electrical characteristic table 1	43
Table 17.	Smart reset circuit electrical characteristic table 2	43
Table 18.	Thermal shutdown	45
Table 19.	Error counter	50
Table 20.	Internal states for WDA_INIT=1	51
Table 21.	Question and answer	53
Table 22.	Watchdog reset behaviour	53
Table 23.	WDA circuit electrical characteristic	55
Table 24.	WDA reset circuit electrical characteristic.	55
Table 25.	ON state diagnostic	57
Table 26.	Main relay low-side driver electrical characteristics	59
Table 27.	Pre-boost regulator output electrical characteristics	65
Table 28.	Pre-boost regulator external components electrical characteristics	67
Table 29.	Pre-buck regulator output electrical characteristics	69
Table 30.	Pre-buck regulator external components electrical characteristics (Vpre application information).	
Table 31.	Tracking sensor supplies electrical characteristics	72
Table 32.	VTrack external components characteristics	74
Table 33.	External VTrack monitor	74
Table 34.	VDD5 linear controller pre-driver electrical characteristics	75
Table 35.	Linear controller pre-driver. External components characteristics	76
Table 36.	VDD_IO electrical characteristics	77
Table 37.	VB_IN electrical characteristics	78
Table 38.	VB_IN_SW electrical characteristics	79
Table 39.	Charge pump characteristics	80
Table 40.	Clock monitor characteristics	81
Table 41.	Driver status diagnosis	84
Table 42.	STA diagnosis for drivers	
Table 43.	Low-side driver error handling	87
Table 44.	Low-side driver - INJECTOR electrical characteristics	
Table 45.	INJ_ENA electrical characteristics	92
Table 46.	Low-side driver - O2 HEATER electrical characteristics	
Table 47.	Low-side driver - SOLENOID VALVE electrical characteristics	97



Table 48.	Low-side driver - RELAY electrical characteristics	100
Table 49.	Low-side driver - LED electrical characteristics	104
Table 50.	High/low-side driver - STARTER electrical characteristics	111
Table 51.	High/low-side driver delay-off function electrical characteristics	119
Table 52.	EN_P and EN_N electrical characteristics	121
Table 53.	Pre-driver - ExtFET error handling	124
Table 54.	Pre-driver - ExtFET electrical characteristics	125
Table 55.	Pre-driver - IGNITER diagnosis	
Table 56.	Pre-driver - IGNITER electrical characteristics	132
Table 57.	VRS_A, VRS_B hysteresis and filter time definition	137
Table 58.	VRS_A hysteresis value	138
Table 59.	Peak voltage value ranges	139
Table 60.	Insert title here	139
Table 61.	VRS sensor parameters	143
Table 62.	Flying wheel interface function - Diagnosis test	145
Table 63.	CAN threshold related Low supply voltage flag	154
Table 64.	CAN communication operating range	154
Table 65.	CAN transmit data input: Pin TxDC	155
Table 66.	CAN transmit data output: Pin RxDC	156
Table 67.	CAN transmitter dominant output characteristics	156
Table 68.	CAN transmitter recessive output characteristics, normal mode	157
Table 69.	CAN transmitter recessive output characteristics, low power mode, biasing active	
Table 70.	CAN transmitter recessive output characteristics, low-power mode, biasing inactive	158
Table 71.	CAN Receiver input characteristics during normal mode	158
Table 72.	CAN Receiver input characteristics during low power mode, biasing active	158
Table 73.	CAN Receiver input characteristics during low power mode, biasing inactive	159
Table 74.	CAN Receiver input resistance	159
Table 75.	CAN transceiver delay	159
Table 76.	Maximum leakage currents on CAN_H and CAN_L, unpowered	161
Table 77.	Biasing control timings	
Table 78.	Standby current consumption (Battery line @RT)	161
Table 79.	Standby current consumption (Battery line @HT)	162
Table 80.	can_auto_bias = 1 and can_wakeup_en = 1	162
Table 81.	can_auto_bias = 1 and can_wakeup_en = 0	162
Table 82.	Electrical characteristics of LIN interface	166
Table 83.	DAC electrical parameters	175
Table 84.	ADC electrical parameters	176
Table 85.	MSC communication timing parameters	177
Table 86.	MSC electrical characteristics.	180
Table 87.	MSC Interface command frame	182
Table 88.	MSC Interface Data frame	183
Table 89.	Control register	
Table 90.	MSC Interface Micro Second Channel activity watchdog	186
Table 91.	MSC Interface DOWN STREAM FRAME Bit Map	187
Table 92.	Commands	215
Table 93.	MSC Interface Upstream Bit Map Read1	219
Table 94.	MSC Interface Upstream Bit Map Read2	220
Table 95.	MSC Interface Upstream Bit Map Read3	221
Table 96.	MSC Interface Upstream Bit Map Read4	222
Table 97.	MSC Interface Upstream Bit Map Read5	223
Table 98.	MSC Interface Upstream Bit Map Read6	
Table 99.	MSC Interface Upstream Bit Map Read7	225



Table 100.	MSC Interface Upstream Bit Map Read8	. 225
Table 101.	MSC Interface Upstream Bit Map Read9	. 226
Table 102.	MSC Interface Upstream Bit Map Read10	. 227
Table 103.	MSC Interface Upstream Bit Map Read11	. 229
Table 104.	MSC Interface Upstream Bit Map Read12	. 232
Table 105.	MSC Interface Upstream Bit Map Read13	. 234
Table 106.	MSC Interface Upstream Bit Map Read14	. 235
Table 107.	MSC Interface Upstream Bit Map Read15	. 236
Table 108.	MSC Interface Upstream Bit Map Read16	. 238
Table 109.	LQFP100 (14x14x1.4 mm exp. pad down) package mechanical data	. 240
Table 110.	Summary of all drivers block.	. 243
Table 111.	Bill of material	. 260
Table 112.	Document revision history	. 263



# List of figures

Figure 1.	Block diagram	
Figure 2.	Pin connection diagram (top view)	16
Figure 3.	Thermal simulation set-up	26
Figure 4.	Power up state diagram	
Figure 5.	Timing for Wake Up Timer - driver by MSC start/stop commands	33
Figure 6.	Timing for Wake Up Timer - activated (started) by KEY negative edge	33
Figure 7.	Wake up timer block diagram	35
Figure 8.	Power hold diagram	36
Figure 9.	Impulse timer clear WAKE_IN_DET after time out	38
Figure 10.	Impulse timer disabled before time out	38
Figure 11.	Timer enabled for a new detection	39
Figure 12.	SEO delay	40
Figure 13.	Reset table	41
Figure 14.	Reset circuit	42
Figure 15.	Reset matrix	42
Figure 16.	RSTN/RSTC after run reset timing	43
Figure 17.	WDA block diagram	
Figure 18.	WDA state flow	49
Figure 19.	Monitoring cycle diagram	50
Figure 20.	Main relay low-side driver stage	56
Figure 21.	Power supply block diagram with pre-boost regulator and MRD	62
Figure 22.	Power supply block diagram with pre-boost regulator permanent VBAT	
Figure 23.	Power supply block diagram with charge pump without pre-boost	63
Figure 24.	Power supply block diagram with charge pump and MRD without pre-boost	
Figure 25.	Pre-boost block diagram	
Figure 26.	Boost threshold comparator's schematic	
Figure 27.	Power up charge pump behavior	
Figure 28.	Power down charge pump behavior	
Figure 29.	Clock monitor block diagram	
Figure 30.	Low-side driver OFF state diagnosis schematic	
Figure 31.	Low-side driver OFF state diagnosis load thresholds	
Figure 32.	Low-side driver OFF state fast pull up current behavior	
Figure 33.	Low-side driver OFF state diagnosis timings	
Figure 34.	INJECTOR LowSide driver stage	
Figure 35.	O2 heater LowSide driver stage	
Figure 36.	O2 Heater LowSide driver current sense block	
Figure 37.	Solenoid valves LowSide driver stage	
Figure 38.	Relay LowSide driver stage	100
Figure 39.	LED LowSide driver stage	
Figure 40.	Configurable high/low -side Driver block schematic	
Figure 41.	OFF state diagnostic HS config block schematic	
Figure 42.	OFF state diagnostic HS config	
Figure 43.	High-side driver OFF state fast pull down current behavior	
Figure 44.	OFF state diagnostic high-side, timing	
Figure 45.	DELAY_OFF timing	
Figure 46.	DELAY_OFF timing terminated by MSC off command	
Figure 47.	Safety switch off	121
Figure 48.	LS External MOSFET Pre-Driver Stage	122



Figure 49.	PreDriver3 configured for O2H load bit O2H_PDRV_3 = CONFIG_REG_16_1[7] = 1:	
Figure 50.	PreDriver1 configured for O2H load bit O2H_PDRV_1 = CONFIG_REG_16_1[6] = 1:	
Figure 51.	Ignition pre-drivers block schematic	
Figure 52.	IGN pre-drivers diagnosis timing diagram at short to GND	
Figure 53.	IGN pre-drivers diagnosis timing diagram at short to VBAT	
Figure 54.	Low-side drivers ON diagnosis timing diagram at open load	
Figure 55.	VRS interface block diagram	
Figure 56.	VRS block diagram - Normal operating mode	
Figure 57.	Hysteresis application	
Figure 58.	VRS_A fully adaptive hysteresis	
Figure 59.	EN_FALLING_FILT = 1	
Figure 60.	EN_FALLING_FILT = 0	
Figure 61.	VRS block diagram - Diagnostic operating mode - Current path	
Figure 62.	Sensor sketch	
Figure 63.	Variable reluctance sensor (VRS)	
Figure 64.	Hall effect sensor configuration 1	
Figure 65.	Hall effect sensor configuration 2	
Figure 66.	CAN FD interface diagram	
Figure 67.	CAN state diagram	148
Figure 68.	CAN wake up options	152
Figure 69.	CAN_TX input structure	153
Figure 70.	CAN transceiver test circuit	
Figure 71.	Block diagram of LIN interface	
Figure 72.	LIN TimeOut function	165
Figure 73.	LIN_TX input structure	165
Figure 74.	LIN transmission timing chart	169
Figure 75.	LIN reception timing chart	169
Figure 76.	LIN duty cycle timing chart	169
Figure 77.	LIN slew rate timing chart	170
Figure 78.	Test circuit for measurement of slew rate	
Figure 79.	Band-gap supply architecture	
Figure 80.	Analog bist implementation	173
Figure 81.	MSC communication timing diagram	
Figure 82.	Communication diagram between $\mu$ C and U-CHIP	179
Figure 83.	MSC voltage levels diagram	
Figure 84.	MSC Command Frame bit stream	182
Figure 85.	MSC Data Frame bit stream	182
Figure 86.	MSC upstream	184
Figure 87.	MSC upstream commands example	
Figure 88.	MSC activity watchdog time diagram	
Figure 89.	LQFP100 (14x14x1.4 mm exp. pad down) package outline	239
Figure 90.	LQFP100 (14x14x1.4 mm exp. pad down) marking information	
Figure 91.	Slew rate and on/off delay time	
Figure 92.	Power up and power down with deglitch concept (not permanent battery)	
Figure 93.	Power up and power down with boost (permanent battery)	244
Figure 94.	Power up permanent battery without boost and cranking	245
Figure 95.	Power up permanent battery with boost and cranking	
Figure 96.	Power up with WK_IN and power down with WK_IN in not permanent battery condition	
Figure 97.	Power up with WK_IN and power down with WK_IN in permanent battery condition	246
Figure 98.	Power up with WAKE_UP_EOT/CAN and power down with WAKE_UP_EOT/CAN	
		247
Figure 99.	Power up with WAKE_UP_EOT/CAN and power down with WAKE_UP_EOT/CAN	



	(Scenario 24 and 25)	247
Figure 100.	Main relay driver timeout	
Figure 101.	Power HOLD.	248
Figure 102.	Overcurrent OVC removed before VB present with KEY_IN high and Overcurrent OVC	
	removed before VB present with KEY_IN stays high	249
Figure 103.	Overcurrent OVC permanent after VB present with KEY_IN high	249
	Overcurrent OVC permanent after VB present with KEY_IN high - unlimited retry	
Figure 105.	Overcurrent OVC removed before Tres activation with KEY_IN high and Overcurrent	
	OVC permanent in PHOLD	
Figure 106.	Overcurrent not permanent battery OVC not permanent before VB present with	
	WK_IN/WAKE_UP_EOT/CAN detection (scenario 17)	
Figure 107.	Overcurrent not permanent battery OVC not permanent before VB present with	
	WK_IN/WAKE_UP_EOT/CAN detection (scenario 18)	
Figure 108.	Overcurrent not permanent battery OVC not permanent after VB present with	
	WK_IN/WAKE_UP_EOT/CAN detection - no retry	
Figure 109.	Overcurrent in permanent battery restart conditions during KEY or WK_IN or	
	WK_UP_EOT/CAN detection	
	Overcurrent in permanent battery PHOLD	
Figure 111.	Overtemperature in permanent battery restart conditions during KEY or WK_IN or	
	WAKE_UP_EOT/CAN detection.	
	Overtemperature in permanent battery PHOLD	
	Overtemperature (permanent fault) in not permanent battery Power on by KEY detection .	
	Overtemperature (not permanent fault) in not permanent battery Power on by KEY detection .	
Figure 115.	Overtemperature in not permanent battery Power on by WK_IN or WAKE_UP_EOT/CAI	
	detection	
	Overtemperature in not permanent battery Power on by PHOLD	
	Driver/predriver section application diagram.	
	Interface section application diagram	
Figure 119.	Multi regulator supply section application diagram	259



## 1 Block diagram and pin description

## 1.1 Block diagram





## 1.2 Pin description



Figure 2. Pin connection diagram (top view)

#### Table 2. Pin function

Pin #	Name	Function	Туре	Note
1	FLW_IN_P	Flying wheel inputs voltage positive	Power In	-
2	FLW_IN_N	Flying wheel inputs voltage negative	Power In	-
3	FLW_OUT	Flying wheel output voltage	Digital Out	-
4	LIN_TX	LIN data input	Digital In	-
5	LIN_RX	LIN data output	Digital Out	-



Pin #	Name	Function	Туре	Note
6	LIN	LIN driver output	Power In/Out	-
7	VB_STBY	Standby function supply voltage	Supply	-
8	VSENSE4_MON	tracking sensor supply Monitor	Analog In	-
9	KEY_IN	Key signal input	Power In	-
10	WK_IN	wake up signal input	Power In	-
11	MRD	Main relay drivers outpour voltage	Power Out	-
12	INJ3	Injector Driver output voltage	Power Out	-
13	INJ34_PGND	Ground	GND	-
14	INJ4	Injector Driver output voltage	Power Out	-
15	STR1_DRN	Configurable high/low-side drain voltage	Power Out	-
16	STR1_SRC	Configurable high/low-side source voltage	Power Out	-
17	STR2_SRC	Configurable high/low-side source voltage	Power Out	-
18	STR2_DRN	Configurable high/low-side drain voltage	Power Out	-
19	STR3_DRN	Configurable high/low-side drain voltage	Power Out	-
20	STR3_SRC	Configurable high/low-side source voltage	Power Out	-
21	LED1	LED Driver output voltage	Power Out	-
22	LED2	LED Driver output voltage	Power Out	-
23	GND	Ground	GND	-
24	WDA	Watchdog output	Digital In/Out	-
25	RSTN	Reset output for VDD5	Digital Out	-
26	SEO_OUT	SEO output pin	Digital Out	-
27	VDD_IO	Dedicated supply for FLW_OUT, MSC_DO,LIN_RX, CAN_RX	Supply	-
28	MSC_DO	MSC digital I/O voltage	Digital Out	-
29	INJ_ENA	Enable pin for injector driver	Digital In	-
30	EN_N	enable signals	Digital In	-
31	EN_P	enable signals	Digital In	-
32	IGN1	Ignition pre-driver output voltage	Power Out	-
33	IGN2	Ignition pre-driver output voltage	Power Out	-
34	RLY1	Relay Driver output voltage	Power Out	-
35	RLY2	Relay Driver output voltage	Power Out	-
36	INJ1	Injector Driver output voltage	Power Out	-
37	INJ1_PGND	Ground	GND	-
38	INJ2_PGND	Ground	GND	-
39	INJ2	Injector Driver output voltage	Power Out	-

Table	2.	Pin	function	(continued)
Tuble	<b>-</b>		lanotion	(continueu)



Pin #	Name	Function	Туре	Note
40	RLY3	Relay Driver output voltage	Power Out	-
41	RLY4	Relay Driver output voltage	Power Out	-
42	RLY5	Relay Driver output voltage	Power Out	-
43	IGN3	Ignition pre-driver output voltage	Power Out	-
44	IGN4	Ignition pre-driver output voltage	Power Out	-
45	MSC_EN	MSC digital I/O voltage	Digital In	-
46	MSC_CK_P	MSC digital I/O voltage	Digital In	-
47	MSC_CK_N	MSC digital I/O voltage	Digital In	-
48	MSC_DI_P	MSC digital I/O voltage	Digital In	-
49	MSC_DI_N	MSC digital I/O voltage	Digital In	-
50	GND1	Power ground	GND	Shorted to GND by package
51	PRD5_GATE	General purpose pre-drivers gate voltage	Power Out	-
52	PRD5_DRN	General purpose pre-drivers feedback voltage	Power In	-
53	PRD4_DRN	General purpose pre-drivers feedback voltage	Power In	-
54	PRD4_GATE	General purpose pre-drivers gate voltage	Power Out	-
55	PRD2_GATE	General purpose pre-drivers gate voltage	Power Out	-
56	PRD2_DRN	General purpose pre-drivers feedback voltage	Power In	-
57	PRD3_DRN	General purpose pre-drivers feedback voltage	Power In	-
58	PRD3_GATE	General purpose pre-drivers gate voltage	Power Out	-
59	PRD1_GATE	General purpose pre-drivers gate voltage	Power Out	-
60	PRD1_DRN	General purpose pre-drivers feedback voltage	Power In	-
61	IGN6	Ignition pre-driver output voltage	Power Out	-
62	IGN5	Ignition pre-driver output voltage	Power Out	-
63	SOL2	Valve driver output voltage	Power Out	-
64	SOL12_PGND	Ground	GND	-
65	SOL1	Valve driver output voltage	Power Out	-
66	VSENSE3	5V tracking sensor supply output voltage	Power Out	-
67	VSENSE2	5V tracking sensor supply output voltage	Supply Out	-
68	VSENSE1	5V tracking sensor supply output voltage	Supply Out	-
69	VPRE	Buck output voltage	Supply Out	-
70	PDR_GND	Ground pin for predriver supply feedback input	GND	-
71	AD_TEST	AD test pin	Analog Out	-
72	VDD5_IN	5V regulator feedback voltage	Power In	-
73	VDD5_GATE	5V linear regulator pre-driver output	Power Out	-

Table	2	Pin	function	(continued)
Iable	∠.	гш	Tunction	(continueu)



Pin #	Name	Function	Туре	Note
74	RST <sub>case</sub>	Reset output for VDDIO supply	Digital Out	-
75	GND	Ground	GND	-
76	Boost_G	Boost LS gate voltage	Power Out	-
77	VBAT_Sense	Battery supply voltage	Supply In	-
78	VB_IN	Battery supply voltage	Supply In	-
79	СР	Charge pump	Power Out	-
80	Buck_C_BST	Bootstrap capacitor pin	Power Out	-
81	Buck_SW	Buck switching pin	Power Out	-
82	VB_IN_SW	BUCK supply voltage	Power In	-
83	CURR_Sense_O2H2	O2heater drivers output current value	Analog Out	-
84	O2H2_PGNDB	Ground	GND	-
85	O2H2B	O2H2B Driver output voltage	Power Out	-
86	O2H2A	O2H2A Driver output voltage	Power Out	-
87	O2H2_PGNDA	Ground	GND	-
88	O2H1_PGNDB	Ground	GND	-
89	O2H1B	O2H1BDriver output voltage	Power Out	-
90	O2H1A	O2H1A Driver output voltage	Power Out	-
91	O2H1_PGNDA	Ground	GND	-
92	VDD_CAN	CAN Supply 5 V	Supply In	-
93	CURR_Sense_O2H1	O2heater drivers output current value	Analog Out	-
94	CANH	CANH output	Power In/Out	-
95	CANL	CANL output	Power In/Out	-
96	CAN_RX	CAN RX data output	Digital In/Out	-
97	GND	Ground	GND	-
98	CAN_TX	CAN TX data input	Digital In	-
99	VB_CAN	CAN enable signal	Supply In	-
100	GND_CAN	Ground CAN	GND	-

Table	2	Pin	function	(continued)
Table	<b>-</b> .		runction	(continueu)



## 2 Absolute maximum ratings

The component withstands all the following stimuli without any damage or latch-up. Exceeding any of these values or sustaining it for extended periods may lead to characteristics degradation or component damage.

All voltages are related to analog ground

 $\rm T_{j}$  -40 to 175 °C unless otherwise specified.

Pin name	Parameter	Referred to	Constr.	Min	Max	Unit	Pin <sup>(1)</sup> Direction
			-	-0.3	+40	V	S
VB_IN	Chip supply voltage	GND1	10 ms (ISOpulse1) VB_IN pin shorted with VB_IN_SW	-2	-	v	S
	Buek europhy		-	-0.3	+40	V	S
VB_IN_SW	Buck supply voltage	GND1	10 ms (ISOpulse1)	-2	-	V	S
VBAT_Sense	Battery supply voltage sense	GND1	-	-0.3	+40	V	S
VBAT_Sense	Input current	GND1	Protect from Reverse battery with 1k Ω resistor	-16	-	mA	S
VBAT_Sense	VBAT_Sense Input current		Protect from ISOPULSE 1 with 1 kΩ resistor	-150	-	mA	S
VB_STBY	VB_STBY for EOT		-	-16	+40	v	S
Boost_G	Boost LS gate voltage	GND1	-	-0.3	+20	V	0
VPRE	Buck output voltage	GND1	-	-0.3	+20	V	S
Buck_SW	Buck switching pin	GND1	-	-0.3 <sup>(2)</sup>	+40	V	S
Buck_C_BST	Buck_C_BST Bootstrap capacitor pin		-	-0.3	+45	V	I
VDD5_GATE 5 V linear regulator pre- driver output		GND1	-	-0.3	+20	V	0
VDD5_IN	5 V regulator feedback voltage	GND1	-	-0.3	+20	V	S

Table 3. Absolute maximum ratings



			amum ratings (co		/		Pin <sup>(1)</sup>	
Pin name	Parameter	Referred to	Constr.	Min	Max	Unit	Direction	
VDD_IO	Dedicated 5 V voltage for FLW_OUT, MSC_DO, TxDC, RxDC	GND1	-	-0.3	+20	V	S	
VSENSE1, VSENSE2, VSENSE3	5 V tracking sensor supply output voltage	GND1	-	-2	+40	V	S	
VSENSE4_MON	External tracking sensor supply Monitor	GND1	-	-2	+40	V	l	
СР	Charge pump	GND1	-	-0.3	VB_IN+ 5V	V	S	
GND1	Power ground	-	-	-0.3	+0.3	V	0	
GND_CAN	Power ground	GND1	-	-0.3	+0.3	V	0	
WDA	Digital output (open drain) / Digital input	GND1	-	-0.3	+20	V	I/O	
SEO_OUT	Digital output	GND1	-	-0.3	+20	V	0	
RSTN, RSTC	Digital output / open drain	GND1	-	-0.3	+20	V	I/O	
AD_TEST	Digital output voltage	GND1	-	-0.3	+20	V	0	
INJ_ENA,	Digital input / Digital output	GND1	-	-0.3	+20	V	I/O	
KEY_IN, WK_IN	Input voltage	GND1	-	-0.3	+40	V	I	
KEY_IN, WK_IN	Input current	GND1	Protect from Reverse battery with 1 kΩ resistor	-16	-	mA	I	
KEY_IN, WK_IN	Input current	GND1	Protect from ISOPULSE 1 with 1 kΩ resistor	-150	-	mA	I	
MSC_EN, MSC_CK_P, MSC_CK_N, MSC_DI_P, MSC_DI_N, MSC_DO	MSC digital I/O voltage	GND1	-	-0.3	+20	V	I/O	
FLW_IN_P, FLW_IN_N	Flying wheel inputs voltage	GND1	With 20 mA (Max) inputs current	-0.3	Vclamp	V	I	
FLW_IN_P, FLW_IN_N	Flying wheel inputs current	-	-	-20	+20	mA	I	

Table 3.	Absolute	maximum	ratings	(continued)
	Absolute	maximum	radings	(continued)



	Iable 3. A	bsolute max	timum ratings (co	ntinued)	)		<b>-</b> ; (1)
Pin name	Parameter	Referred to	Constr.	Min	Мах	Unit	Pin <sup>(1)</sup> Direction
FLW_OUT	Flying wheel output voltage (open drain)	GND1	-	-0.3	+20	V	0
MRD	Main relay drivers outpour voltage	GND1	-	-16	Vclamp	v	0
INJ1 INJ2 INJ3 INJ4 O2H1A O2H1B O2H2A O2H2B SOL1 SOL2 RLY1 RLY2 RLY3 RLY4 RLY5 LED1 LED1 LED2	Low-side drivers output voltage	GND1	-	-1	Vclamp	V	Ο
STR1_DRN STR2_DRN STR3_DRN	Configurable high/low-side drain voltage	GND1	-	-1	Vclamp	V	о
STR1_SRC STR2_SRC STR3_SRC	Configurable high/low-side source voltage	GND1	-	Vclamp*	+40	V	о
IGN1 IGN2 IGN3 IGN4 IGN5	Ignition pre- driver output voltage	GND1	Negative voltage with limited current at 20 mA, protected by	-1	+40	V	0

0

V

+20

O2heater drivers

output current

value

IGN5

IGN6

CURR\_Sense\_O2H1

CURR\_Sense\_O2H2

22/264

\_

GND1

external resistor

-0.3

Pin name	Parameter	Referred to	Constr.	Min	Max	Unit	Pin <sup>(1)</sup> Direction
INJ1_PGND INJ2_PGND INJ34_PGND O2H1_PGNDA O2H1_PGNDB O2H2_PGNDA O2H2_PGNDB SOL12_PGND PDR_GND	Low-side drivers GND	GND1	-	-0.3	+0.3	V	0
PRD1_GATE PRD2_GATE PRD3_GATE PRD4_GATE PRD5_GATE	General purpose pre-drivers gate voltage	GND1	-	-0.3	+20	V	0
PRD1_DRN PRD2_DRN PRD3_DRN PRD4_DRN PRD5_DRN	General purpose pre-drivers feedback voltage	GND1	-	-0.3	+60	V	I
EN_N EN_P	Digital input (Cranking drivers enable signals)	GND1	-	-0.3	+20	v	I
LIN_TX	LIN data input	GND1	-	-0.3	+20	V	I
LIN_RX	LIN data output	GND1	-	-0.3	+20	V	0
LIN	LIN driver output	GND1	T = -40 °C	-18	+40	V	0
LIN	LIN driver output	GND1	T = -27 °C, 175 °C	-27	+40	V	0
CAN_TX	CAN data input	GND1	-	-0.3	+20	V	I
CAN_RX	CAN data output	GND1	-	-0.3	+20	V	0
CANH	CAN driver output	GND1	-	-27	+40	V	0
CANL	CAN driver output	GND1	-	-27	+40	V	0
VDD_CAN	CAN Supply 5V	GND1	-	-0.3	+20	V	S
VB_CAN	CAN Supply Battery	GND1	-	-16	+40	V	S

Table 3.	Absolute	maximum	ratings	(continued)
14010 01	/	maximam	radingo	(oominaoa)



Pin name	Parameter	Referred to	Constr.	Min	Max	Unit	Pin <sup>(1)</sup> Direction
VCANH-VCANL	Differential CAN-bus voltage	-	-	-5	10	V	-

Table 3. Absolute maximum ratings (continued)

S: supply pin;
 input pin;
 o: output pin;
 input/output pin;

2. -2 V allowed during transients.

## 2.1 Latch-up trials

Latch-up tests performed according to JEDEC 78 class 2 Level A.

## 2.2 ESD

Table 4. ESD							
Symbol	Parameter	Test condition	Min	Тур	Мах	Unit	Pin
ESD HBM Global	HBM global pins	ESD according to Human Body Model (HBM), Q100- 002 for global pins; (100pF/1.5kΩ)	-4	-	4	kV	Global
ESD HBM	HBM local pins	ESD according to Human Body Model (HBM), Q100- 002 for all pins; (100pF/1,5kΩ)	-2	-	2	kV	ALL
ESD HBM Global CAN	CAN_H, CAN_L pins	ESD according to Human Body Model (HBM), Q100- 002 for global pins; (100pF/1.5kΩ) <sup>(1)</sup>	-8	-	8	kV	Global
ESD HBM Global CAN	CAN_H, CAN_L pins	Direct ESD Test according to IEC 61000-4-2 (150 pF, 330 $\Omega$ ) and 'Hardware Requirements for LIN, CAN and Flexray Interfaces in Automotive Applications' (version 1.3, 2012-05-04)	-6	-	6	kV	Global
ESD CDM Corner	CDM corner pins	ESD according to Charged Device Model (CDM), Q100- 011 Corner pins	-750	-	750	V	Corner
ESD CDM	CDM all pins	ESD according to Charged Device Model (CDM), Q100- 011 All pins	-500	-	500	V	ALL

## Table 4. ESD

1. HBM with all not zapped pins grounded.



Pin classify						
Global pin (ECU connector)	VB_IN VBAT_Sense VB_STBY VSENSE1/2 VESNSE3/4_MON KEY_IN WK_IN MRD INJ1/2/3/4 O2H1/2 SOL1/2 RLY1/2/3/4/5 LED1/2 STR1/2/3_DRN STR1/2/3_SRC IGN1/2/3/4/5/6 LIN PRD1/2/3/4/5_DRN					
Direction pin (power and I/O)	VDD_IO WDA SOE_OUT RSTN INJ_ENA MSC_EN MSC_CK_P MSC_CK_N MSC_DI_P MSC_DI_N MSC_DO FLW_OUT CURR_Sense_O2H1/2 PRD1/2/3/4/5_GATE EN_P EN_N LIN_TX LIN_RX VDD5_IN CP EN_N EN_P					
Local pins	VB_IN_SW Boost_G VPRE BUCK_SW Buck_C_BST VDD5_GATE FLW_IN_P FLW_IN_N					
GND pins	GND1 INJ1/2/3/4_PGND O2H1/2_PGND_A O2H1/2_PGND_B GND					

	Table	5.	Pin	classify	
--	-------	----	-----	----------	--

## 2.3 Temperature ranges and thermal data

Pin	Symbol	Parameter	Test condition	Min	Тур	Max	Unit
-	Та	Operating temperature	-	-40	-	125	°C
-	Tj	Junction temperature	-	-40	-	175	°C
-	Tstr	Storage temperature	-	-50	-	175	°C
-	R <sub>THj-c</sub> <sup>(1)</sup>	Thermal resistance junction to case	-	-	1	-	°C/W
-	R <sub>THj-a</sub> <sup>(1)</sup>	Thermal Resistance junction to ambient	supposing a mounting on board 2s2p + heatsink vias (refer to application note for PCB parameters)	-	10	-	°C/W

#### Table 6. Temperature ranges and thermal data

 With 2s2p PCB thermally enhanced, cold plate as per std Jedec best practice guidelines (JESD51), assuming Pdiss = 5 W dissipated statically and homogeneously, thermal vias under package exposed pad assuming filling ratio 50% and 35 μm vias diameter (157 vias estimation); refer to *Figure 3: Thermal simulation set-up on page 26*.

Note: All parameters are tested in the temperature range  $T_j$  -40 - 150°C; device functionality at high temperature is guaranteed by bench validation, electrical parameters are guaranteed by correlation with ATE tests at reduced temperature and adjusted limits (if needed).

*Temperature sensor present, please refer to Section 3.5.* 





### Boundary conditions

- Thermal simulations carried on using typical boundaries for ECU applications:
- 4 layer board with thermal vias
- metal plate in contact with board
- Thermal interface material (TIM) between PCB and metal plate



## 2.4 Functional range

#### Table 7. Functional range

Symbol	Parameter	Note	Min	Тур	Max	Unit	Pin
-	Cranking condition	u-chip in cranking condition, reduced operation range, main relay and delayed off power stages keep the status if delay-off function is triggered. All other driver/regulators/CAN/LIN are in off condition. See description in the Reset Matrix Table, <i>Section 12.10</i> .	3.1	-	4.8	V	VB_IN
-	Low drop condition	u-chip in low drop operation condition, all functions are guaranteed all parametersare guaranteed unless specified. Vpre and VDD5 are in low drop condition	4.8	-	7	v	VB_IN
-	Normal condition	u-chip in normal operation condition. all functions and parameters are guaranteed, considering the description range of electrical characteristic table and parameters test set up	7	-	19	V	VB_IN



Symbol	Parameter	Note		Тур	Мах	Unit	Pin
-	Jump start condition	u-chip in jump start condition, all functions are guaranteed. parameters are guaranteed unless specified.	19	-	28	V	VB_IN
-	Load dump condition	u-chip in load dump condition. U-chip is no damage. All drivers/regulators/CAN/LIN are in off condition. See description in the Reset Matrix Table, <i>Section 3.3</i> and <i>Section 12.10</i> .	28		40	V	VB_IN

### Table 7. Functional range (continued)



## **3** Operation behavior

## 3.1 Power up/down

## 3.1.1 Power up/down state diagram chart

The power up/down sequences are shown as state diagram in the following figure:



#### Figure 4. Power up state diagram

## **3.1.2 Power up sources and actions summary**

KEY_IN	WK_IN	EOT	CAN_FD	VB_IN	MRD	Actions
active	-	-	-	not permanent	on	MRD on by KEY_IN pin
active	-	-	-	permanent	on	MRD on by KEY_IN pin
	active	-	-	not permanent	on	MRD on by WK_IN pin
-	active	-	-	permanent	off	MRD used as normal low-side driver (is controlled by MSC)
-	-	active	-	not permanent	on	MRD on by EOT
-	-	active	-	permanent	off	MRD used as normal low-side driver (is controlled by MSC)

#### Table 8. Power up sources and actions summary



	Table of Ferrer up courses and actions sammary (continued)								
KEY_IN	WK_IN	EOT	CAN_FD	VB_IN MRD Action		Actions			
-	-	-	active	not permanent on MRD on by CAN		MRD on by CAN			
-	-	-	active	permanent	off	MRD used as normal low-side driver (is controlled by MSC)			

 Table 8. Power up sources and actions summary (continued)

## 3.1.3 Power up from KEY\_IN

The chip is powered up if KEY\_IN signal stays asserted for Key\_Tfilter. There is a MSC bit (KEY\_IN\_PIN\_FLT in read command 15 frame 2) to indicate the status of KEY\_IN pin signal after filter time.

## 3.1.4 Power down from KEY\_IN when PHOLD = 0

The chip is powered down if KEY\_IN signal stays de-asserted for Key\_Tfilter if no other power up source is active.

#### Condition:

 $4.8 \le VB_{IN} \le 18 V$ , T<sub>i</sub> -40 to 175 °C unless otherwise specified.

Symbol	Parameter	Test condition	Min	Тур	Мах	Unit	Pin	
V <sub>IH</sub>	Logic input high voltage threshold	-	3.6	-	4.1	V	KEY_IN	
V <sub>IL1</sub>	Logic input low voltage threshold Main logic in POR not released	-	3.1	-	3.6	V	KEY_IN	
V <sub>IL2</sub>	Logic input low voltage threshold Main logic POR released	-	1.7	-	2.3	V	KEY_IN	
V <sub>IHYS</sub>	Logic input hysteresis	-	0.1	-	0.8	V	KEY_IN	
Key_Tfilter	Filter time for switching on/off	Guaranteed by test scan <sup>(1)</sup>	7.5	16	24	ms	KEY_IN	
l <sub>input</sub>	Input current of KEY_IN	KEY_IN ≤ 5 V	-	-	340	μA	KEY_IN	
R <sub>PD</sub>	Pull-down resistor	KEY_IN = 1 V	170	300	500	kΩ	KEY_IN	

 Table 9. Key pins electrical characteristics

1. Filter time for switching on, is active until KEY logic is out of POR, Filter time for switching off, is active until main logic out of POR.



### 3.1.5 Power up from WK\_IN

The chip is powered up if WK\_IN signal has a rising edge and stays asserted for WK\_Tfilter. In case the power up of the chip is not completed in a MRD\_EN\_TIMEOUT from WK\_IN rising edge detection the Main Relay Driver is switched off and the chip goes in OFF state. The u-chip will not power up until further rising edge on WK\_IN pin. This detection of a WK\_IN condition flag is named *WK\_IN\_DET* (detection of a WK\_IN condition) and is cleared by VDD5/VDDIO under voltage or by the MSC command *WK\_IN\_RST*. In these cases, if no other power-on source is active, a power down sequence is started.When U chip is already in on state (the logic is out of power on reset), the rising edge on pin WK\_IN only sets a flag, with no impact on power supply.

The Main Relay Driver is not switched on by *WAKE\_IN\_DET* rising edge if the device is in permanent battery. To recognize the permanent battery condition the main logic has to be out of Power On Reset within Tbattery\_det.

There is a MSC bit (*WAKE\_IN\_PIN\_FLT in read command 15 frame 2*) to indicate the status of WK\_IN pin signal after filter time.

A negative glitch on WK\_IN can produce unwanted power up and also prevent the correct power down.

To cover the major cases the falling edge filtering is done both in the VB\_STBY domain and in the VB\_IN domain. Depending on which supply is present the behavior is described in the following cases:

1. If VB\_STBY is present the falling edge filtering is applied also to power up so a negative glitch on WK\_IN will not power up the device.

If VB\_STBY is not present a negative glitch on WK\_IN will power up the device.

2. If VB\_IN is present (after the device is already powered up) the falling edge filtering on WK\_IN avoids that a glitch (happening in PHOLD after the MSC has cleared the WK\_IN detection) is recognized as valid detection and the device is kept on.

#### 3.1.6 Power down from WK\_IN when PHOLD=0

The chip is powered down if the MSC clears, by the MSC command  $WK_IN_RST$ , the detection of WK\_IN positive edge if no other power up source is active. The power down is actuated even if WK\_IN is still high. The power down is not activated by WK\_IN going low or WK\_IN low level. The detection reset by MSC command,  $WK_IN_RST$ 

(CONFIG\_REG12[7]), is active at level, so from when MSC writes them at 1 they keep on clearing the detections. If there is further wake detection signal, the detection signal will be cleared, until the MSC writes 0 in the bits.

#### **Condition:**

4.8 V  $\leq$  VB\_IN  $\leq$  18 V, T<sub>i</sub> -40 to 175 °C unless otherwise specified.

Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
V <sub>IH</sub>	Logic input high voltage threshold	-	3.6	-	4.1	V	WK_IN
V <sub>IL</sub>	Logic input low voltage threshold	-	3.1	-	3.6	V	WK_IN
V <sub>IHYS</sub>	Logic input hysteresis	-	0.1	-	0.8	V	WK_IN

#### Table 10. WK pins electrical characteristics



Table TO. Wit pins electrical characteristics (continued)							
Symbol	Parameter	Test condition	Min	Тур	Мах	Unit	Pin
l <sub>input</sub>	Input current of WK_IN	WK_IN ≤ 5 V	-	-	340	μA	WK_IN
WK_Tfilter	Filter time for switching on/off	Guaranteed by test scan	1	2	3	ms	WK_IN
RPD	Pull-down resistor	WK_IN=1V	170	300	500	kΩ	WK_IN
MRD_EN_TIMEOUT	Timeout for power up execution	-	331	500	650	ms	WK_IN
Tbattery_det	Main logic POR timeout (used to recognize permanent battery condition)	-	210	-	450	μs	-

Table 10. WK pins electrical characteristics (continued)

## 3.1.7 Power up from WAKE\_UP\_TIMER

The chip is powered up when an end counting is reached inside the wake\_up\_timer block. The end and enable counting are set by MSC before the chip is powered down. In case the power up of the chip is not completed in a MRD\_EN\_TIMEOUT from WAKE\_UP\_EOT end of counting detection the Main Relay Driver is switched off and the chip goes in OFF state.

When U chip is already in on state (the logic is out of power on reset), the wake\_up\_timer end counting only sets a flag, with no impact on power supply. This flag is named *WAKE\_UP\_EOT\_DET* (detection of a wake\_up end of time condition) and is clear by VDD5/VDDIO under voltage or by the MSC command *WAKE\_UP\_EOT\_RST*. If no other power on source is active a power down sequence is started.

The Main Relay Driver is not switched on by WAKE\_UP\_EOT if the device is powered in permanent battery.

The MSC sets the programmable time on *Wake up timer\_SET Registers* (CONFIG-REG15-0 to CONFIG\_REG15-2). The counting can be started/stopped by MSC command -CONFIG\_REG1[6:7] = WAKE\_UP\_TIMER\_START\_STOP[0:1] (CONFIG\_REG1 D6;D7) or by switching the pin KEY\_IN according to a selection set by MSC bit -CONFIG\_REG20[2] = WAKE\_UP\_TIMER\_EN\_SEL.

The counter counts time on the *WAKE\_UP\_TIMER\_CNT* Register. *WAKE\_UP\_TIMER\_CNT* Register and Wake up timer\_SET Register are being compared, and when they match, *WAKE\_UP\_EOT\_DET* signal will be set to high level to trigger a power up sequence.

#### Condition:

4.8 V  $\leq$  VB\_IN  $\leq$  18 V, 3.5 V  $\leq$  VB\_STBY  $\leq$  18 V Tj -40 to 175 °C unless otherwise specified; VB\_STBY > 3.5 V, EOT can keep the counter value (allow to stop counting), 5 V  $\leq$  VB\_STBY  $\leq$  18 V, EOT full function, full parameter.



						]	
Symbol	Parameter	Test condition	Min	Тур	Мах	Unit	Pin
VVB_STBY_Th	VB_STBY voltage range that EOT counter keep data or operating correctly	-	3.5	-	-	V	VB_STBY
IVB_STBY_EOT_disable	VB_STBY current with EOT 32 kHz Clock device OFF	3.5 < VB_STBY< 18 V VB_CAN < 0.7 V	-	-	30	μA	VB_STBY
IVB_STBY_EOT_enable	VB_STBY current with EOT 32 kHz Clock device ON	3.5 < VB_STBY< 18 V VB_CAN < 0.7 V -40 °C < T <sub>amb</sub> < 80 °C	-	-	50	μA	VB_STBY
IVB_STBY_EOT_enable	VB_STBY current with EOT 32 kHz Clock device ON	3.5 < VB_STBY< 18 V VB_CAN < 0.7 V 80 °C < T <sub>amb</sub> < 125 °C	-	-	70	μA	VB_STBY
EOT_clock_frequency	Freq EOT 32 kHz Clock internal components	6 V < VB_STBY <18 V -40° C <t<sub>amb &lt; 80 °C</t<sub>	-6%	1	+6%	Hz	VB_STBY
EOT_clock_frequency	Freq EOT 32 kHz Clock internal components	6 < VB_STBY < 18 V 80 °C < T <sub>amb</sub> < 125 °C	-7%	1	+7%	Hz	VB_STBY
VB_STBY_UV	VB_STBY under voltage threshold the 32 kHz clock is active but counter is stopped during crank.	VB_STBY > 3.1 V	3.5	-	5	V	VB_STBY

Table 11. VB\_STBY pins electrical characteristics

When VB\_STBY\_UV happens, it stops the counter.

The counter will resume when vb\_stby\_uv goes low (no undervoltage).





Figure 5. Timing for Wake Up Timer - driver by MSC start/stop commands





### **Reset condition**

VB\_STBY under voltage stops (not reset) EOT counter during cranking. The counter is reset in case of power on reset generated on VB\_STBY supply.



### Count up

Wake up Timer shall count up the timer from 1 while the MSC *Wake Up Timer Start* command is given. When *Wake Up Timer Stop* command is given, the Wake Up Timer shall stop counting and hold the value until *Wake Up Timer Start* command is given again. While the counter is counting the *EOT\_STATUS* will be 1. If it's not counting *EOT\_STATUS* will be 0.

### Wake Up Timer start/stop commands

Wake Up Timer counts up when msc start command in the MSC WAKE\_UP\_TIMER\_START\_STOP register is given. When the msc stop command in the MSC WAKE\_UP\_TIMER\_START\_STOP register is given the timer shall stop counting up but hold the WAKE\_UP\_TIMER\_CNT Register. The bit can be set or reset via MSC.

### WAKE\_UP\_TIMER\_CNT Register

WAKE\_UP\_TIMER\_CNT Register consists of 24 bits it's Read Only. The range of WAKE\_UP\_TIMER\_CNT is from 0 (h'000000) to 16777215 (h'FFFFF). WAKE\_UP\_TIMER\_CNT Register is set to 0 (h'00000) when power on reset of VB\_STBY occurs. WAKE\_UP\_TIMER\_CNT Register is set to all "0" via MSC when power on reset period or VB\_STBY is open.

### Wake up timer\_SET time register

The *Wake up timer\_SET register* consists of 24 bits. And the register is Read and Write register. The range of *Wake up timer\_SET* is from 0 (h'000000) to 16777215 (h'FFFFF). *Wake Up Timer\_SET* Register is set to 0(h '000000) when power on reset of VB\_STBY occurs.

### EOT function 1

EOT Function 1 - count "stand" time: After the start of the counter, the counter starts to count up till the value that has to be set before starting it using *Wake\_up\_timer\_SET*. If ECU switches on before the counter reaches the wake up timer\_set value, the  $\mu$ C can read the "stand" time via MSC. If the counter reaches the wake up timer\_set value before ECU switches on, the count keeps the wake up timer\_set value.

This function is selected with *MSC CONFIG\_REG6[6]=EOT\_MODE=0*. The EOT function 1 does not set *WAKE\_UP\_EOT\_DET* at 1. EOT\_MODE bit can be correctly read only when wake up timer logic is working, else it is read 0.

VB\_STBY must be provided to correctly read the *EOT\_MODE* bit. If VB\_STBY is removed the register content will be lost.

### **EOT function 2**

EOT Function 2 - wake-up via WAKE\_UP\_TIMER\_SET. Set WAKE\_UP\_TIMER\_SET (CONFIG-REG15-0 / CONFIG-REG15-1/ CONFIG-REG15-2) to a certain value, then start the counter before shutting down the ECU. The counter counts up until the WAKE\_UP\_TIMER\_SET is reached. The reaching of WAKE\_UP\_TIMER\_SET activates the wake signal and will start a wake-up sequence. This function is selected with MSC CONFIG\_REG6[6]=EOT\_MODE=1. EOT\_MODE bit can be correctly read only when wake-up timer logic is working, else it is read 0.

VB\_STBY supply must be provided to correctly read the *EOT\_MODE* bit.







Figure 7. Wake up timer block diagram

#### Table 12. Wake up timer resolution

range	resolution
0 - 16777215	1 second

*WAKE\_UP\_TIMER\_CNT* Register can be read via MSC. *Wake up timer\_SET* Register can be read and write via MSC.

### 3.1.8 **Power on with PHOLD\_EN (EOT function 3)**

The chip is kept switched on by an MSC command (*PHOLD\_EN CONFIG\_REG1[0]*) even though one of the power down sources has been asserted (KEY\_IN, WK\_IN, WAKE\_UP\_TIMER, WAKE\_UP\_CAN). The chip is kept on in power hold mode for a time programmed (default is infinity) by MSC (*PHOLD\_TIME[0:1] CONFIG\_REG1 (D1;D2*)). This is also EOT function 3. The power hold mode is enabled by MSC and is cleared by the conditions reported in the reset matrix.

After setting the *PHOLD\_EN=CONFIG\_REG1[0]=1* the PHOLD and the PHOLD timer are enabled when the *KEY\_DET*, *WK\_IN\_DET*, *WAKE\_UP\_EOT\_DET*, *WAKE\_UP\_CAN\_DET* detections are not active. The *PHOLD\_TIMER[14:0]=READ12.FRAME[2:1]* starts counting when the *KEY\_DET*, *WK\_IN\_DET*, *WAKE\_UP\_EOT\_DET*, *WAKE\_UP\_CAN\_DET* detections are cleared. When the *PHOLD\_TIME=CONFIG\_REG1[2:1]* is configured as 00 (default) the timeout is disabled and the *PHOLD\_TIMER[14:0]=READ12.FRAME[2:1]* is read always at 0.






# 3.1.9 Power down from WAKE\_UP\_TIMER when PHOLD\_EN=0

The chip is powered down if the MSC clears, by the MSC command  $WAKE\_UP\_EOT\_RST$ ,  $WAKE\_UP\_EOT\_DET$  (The counter counts up until the  $WAKE\_UP\_TIMER\_SET$  is reached) if no other power up source is active and  $PHOLD\_EN = 0$ . The detection reset by MSC command,  $WAKE\_UP\_EOT\_RST=CONFIG\_REG12[6]$ , is active at level not at change, so from when MSC writes them at 1 they keep on clearing the detections. If there is further wake detection signal, the detection signal will be cleared, until the MSC writes 0 in the bits.

# 3.1.10 Power down from PHOLD

The chip is powered down after the power hold timer programmed by MSC has expired or if the PHOLD function is disabled by MSC. The PHOLD timer can be programmed as timeout disabled so that the chip stays powered up.

# 3.1.11 Power up from CAN

The chip can be powered up from CAN according to what reported in the Wake Up (From CAN) chapter. To allow the power up from CAN the pins VB\_CAN, VB\_STBY must be supplied. In case the power up of the chip is not completed in a MRD\_EN\_TIMEOUT from CAN valid pattern detection the Main Relay Driver is switched off and the chip goes in OFF state

When U chip is already in on state (the logic is out of power on reset), the validation of a valid CAN pattern only sets a flag, with no impact on power supply. This flag is named *WAKE\_UP\_CAN\_DET* (detection of a valid can pattern) and is cleared by VDD5/VDDIO under voltage or by the MSC command *WAKE\_UP\_CAN\_RST*. In this case if no other power on source is active a power down sequence is started.

The Main Relay Driver is not switched on by WAKE\_UP\_CAN if the device is powered in permanent battery.

# 3.1.12 Power down from WAKE\_UP\_CAN when PHOLD\_EN=0

The chip is powered down if the MSC clears, by the MSC command *WAKE\_UP\_CAN\_RST*, *WAKE\_UP\_CAN\_DET* (the detection of WAKE\_UP\_CAN high) if no other power up source is active and PHOLD\_EN = 0. The detection reset by MSC command, *WAKE\_UP\_CAN\_RST=CONFIG\_REG12[5]*, is active at level, so from when MSC writes them at 1 they keep on clearing the detections. If there is further wake detection signal, the detection signal will be cleared, until the MSC writes 0 in the bits.

# 3.1.13 Finish wake function

There is a Finish wake function (auto clear mechanism) of *WK\_IN\_DET*, *WAKE\_UP\_EOT\_DET and WAKE\_UP\_CAN\_DET*. The purpose is to ensure the system could power down from wake up state after the impulse timer timeout (typ. 1s).

If the software does not stop the impulse timer before time out, the *WK\_IN\_DET*, *WAKE\_UP\_EOT\_DET* and *WAKE\_UP\_CAN\_DET* will be cleared as long as time out. If the software stops the impulse timer (*FIN\_WAKE* = 1) before time out, the *WK\_IN\_DET*, *WAKE\_UP\_EOT\_DET* and *WAKE\_UP\_CAN\_DET* will not be cleared.

The impulse timer is not affected by watchdog(*ERR\_CNT*>4) and EOT. The Finish wake function is not disabled by RSTN pulled low externally and *MSC\_SW\_RESET* active. The



Finish wake function can be disabled by power supply undervoltage. The reset sources of FIN\_WAKE bit are the same as fin\_wake function.

Software can decide to clear the *WK\_IN\_DET*, *WAKE\_UP\_EOT\_DET* or *WAKE\_UP\_CAN\_DET* before or after the impulse timer timeout, through set *WK\_IN\_RST*, *WAKE\_UP\_EOT\_RST* or *WAKE\_UP\_CAN\_RST* to 1

FIN\_WAK function is stopped by

- 1. FIN\_WAKE time out,
- 2. *FIN\_WAKE* BIT =1,
- 3. WK\_IN\_RST / WK\_EOT\_RST /WK\_CAN\_RST of relevant detect signal.

When *WK\_IN\_DET* & *WK\_EOT\_DET* &*WK\_CAN\_DET* =0, FIN\_WAK can be re-triggered by any detection of *WK\_IN\_DET / WK\_EOT\_DET /WK\_CAN\_DET*. The counter is restarted from 0.





Figure 10. Impulse timer disabled before time out





Note:

Same mechanism applied to WAKE IN DET, WAKE UP EOT DET and WAKE UP CAN DET.

	Table 13. Finish wake timer electrical characteristics									
mbol	Parameter	Min	Тур	Max	Unit					

Symbol	Parameter	Min	Тур	Мах	Unit
Tfin_wk	Finish wake timer	0.94	1	1.06	s

#### 3.2 Secure Engine Off (SEO) function

Secure Engine Off functional switches off, with a certain delay from KEY OFF, the engine by a hardware path and without any dependence on external micro and no matter what are the other conditions (e.g. the power hold mode).

After the falling edge of the filtered KEY IN a programmable counter is started. The clock of the timer does not depend on any micro clock or function.

SEO OUT pin is the output of KEY IN after a T SEO DELAY (CONFIG REG3 [6:7]) delay.

Input pin INJ ENA enables the internal drivers as listed above (INJ[1:4], is configured), so the configuration of enable/disable of SEO function is realized by hardware in the following way:

For PFI application, SEO\_OUT is connected to INJ\_ENA, when key goes off internal drivers can be switched off.

For GDI application, SEO OUT is connected to GDI injector driver enable if present, INJ ENA is always enabled. When key off, only the external GDI injector driver is switched off.

During SEO time the external micro can switch on/off the drivers

SEO output is implemented with a push pull output stage, the T\_SEO\_DELAY can be programmed according to Table 14.



Symbol	Parameter	MSC_CONF	Min	Тур	Max	Unit	Pin	
T_SEO_DELAY	default	00	100	-	140	ms	SEO_OUT	
T_SEO_DELAY	-	01	200	-	250	ms	SEO_OUT	
T_SEO_DELAY	-	10	400	-	480	ms	SEO_OUT	
T_SEO_DELAY	-	11	800	-	920	ms	SEO_OUT	

#### Table 14. SEO timing

# Condition:

5.5 V  $\leq$  VB\_IN  $\leq$  18 V, 4.75 V  $\leq$  VDD\_IO  $\leq$  5.25V, T\_j -40 to 175 °C unless otherwise specified.

Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin		
SEO_OUT_L	SEO_OUT output low level	VDDIO = 5 V or 3.3 V I <sub>sink</sub> current = 2 mA	-	-	0.5	V	SEO_OUT		
SEO_OUT_H	SEO_OUT high level	VDDIO = 5 V or 3.3 V I <sub>sink</sub> current = 2 mA	VDDIO -0.5	-	-	V	SEO_OUT		

# Table 15. SEO Circuit electrical characteristic







# **Reset strategies**

#### Figure 13. Reset table





41/264

When VB\_STBY\_UV happens, it stops the EOT counter. The EOT counter will resume when vb\_stby\_uv goes low (no undervoltage).

Operation behavior

3.3 5

DS12308 Rev 4

# 3.4 Smart reset circuit

There are two Reset pins:

- 1. RSTN: reset pin linked to VDD5 supply;
- 2. RSTC: reset pin linked to VDDIO supply.

### 3.4.1 Smart reset RSTN pin

The RSTN pin is an input/output active low. As output pin the Smart Reset circuit takes into account several events in the device in order to generate the proper reset signal at RSTN pin for the microcontroller and for portion of the internal logic as well.

The RSTN in output (RSTN(OUT) is activated by the contributions described by the reset matrix and is intended as reset for the external microcontroller.

The RSTN in input (RSTN(IN)) is filtered Trst\_flt\_RST and stops the internal logic as described in the reset matrix.

The internal RSTN(OUT) has higher priority respect to the external RSTN(IN). The RSTN(IN) is masked until Tmsk\_RSTN after RSTN(OUT) has been released.

RSTN(OUT) and RSTN(IN) are recombined on the pad according to the scheme.

Figure 14. Reset circuit



The RSTN activates on the contributions specified by the reset matrix:

#### Figure 15. Reset matrix





# 3.4.2 Smart Reset RSTC pin

The RSTC pin is an output active low. As output pin the Smart Reset circuit takes into account several events in the device in order to generate the proper reset signal at RST pin for the microcontroller and for portion of the internal logic as well.

The RSTC activates on the contributions specified by the reset matrix:

# 3.4.3 After run reset





As output:

 $4.8 \le VB_{IN} \le 18 V$ , T<sub>i</sub> -40 to 175 °C unless otherwise specified;

Symbol	Parameter	Test condition	Min	Тур Мах		Unit	Pin
VUV_LO RSTN	Output low voltage	1 < VDD5 < VDD_UV	-	-	0.6	V	RSTN
VUV_LO RSTC	Output low voltage	1 < VDDIO< VDDIO_UV	-	-	0.6	V	RSTC
IUVres_max_RSTN	Input current	VDD5 = VDD_UV V <sub>UV_reset</sub> = 0,6V	1	-	-	mA	RSTN
IUVres_max_RSTC	Input current	VDDIO= VDDIO_UV V <sub>UV_reset</sub> = 0,6V	1	-	-	mA	RSTC

Table 16. Smart reset circuit electrical characteristic table 1

As input:

 $4.8 \le VB_{IN} \le 18V$ ,  $4.5 \le VDD_{IO} \le 5.5 V$ ,  $T_{i}$  -40 to 175°C unless otherwise specified;

Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
RST_L	RST input low voltage	-	-0.3		1.1	V	RSTN
RST_H	RST Input high voltage	-	2.3		VDD_IO +0.3	۷	RSTN
Trst_flt_RST	Reset RST filter time	Tested by scan	7.5	10	11.5	μs	RSTN



Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
RRST_PU	RST pull up resistor + HS Ron	RSTN / RSTC pins to 0V	0.95	-	2.5	kΩ	RSTN RSTC
RRST_PD	RST pull down resistor	RSTN / RSTC pin to VDDIO	100	-	320	kΩ	RSTN RSTC
TNL RST	After run reset time	-	1.4	2	2.6	ms	RSTN RSTC
TWDA_RST	watchdog RST reset time	-	1.4	2	2.6	ms	RSTN RSTC
Td_UV_RST	Power on RST reset delay	-	17	-	30	ms	RSTN/RSTC
Tmsk_RST	Masking time on RST(IN) after RTN(OUT) is released.	-	95	100	105	μs	RSTN

Table 17. Smart reset circuit electrical characteristic table 2 (continued)



# 3.5 5

# Thermal shutdown

# Table 18. Thermal shutdown

								Ove	rtempe	rature fl	ags						
Block	OVT[1]	OVT[2]	OVT[3]	OVT[4]	OVT[5]	OVT[6]	οντ[7]	OVT[8] or OVT[9]	OVT[18] or OVT[19]	οντ[10]	οντ[11]	OVT[12]	οντ[13]	OVT[14]**	οντ[15]	οντ[16]	οντ[17]
REGULATOR BUCK																	
REGULATOR VDD5,																	
REGULATOR TRACK																	
DRIVER INJ1																	
DRIVER INJ2																	
DRIVER INJ3																	
DRIVER INJ4																	
DRIVER O2H1																	
DRIVER 02H2																	
DRIVER SOL1																	
DRIVER SOL2																	
DRIVER RLY[1:2]																	
DRIVER RLY[3:5]																	
DRIVER MRD																	
DRIVER STR[1:3]																	
DRIVER LED[1:2]																	
LIN																	
VRS																	

DS12308 Rev 4

45/264

**Operation behavior** 

L9788

# Legenda:

<b>A</b>	Shutdown
<blank></blank>	Not shutdown
OVT[1-16]	Dedicated temperature sensor for the power
OVT[3]	OVT[3] is used as a common thermal sensor for the three Tracking Regulators
OVT[17]	Central Temperature sensor
OVT[14]**	Over temperature protection MRD is available only when VB_IN is present.



# 4 Watchdog

# 4.1 Basic feature

L9788 has an internal query and answer (Q&A) watchdog with the aim of monitoring the correctness of microcontroller activity. Via MSC bus a WDA "question" shall be read from a MSC-WDA register. A correct response shall then be written back via MSC in a well defined timing. If response or timing is not correct, then the WDA error counter EC (or ERR\_CNT) is increased. If the error counter is increased to values greater than 4, some output functions are shut off. If the error counter reaches values greater than 7 (overflow), then a RST reset may be generated if this is previously configured via MSC.

The first sequence of questions and responses starts from VDD5 higher than the UV threshold.

Other way round, with a RST event also the WDA output pin goes to low.

Note that after startup, reset or an RST\_CNT overflow the initial value of the error counter is 6.

If WDA resets are enabled via MSC (*WDA\_INIT CONFIG-REG 9\_1 D3*): the number of RST events generated by an error counter overflow is limited by the reset counter *RST\_CNT*. If *RST\_CNT* reaches the value of 7, then RST resets via WDA are no longer generated.

With each error counter overflow, the *PWR\_CNT* counter is increased. If it reaches a value greater than 7, then the power latch mode is terminated.

#### Watchdog legenda:

<i>ERR_CNT</i> , EC	error 3-bit counter;
RST_CNT	reset 3-bit counter;
WDA_RST	internal reset generated by Watchdog;
PWR_CNT	power off 3-bit counter;
PWR_INT	internal signal indicating <i>PWR_CNT</i> overflow;
WDA	WDA open drain pin (low active);
WDA_INT	WDA internal signal, when high it drives WDA = low, when low it sets WDA= Hi-z;
Sequencer-run	current state of WDA when it is active.



# 4.1.1 Monitoring module - WDA Functionality



#### Figure 17. WDA block diagram

Note: Delay-off function is not considered in this Block Diagram.





Each time the watchdog error counter is EC > 7 counter  $PWR\_CNT$  counter increases. When this counter is  $PWR\_CNT$ =7 and a further error occurs, the power-latch will be terminated if KEY\_IN is low. The  $PWR\_CNT$ -counter is not cleared when EC <7.  $PWR\_CNT$ -counter is cleared when EC < 5 or by RST\_UV.

The monitoring module works independently of the controller functionality. The monitoring module generates various questions, which the controller must fetch and correctly respond to within a defined time window. The monitoring module checks whether the response is returned in a time window and if the response is fully correct.

The question is a 4-bit word. This 4-bit word can be fetched by the controller using a read access to register *WDA REQULO*. The monitoring module also calculates the expected correct response, which is compared to the actual response from the controller.

The response is a 32-bit word consisting of the 4 bytes *RESP\_BYTE3*, *RESP\_BYTE2*, *RESP\_BYTE1* and *RESP\_BYTE0*. The 4 bytes are sent to the monitoring module via MSC in the order *RESP\_BYTE3* - *RESP\_BYTE2* - *RESP\_BYTE1* - *RESP\_BYTE0* using four times the command *WDA\_RESP* - once for each answer byte.

The monitoring cycle phase is initialized by (the end of) writing of *RESP\_BYTE0* (least significant response byte) or by a write access to the *RESPTIME* register. The cycle starts with a variable wait time (response time, set by register *RESPTIME*), followed by a fixed time window. When a monitoring cycle ends (the end of the fixed time window has been reached) a new monitoring cycle is started automatically.

A correct response within the time window (at a response time > 0 ms) decreases an ERROR COUNTER by one. An incorrect response, a response outside the time window or response time = 0 ms leads to the incrementing of the ERROR COUNTER by one.



"... within the time window" means that the end of writing the last answer byte - i.e. *RESP\_BYTE0* - falls into the fixed time window mentioned above (see picture below).

Except the last answer byte, the previous answer bytes may also be written earlier than the beginning of the fixed time window.

The question sequence is deterministic. A question will be repeated until it is answered correctly both in value and in time. Then the next question is placed in the sequence.

The ERROR COUNTER (EC) is a 3-bit counter. Various actions are activated depending on the value of the counter.

The result of the comparison of the controller response and the calculated correct response, as well as the next question, are available in registers *REQULO* after receiving the  $\mu$ C response (LSB of *RESP\_BYTE0*) and can be read by the controller.



# 4.1.2 ERR CNT (EC) and reactions, PWR COUNTER (PWR\_CNT) and generation of the monitoring module reset

Various actions are initiated for specific counter states of the *ERROR COUNTER* EC. The counter reset state is 6.

For *ERROR COUNTER* (EC) > 4, the open drain output WDA is pulled low (active).

ERR_CNT	0 4	04 5		Overflow ERR_CNT > 7					
WDA	Hi-Z	Low	Low	Low					
PWR_CNT	0	unchanged	unchanged	Incremented by 1					
Internal <i>PWR_CNT</i> signal	Low (not active)	If <i>PWR_CNT</i> = 7 and <i>ERR_CNT</i> increase => High (active) Else unchanged	If <i>PWR_CNT</i> = 7 and ERR_CNT increase => High (active) Else unchanged	PWR_CNT < 7 Low (inactive) PWR_CNT 6->7 Low (inactive) PWR_CNT 7 -> 7 High (active)					

Table	19.	Error	counter
-------	-----	-------	---------

If the ERROR COUNTER reaches the value "7" and a further error occurs the *PWR\_CNT* is incremented by one during a sequencer-run.

The state "EC = 7 and a further error occurs" is also called ERROR COUNTER overflow ("EC" > 7).



The counter *PWR\_CNT* is a 3 bit counter.

Behaviour of *PWR\_CNT*:

- asynchronous reset to "000" with RST\_UV
- synchronous reset to "000" IF (EC < 5)
- IF (PWR\_CNT < 7) AND (sequencer-run AND "EC" > 7) THEN PWR\_CNT = PWR\_CNT + 1 ELSE unchanged.

The counter cannot be decremented and can be only reset to "000" by an active RST\_UV signal (asynchronous) or  $\langle WDA\_INT \rangle = '0'$  (synchronous). The signal PWR\_INT becomes active '1' when PWR\_CNT = "111" and a further error is detected. When KEY\_IN =0, the active PWR\_INT signal causes a shut-down of the main relay and the voltage regulators. This function ensures a secure shutdown of the system in an error state of the  $\mu$ C in "power-latch". Signal PWR\_INT is set to '0' again only when  $\langle WDA\_INT \rangle = '0'$ .

### 4.1.3 Generation of a monitoring module reset

The monitoring module may cause a reset at the pin [RSTN] named "monitoring module reset" in conjunction with the internal signal WDA\_RST. The generation of a monitoring module reset depends on the state of the bit <<u>WDA\_INT</u>>.

< *WDA\_INT*> = '0' (reset state):

If  $< WDA_INT > = '0'$ , the signal  $< WDA_RST >$  remains always inactive '0' and the monitoring module can never generate a reset. The error counter can only be decremented via correct responses. If  $< WDA_INT > = '0'$  the state of the reset counter <RST\_CNT> remains unchanged when an ERROR COUNTER overflow occurs (description of the reset counter <RST\_CNT> see below).

< WDA\_INT> = '1':

If <  $WDA_INT$ > = '1', an ERROR COUNTER overflow activates a reset [RST] (signal <WDA\_RST> becomes active). The signal < $WDA_RST$ > becomes active (i.e. '1') due to an ERROR COUNTER overflow when the value of the 3 bit reset counter < $RST_CNT(2-0)$ > is 0..6. If the value of < $RST_CNT$ > = "111" and an ERROR COUNTER overflow occurs < $WDA_RST$ > remains inactive (i.e. '0') and no reset is generated. The "reset counter" < $RST_CNT$ > is incremented by one during a sequencer-run due to an ERROR COUNTER overflow when <  $WDA_INT$ > = '1' and < $RST_CNT$ > is between 0 and 6. If < $RST_CNT$ > = 7 and an ERROR COUNTER overflow occurs, the counter state remains 7. The counter can not be decremented and can only reset to zero by an active RST\_UV signal. The occurrence of a monitoring module reset is indicated via the flag < $WDA_RST$ > = '1'. Reading the flag via MSC clears it automatically. In effect maximum 7 monitoring module resets can be generated between 2 active RST\_UV signal. (see also state table for < $WDA_INT$ > = '1' below).The state of the "reset counter" < $RST_CNT$ > can be read via MSC but cannot be changed.

RST_CNT old value	EC>7 and sequencer-run	RST_CNT new value	WDA_RST
000 111	False	= RST_CNT old	0, no monitoring module reset
000 110	True	= RST_CNT old + 1	1, monitoring module reset generated
111	True	= 111	0, no monitoring module reset

Table 20. Internal states for WDA\_INIT=1



### 4.1.4 Question generation

The generation of the 4-bit question (*REQU[3-0]*) is realized as in the table below. The 4-bit counter only changes to the next state during the sequencer-run when the previous question has been answered correctly in value and in time. The state is changed by a sequencer-run because of a write-access to the RESPTIME register or the expiration of the time window.

When RST\_UV is active the state is set to 0000b

#### 4.1.5 Response comparison

The 2-bit counter <*RESP\_CNT (1-0*)> counts the received bytes of the 32-bit response and controls the generation of the expected response. Its default value is "11" (corresponds to "waiting for *RESP\_BYTE3*").

The <RESP\_ERR> flag is set '1' when a response byte is incorrect. The flag remains '0' if the 32-bit response is correct. The ERROR COUNTER is updated with the flag. The default state of the flag is '0'.

The 2-bit counter <*RESP\_CNT* (1-0)> and the <*RESP\_ERR*> flag are reset to their corresponding default values at a sequencer-run. The reset condition of the counter <*RESP\_CNT* (1-0)> and the <*RESP\_ERR*> flag are the corresponding default states.

Procedure of the sequential response comparison:

<*RESP\_CNT (1-0)*> = "11": switch the expected response for *RESP\_BYTE3* to the comparator

Write access: RESP\_BYTE3

Set <RESP\_CNT> to "10", update <RESP\_ERR> flag

<**RESP\_CNT** (1-0)> = "10": switch the expected response for **RESP\_BYTE2** to the comparator

Write access: RESP\_BYTE2

set <RESP\_CNT> to "01", update <RESP\_ERR> flag

<**RESP\_CNT** (1-0)> = "01": switch the expected response for **RESP\_BYTE1** to the comparator

Write access: RESP\_BYTE1

set <RESP\_CNT> to "00", update <RESP\_ERR> flag

<*RESP\_CNT (1-0)*> = "00": switch the expected response for *RESP\_BYTE0* to the comparator

"update <*RESP\_ERR*> flag" previously described means that it sets <*RESP\_ERR*> flag to 1 if a response byte is incorrect. Once <*RESP\_ERR*> flag is set to 1 it maintains its value until next sequencer run.

Write access: RESP\_BYTE0

Start sequencer (SEQU\_START signal), set <<u>RESP\_CNT</u>> to "11", update <<u>RESP\_ERR</u>> flag, update ERROR COUNTER

Sequencer clears <RESP\_ERR> flag to '0

SEQU\_START = (RESP\_CNT1=0) AND RESP\_CNT0=0) AND "response byte write"



question REQU (3-0)	RESP_BYTE3	RESP_BYTE2	RESP_BYTE1	RESP_BYTE0
0	FF	0F	F0	00
1	В0	40	BF	4F
2	E9	19	E6	16
3	A6	56	A9	59
4	75	85	7A	8A
5	3A	CA	35	C5
6	63	93	6C	9C
7	2C	DC	23	D3
8	D2	22	DD	2D
9	9D	6D	92	62
А	C4	34	СВ	3B
В	8B	7B	84	74
С	58	A8	57	A7
D	17	E7	18	E8
E	4E	BE	41	B1
F	01	F1	0E	FE

Table 21. Question and answer

# 4.1.6 Reset behaviour

All monitoring module registers are reset by RST\_UV. The following monitoring module components are also reset by RST\_PRL (internal partial reset).

Table 22.	Watchdog	reset	behaviour
-----------	----------	-------	-----------

Component	Reset Condition
ERROR COUNTER	110b
Register for "EC>7"	·0 <sup>,</sup>
Register RESPTIME	Maximum value:0011 1111b

RST\_PRL is active when at least one of the following signals is active: RSTN or SW\_RST.



### 4.1.7 Access during a sequencer-run

A sequencer-run (which means the same as a monitoring cycle) is initiated by the writing of a response (i.e. all answer bytes <<u>RESP\_BYTE3..0</u>>) or a write to <<u>RESPTIME</u>> or by reaching "end of time window". It's not interrupted by a new access, i.e. the monitoring module completes the action already started:

- A sequencer-run was initiated by a "response write": The sequencer completes its task with the data of the previous access and the new data are ignored.
- A sequencer-run was initiated by a "response-time write": The sequencer uses the response-time of the previous access, the error counter is correspondingly incremented by one and the *<CHRT>* bit (REQUHI register) is set and the new data are ignored. *<CHRT>* will be reset by reading and by the next start of a sequencer run (not reset by the sequencer run that is started by a "response-time write")
- A sequencer-run was initiated by "end of time window": The sequencer finishes the started run, the error counter is incremented by one and the new data are ignored.

The writing of a response-time during a sequencer-run will not set the *CHRT* bit (REQUHI register). The new response-time value is also not accepted.

At the end of the sequencer run  $W\_RESP$  bit is set to 0 if the response is correct, it is set to 1 if the response is incorrect.

### 4.1.8 Clock and time references

The monitoring module works independently by the micro-controller clock so that it can monitor the timing of the micro-controller.

This oscillator is integrated in the U-chip and it provides a clock CLK1 for the monitoring module.

Clocked with CLK1, a divider generates the base time of 1.6 ms @ 64 kHz for the responsetime and  $8^{1.6}$  ms = 12.8 ms @ 64 kHz for the fixed time window. Accuracy of CLK1 is ± 5%.

The response-time is adjustable by the controller in the range 0ms to about 100ms (register *RESPTIME*).

The response-time can be calculated with the equation

Response\_Time = *RESPTIME* [5:0]) \*1.6 ms

If 39 kHz clock is selected by wda\_win\_sel configuration bit, the base time changes becoming 2.6ms @ 39 kHz. This implies the change of all related timing values: 8\*2.6 ms = 20.8 ms @ 39 kHz for the fixed time window and response time becomes RESPTIME [5:0] \*2.6 ms.

The *WDA\_RESPTIME* (*CONFIG\_REG9\_0*) register is set to '0011 1111'b after a reset. The ERROR COUNTER is incremented by one if the controller changes the response-time. If the response-time is set to 0 ms, then the ERROR COUNTER is incremented by one even if a correct response is received within the time window. The maximum error reaction time is given by: maximum response-time, response at the end of a time-window and ERROR COUNTER 0 Is 5 \*(100.8 ms + 12.8 ms) = 568 ms.

In order to assure correct response write, there must be a minimum distance between 2 consecutive writes equal to 5us, this time does not depend on *WDA\_WIN\_SEL* (CONFIG\_REG9\_1 D2).



#### L9788

Note: These clock-tolerances have to be taken into account additionally.

As output (open drain):

5.5 V  $\leq$  VB\_IN  $\leq$  18 V, T\_j -40 to 175 °C unless otherwise specified;

Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
WDA_UV_LO	Output low voltage	1 < VDD5 < VDD_UV R <sub>reset</sub> = 4.7 kΩ	-	-	0.6	V	WDA
WDA_IUVres_max	Input current	VDD5 = VDD_UV V <sub>UV_reset</sub> = 0.6 V	5	-	-	mA	WDA
WDA_IIk <sub>UV_reset</sub>	Input leakage current	V <sub>UV_reset</sub> > VDD_UV	-	-	1	μΑ	WDA

#### Table 23. WDA circuit electrical characteristic

As input:

5.5 V  $\leq$  VB\_IN  $\leq$  18V, 4.75 V  $\leq$  VDD\_IO  $\leq$  5.25 V T\_j -40 to 175 °C unless otherwise specified;

Symbol	Parameter	Test condition	Min	Тур	Мах	Unit	Pin
WDA_RST_L	WDA input low voltage	-	-0.3	-	1.1	V	WDA
WDA_RST_H	WDA input high voltage	-	2.3	-	VDD_IO +0.3	V	WDA
WDA_Trst_flt	WDA Reset filter time	Tested by scan	-	10	-	μs	WDA
-	WDA pull up external resistor	Application note, parameter not tested	50	-	250	kΩ	WDA

#### Table 24. WDA reset circuit electrical characteristic



# 5 Main relay driver (low-side driver)

This driver is used to drive the main relay only.

The on/off status of the driver depends on the following sources of power on: KEY\_IN WK\_IN WAKE\_UP\_TIMER POWER\_HOLD (MSC), CAN see *Table 20*. The Main Relay Driver can be also switched on/off by a MSC command protected by lock. This is intended to use in the permanent battery supply scheme only if power up was done by wk\_in/EOT/ CAN according to *Table 25*. MSC micro commands protected by lock are available for fast on and off diagnosis.



Figure 20. Main relay low-side driver stage

The low-side (main relay) can work down to VB\_IN= VOFF\_VB\_IN, during cold crank conditions. The driver has integrated diagnosis, with over-current and overtemperature protection circuit during the driver on. The driver turn on/off slew-rate is internally controlled.

The Main Relay Driver on/off status is controlled by the power up/down modes or by the msc commands according to *Table 25*.

These notes are linked to Table 25



- 1. The battery status can be determined at power up only.
- 2. The key detection switches on always MRD and does not determine the battery status.
- 3. Once the key detection has switched on MRD, MRD is switched off by one of these events:
  - Clearing of all detections and phold not active (power down),
  - Watchdog power counter timeout,
  - MSC MRD OFF command when phold is active (all detections cleared).
- 4. The msc\_enable\_driver command or trans\_f error or clock monitor error does not affect the MRD even if it is controlled by MSC commands.

# 5.1 ON state diagnostic

-	-		MRD		SC mand	ovc	οντ
				ON	OFF		
	Permaner	nt Supply	ON	Y	N restart by MSC scenario 19 (see <i>Figure 109</i> )		Auto restart without limit of number scenario 21 (see <i>Figure 111</i> )
KEY_DET=1	Non	Before Power up	ON	N N/A N/A N/A Auto restart without scenario 12/13 (see <i>Figure 102</i> )		limit of number scenario 12/13	N/A
	Permanent Supply After Power up		ON	N	N	Auto restart without limit of number scenario 14/27/15 (see <i>Figure 102, 104</i> and <i>105</i> )	Auto restart without limit of number scenario 26/27 (see <i>Figure 100</i> and <i>Figure 104</i> )
	Permaner	nt Supply	OFF	Y	Y	restart by MSC scenario 19 (see <i>Figure 10</i> 9)	Auto restart without limit of number scenario 21 (see <i>Figure 111</i> )
WAKE_IN_DET / WAKE_EOT_DET / WAKE_CAN_DET =1 KEY_DET=0	Non Permanent Supply	Before Power up	ON	N/A	N/A	Auto restart for MRD_EN_TIMEOUT min 331 ms typ 500 ms max 650 ms Scenario 17/18 (see <i>Figure 102</i> and <i>107</i> )	N/A
	After Power up		ON	N	N	No restart scenario 31 (see <i>Figure 108</i> )	No restart scenario 28 (see <i>Figure 115</i> )

#### Table 25. ON state diagnostic



-	-		MRD	MSC command		ovc	οντ
				ON	OFF		
PHOLD_EN =1 KEY DET/WAKE IN	Permaner	nt Supply	Keep the status	Y	Y	restart by MSC scenario 20 (see <i>Figure 110</i> )	Auto restart without limit of number scenario 29 (see <i>Figure 112</i> )
DET/ WAKE_EOT_DET/	Non	Before Power up	N/A	N/A	N/A	N/A	N/A
WAKE_CAN_DET = 0	Permanent Supply	Permanent Ke		N	Y	No restart scenario 16 (see <i>Figure 105</i> )	No restart scenario 30 (see <i>Figure 116</i> )

Table 25. ON state diagnostic (continued)

# 5.1.1 Overcurrent protection

When overcurrent fault is detected the Main Relay Driver MRD is switched off.

The MRD is automatically restarted every T\_res if KEY\_IN is still active in not permanent battery supply scheme. No restart is done in permanent battery supply schemes.

In non permanent supply system waked up by WK\_IN or WAKE\_UP\_EOT or WAKE\_UP\_CAN, MRD OVC retry is just done before VB\_IN present. No restart of MRD after VB\_IN power loss due to OVC, unless a next rising edge at WK\_IN or WAKE\_UP\_EOT or WAKE\_UP\_CAN.

The retry is done for MRD\_EN\_TIMEOUT from the detection of WK\_IN or WAKE\_UP\_EOT or WAKE\_UP\_CAN.

In permanent battery supply scheme in case of power up from WK\_IN or WAKE\_UP\_TIMER or WAKE\_UP\_CAN the MRD is not switched on at power up. In case of permanent battery supply scheme and OVC protection is activated the driver is restarted by a positive transition on the MSC *MRD\_ON* command. It is not restarted by MSC reading.

# 5.1.2 Thermal protection

The overtemperature fault is detected only when VB\_IN is present and the logic is out of power on reset, so when the device is in ON state.

When overtemperature fault is detected the Main Relay Driver is switched off. In not permanent battery supply schemes the switching off of the Main Relay Driver produces a power down. If KEY is still active, a new power up sequence is started. If wake up from WK\_IN or EOT or CAN, or *PHOLD\_EN* =1, no power up sequence is started. In permanent battery supply schemes the switching off of the Main Relay Driver does not produce a power down. The MRD is switched on again when temperature decreases to T\_SD\_LOW.



# 5.2 OFF state diagnostic

The OFF diagnosis is performed only in the supply scheme with battery permanently connected.

The off diagnosis is the same as other low-side drivers.

There is a bit *lpupd\_EN* which is controlled by a MSC bit (CONFIG\_REG2 D6), it is used by external  $\mu$ Controller if it is needed to switch on/off both pull up and pull down diagnosis current.

There is a bit *lpupd\_MODE* which is controlled by a MSC bit(CONFIG\_REG2 D7), it is used by external uController if it is needed to switch on/off the bigger diagnosis current (I\_LS\_PU1) in fast mode. It is possible to define the maximum number of retry in case of OVC after wake up by KEY. It can be done setting *KEY\_OC\_RETRY\_MAX\_EN* bit in CONFIG-REG 20.

#### **Conditions:**

5.5 V ≤ VB\_IN ≤ 18 V, T<sub>i</sub> -40 to 175 °C unless otherwise specified;

Symbol	Parameter	Test condition	Min	Тур	Мах	Unit	Pin
Main relay							
MRD_out_voltage_low	Low-side out voltage	VB_IN = 3.9 V I <sub>load</sub> = 0.1 A	-	-	0.9	V	MRD
MRD_out_voltage_nom	Low-side out voltage	5.5 V < VB_IN < 18 V I <sub>load</sub> = 0.3 A	-	-	1.35	V	MRD
MRD_lkg	Output leakage current	Output disabled, diagnostic off	-10	-	+10	μA	MRD
rev_MRD	-	Reverse battery	-	-	-16	V	MRD
I_load	Output current	Application Info	-	-	0.5	А	MRD
SR_ON_20	Voltage slew ON State	From 80% to 30% of VOUT VB_IN = 14 V, $R_{load} = 20 \Omega$ $C_{load} = 10 nF$	2	-	6	V/µs	MRD
SR_OFF_20	Voltage slew OFF State	From 30% to 80% of VOUT VB_IN = 14 V, $R_{load} = 20 \Omega$ $C_{load} = 10 nF$	2	-	6	V/µs	MRD
Ton_MRD_20	Propagation Delay from Chip_EN rising edge to 80% output MRD voltage	VB_IN = 14 V, R <sub>load</sub> = 20 Ω C <sub>load</sub> = 10 nF	-	-	10	μs	MRD

#### Table 26. Main relay low-side driver electrical characteristics



Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
Toff_MRD_20	Propagation Delay from Chip_EN falling edge to 20% output MRD voltage	VB_IN=14V, R <sub>load</sub> = 20 Ω C <sub>load</sub> = 10 nF	-	-	10	μs	MRD
Vclamp_MRD	MRD clamping Voltage	I <sub>load</sub> = 0.3 A	48		55	V	MRD
Vclamp_MRD_high_curr	MRD clamping Voltage	I <sub>load</sub> = 1 A Guaranteed by design, provided single pulse energy limits are not violated by clamping action	48	-	55	V	MRD
IOVC_MRD	Over current driver threshold	-	1	-	2	А	MRD
I_LS_ocv_flt	LS overcurrent filter time	Guaranteed by scan	4	-	7	μs	MRD
TfT_Res	Self retry time after OVC with KEY_IN on or WK_IN active or WKE_UP_EOT active	Guaranteed by scan	15.2	16	16.8	ms	MRD
NRes_NN	Maximum number of retry when KEY_OC_RETRY _MAX_EN=1	Guaranteed by scan	-	32	-	-	MRD
T_SD_HIGH	Temperature shut down	-	185		200	°C	MRD
T_SD_LOW	Temperature shut down recover	-	175	-	190	°C	MRD
T_SD_hys	Temperature shut down hysteresis	-	5	-	10	°C	MRD
tmsd_pre_an	Thermal shutdown analog filter time	Guaranteed by design	1.5	-	4	μs	MRD
t_SD_deglitch	Digital deglitch filter time on Temperature shut down detection	Guaranteed by scan	30	-	-	μs	MRD
OFF state diagnostic							
VLVT	Short to GND threshold voltage	Driver tristate, diag enabled	1.9	-	VOUTO PEN -190mV	V	MRD

 Table 26. Main relay low-side driver electrical characteristics (continued)



	Table 26. Main relay low-side driver electrical characteristics (continued)								
Symbol	Parameter	Test condition	Min	Тур	Мах	Unit	Pin		
V_OL	Open load threshold voltage	Driver tristate, diag enabled	VOUTOPEN +160 mV	-	3.0	V	MRD		
VOUTOPEN	Open load output voltage	Driver tristate, diag enabled	2.3	2.5	2.7	V	MRD		
I_LS_PU1	Diagnostic pull up current	In OFF condition, OUTx < VLVT, Ipupd_EN = ENB, Ipupd_MODE = "1"	2.5	3.6	4.7	mA	MRD		
I_LS_PU2	Diagnostic pull up current	In OFF condition, OUTx < VLVT, Ipupd_EN = ENB, Ipupd_MODE = "0"	40	70	100	μΑ	MRD		
I_LS_PD1	Diagnostic pull down current	In OFF condition, OUTx > VOUTOPEN, Ipupd_EN = ENB	60	85	110	μΑ	MRD		
Tflt_diagoff1	DIAG Filter time	Filter Mode=0	75	100	125	μs	MRD		
Tflt_diagoff2	DIAG Filter time	Filter Mode=1	450	600	750	μs	MRD		
-	Minimum OFF time for correct diagnostic	Application note (esd cap < 10 nF) Filter Mode = 0	175	-	-	μs	MRD		
-	Fast OFF diagnostic ON→OFF→ON	Filter Mode = 0	175	200	240	μs	MRD		
-	Fast ON diagnostic OFF→ON→OFF	-	65	-	90	μs	MRD		
Driver Reliability Data									
EnergyRep MRD	Energy Repetitive Pulses	I_OT_n = 0.3 A Freq = 1 Hz ; 4 Miopulses T <sub>j</sub> =150 °C	-	-	6.5	mJ	MRD		

Table 26. Main relay low-side driver electrical characteristics	(continued)
	(0011111000)

# 5.3 Error handling

The Main Relay Driver follows the same error handling table as other low-side drivers.



# 6 Multi-voltage regulator supplies

The chip has one pre-boost regulator and one pre-buck regulator, which will supply a 5 V regulator with external MOS. Three 5 V tracking regulators are included. One charge pump is used for HS channel and by the 5 V linear regulator to drive the external MOS. See the diagram in *Figure 21*. The chip becomes to be supplied and the regulators are enabled in the sequence: VB\_in grows till is higher than VB\_IN\_uv threshold, then internal 3V3 supply, charge pump and buck, pre-boost regulator, 5 V linear regulator, 5 V tracking regulator 1, 2 and 3 are switched on. Then the power on reset is released and the chip is working.









Figure 22. Power supply block diagram with pre-boost regulator permanent VBAT

The pre-boost regulator is an optional choice. It can be disabled (BOOST\_EN (CONFIG-REG 1 D5) in case battery voltage is high enough in cranking phase to supply the pre-buck regulator. See the diagram in *Figure 23* 



Figure 23. Power supply block diagram with charge pump without pre-boost





Figure 24. Power supply block diagram with charge pump and MRD without pre-boost

# 6.1 **Pre-boost regulator**

The boost regulator will provide a higher voltage than battery to the buck regulator when battery voltage is too low to maintain 5 V regulator out of reset conditions. Once the output of the pre-boost is higher than VB\_IN\_th (typ 8.5 V), the pre-boost will stop working.

The boost is disabled at the beginning of the power down sequence. When *Boost\_EN* (CONFIG\_REG 1 D5) = 0 the internal driver keeps OFF the external MOS.

The parameters of Pre-boost regulator can be guaranteed when Vbat goes down to 3.0 V during cranking phase. The block diagram of the pre-boost is *Figure 25*.



Figure 25. Pre-boost block diagram

3.0 V  $\leq$  VBAT  $^{(*)}$  < 18 V, T\_{j} -40 to 175 °C unless otherwise specified.

Note:

<sup>(\*)</sup>VBAT is the battery line of Figure 25 in front of the limiting 22 k $\Omega$  resistor (not shown in the figure).

Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
VB_IN_th	BOOST enable/disable threshold	When VB_IN < VB_IN_TH, the boost starts for time $(t_{ON})$ . When VB_IN $\geq$ VB_IN_TH, Boost is disabled after $t_{ON}$ is completed. $t_{ON}$ depends on different duty cycle	8.07	8.5	8.93	V	VB_IN
tdBOOST_EN	BOOST Enable/disable comparator delay time	-	0.19	-	2	μs	VB_IN
Fsw_BOOST	Switching frequency	43 cycles of 15 MHz main clk, Guaranteed by SCAN	334	352	370	kHz	VB_IN
Boost_DC1	Boost Duty cycle 1	0V < VBAT_SENSE < Vcomp_th1 33 out of 43 cycles of 15MHz main clk (100% DC is 43 clk cycles) Guaranteed by SCAN	-	76.74	-	%	VB_IN
Vcomp_th1	VBAT_SENSE comparator threshold 1	-	3.95	4.15	4.35	V	VBAT_SENSE
Boost_DC2	Boost Duty cycle 2	Vcomp_th1 < VBAT_SENSE < Vcomp_th2 25 out of 43 clk cycles Guaranteed by SCAN	-	58	-	%	VB_IN
Vcomp_th2	VBAT_SENSE comparator threshold 2	-	5	5.36	5.7	V	VBAT_SENSE
Boost_DC3	Boost Duty cycle 3	Vcomp_th2 < VBAT_SENSE < Vcomp_th3 18 out of 43 clk cycles Guaranteed by SCAN	-	41.86	-	%	VB_IN
Vcomp_th3	VBAT_SENSE comparator threshold 3	-	6.25	6.6	6.95	V	VBAT_SENSE

Table 27. Pre-boost regulator output electrical characteristics



Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
Boost_DC4	Boost Duty cycle 4	Vcomp_th3 < VBAT_SENSE < Vcomp_th4 10 out of 43 clk cycles Guaranteed by SCAN	-	23.85	-	%	VB_IN
Vcomp_th4	VBAT_SENSE comparator threshold 4	-	7.4	7.8	8.2	V	VBAT_SENSE
Boost_DC5	Boost Duty cycle 5	Vcomp_th4 < VBAT_SENSE 4 out of 43 clk cycles Guaranteed by SCAN	-	9.3	-	%	VB_IN
tdBAT_SENS	VBAT_SENSE comparators delay time	Vcomp_th1/2/3/4 comparators	0.19	-	2	μs	VBAT_SENSE
IBOOST_LS_sink	LS driver sink current	BOOST_G = 6 V	30	50	70	mA	BOOST_G
IBOOST_HS_source	HS driver source current	BOOST_G = 0 V	30	50	70	mA	BOOST_G
IBOOST_LS_sink	LS driver sink current	BOOST_G = 0.5 V	15	-	43	mA	BOOST_G
IBOOST_HS_source	HS driver source current	BOOST_G = 5.5 V	10	-	43	mA	BOOST_G
BOOST_G_lleak	Leakage current	From 0 V to max pin voltage	-	-	1.2	μA	BOOST_G
I_VBAT_Sense_stby	Current leakage on VBAT_sense pin in st-by	-	-	-	1	μA	VBAT_SENSE
I_VBAT_Sense	Pull down current on VBAT_sense operative mode	-	-	-	100	μΑ	VBAT_SENSE
R_VBAT_sense	Pull-down resistor from VBAT_sense to GND	-	438	880	1320	kΩ	VBAT_SENSE
R1_VBAT_sense	Resistor divider string element	Design info, not tested	311	622	933	kΩ	-
R2_VBAT_sense	Resistor divider string element	Design info, not tested	28.75	57.5	86.25	kΩ	-

 Table 27. Pre-boost regulator output electrical characteristics (continued)



Table 27. Fre-boost regulator output electrical characteristics (continued)									
Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin		
R3_VBAT_sense	Resistor divider string element	Design info, not tested	18.15	36.3	54.45	kΩ	-		
R4_VBAT_sense	Resistor divider string element	Design info, not tested	12.5	25	37.5	kΩ	-		
R5_VBAT_sense	Resistor divider string element	Design info, not tested	67.5	135	202.5	kΩ	-		

 Table 27. Pre-boost regulator output electrical characteristics (continued)

Boost application information table:

Table 28. Pre-boost regulator external components electrical characteristics										
Symbol	Parameter	Min	Тур	Мах	Unit	Note	Pin			
C <sub>OUT_BOOST</sub>	Capacitance at VB_IN	36	40	150	μF	Min 4*10 μF, 10%,25 V, X7R, 1206, CER CAP;	VB_IN			
C <sub>OUT_BOOST_ALU</sub>	Option ALU Capacitance at VB_IN	0	330	470	μF	ALU 35 V ESR 10 mΩ3 Ω, 330 μF, 20%, 25 V, SMD,AL,ELEC CAP	VB_IN			
VBoost_ripple	-	-	-	1.2 1.1 1.0 0.8	Vpp	triangular ripple @ 10 kHz and 25 kHz @ 50 kHz @ 100 kHz @ 350 kHz. All characteristics of all blocks supplied by VB_IN guaranteed	VB_IN			
IBOOST	Load current at VB_IN	0.05	-	1.8	A	-	VB_IN			
Q1_Boost	-	-	-	-	-	Choice: STD20NF06L	VB_IN			
D1_Boost	-	-	-	-	-	Choice: STPS10H100C	VB_IN			
L_boost	BOOST inductance	0.8	1	1.2	μH	ESR = 10 mΩ	VB_IN			
L_boost1	BOOST inductance	-	2.5	-	μH	ESR = 25 mΩ, I <sub>sat</sub> = 23 A	VB_IN			
L_boost1	BOOST inductance	-	3.3	-	μH	-	VB_IN			
Rsense	Resistor for VB_sense pin protection	10	22	30	kΩ	-	VBAT_Sense			
Rg	-	-	2.2	-	Ω	-	BOOST_G			
Rg_pd	-	-	150	-	kΩ	-	BOOST_G			







#### 6.2 Pre-buck regulator with internal MOS

Vpre features:

- 6 V regulated output voltage (VPRE);
- 1.6 A maximum output current;
- PWM block (ramp generator, comparator and main latch) with one fixed PWM frequency (Fsw vpre);
- Internal error amplifier;
- Internal Power FET including Bootstrap;
- dV/dt Control on gate drivers to fulfill EMC requirements;
- Maximum Duty cycle 100%, to allow to charge Bootstrap capacitor;
- Protection by over temperature;
- Soft Start.

The Vpre regulator is a buck regulator which supplies Pre-boost driver/VDD5/Vtrack1.2.3. When the OV of VB IN is detected, the Vpre(Buck) will be switched off. This function is selectable by a dedicated MSC bit (VB\_IN\_OV\_RST\_EN in CONFIG\_REG12). A bit is also available (BUCK\_SLOW\_SR in CONFIG\_REG 21) in order to select slew rate for output voltage; the default value corresponds to fast slew rate, slow slew rate helps to improve emission performance

The Vpre regulator includes a soft start. Range of dV/dt at VPRE is specified in electrical parameters.

Pulse skipping mode: the Vpre regulator can go to pulse skipping mode when the load is too low to avoid that output voltage (VPRE) rises too much. The principle of the pulse skipping mode is to skip some pulses during the switching phase, when the loop can't keep itself the output voltage regulated with a very low load because it is limited by the minimum duty cycle.

VB IN OV fault can trigger the turn OFF of Buck regulator, as specified into reset matrix. This effect can be masked with bit VB\_IN\_OV\_RST\_EN in CONFIG\_REG 12.



# Conditions:

5.5 V< VB\_IN\_SW < 18 V, T\_j -40 to 175 °C unless otherwise specified.

Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
VPREdc	VPRE regulated voltage (including aging and static line/load regulation)	VB_IN_SW = 7 V to 18 V, Ivpre = 50 mA ~1.6 A, C = 20 µF, L = 22 µH	5.82 (-3%)	6	6.18 (+3%)	V	VPRE
V <sub>drift_VPRE</sub>	Total VPRE voltage aging drift	-	-0.8	-	0.8	%	VPRE
V <sub>line_</sub> VPRE	Line regulation voltage	7 V < VB_IN_SW < 18V Ivpre = 50 mA, 1600 mA C=20 μF, L = 22 μH, T = 27 °C, 175 °C	-25	-	25	mV	VPRE
V <sub>line_VPRE</sub>	Line regulation voltage	7 V < VB_IN_SW < 18V lvpre = 50 mA, 1600 mA C=20 µF, L = 22 µH,T = -40 °C	-25	-	25	mV	VPRE
V <sub>line_VPRE</sub>	Line regulation voltage	7 V < VB_IN_SW < 18V lvpre = 50 mA, 1600 mA C=20 μF, L = 22 μH,T = -40 °C	-60	-	60	mV	VPRE
V <sub>load_</sub> VPRE	Load regulation voltage	VB_IN_SW = 7 V, 18V, 50 mA <ivpre<1600 ma,<br="">C = 20 µF, L = 22 µH, T = 27 °C, 175 °C</ivpre<1600>	-25	-	25	mV	VPRE
V <sub>load_VPRE</sub>	Load regulation voltage	VB_IN_SW = 7 V, 18 V, 50mA <ivpre<1600 ma,<br="">C = 20 µF, L = 22 µH, T= -40 °C</ivpre<1600>	-25	-	25	mV	VPRE
V <sub>load_VPRE</sub>	Load regulation voltage	VB_IN_SW = 7 V, 18 V, 50 mA <lvpre<1600 ma,<br="">C = 20 μF, L = 22 μH, T=-40°</lvpre<1600>	-60	-	60	mV	VPRE
V <sub>line_</sub> VPRE_tr	Transient line regulation accuracy	VB_IN_SW step 12 V to 18 V; 18 V to 12 V, dVB_IN_SW/dt = 3 V/ $\mu$ s, lvpre = 50 mA,1.3 A, C = 20 $\mu$ F, L = 22 $\mu$ H, Guaranteed by design <sup>(1)</sup>	-8	VPRE	8	%	VPRE
V <sub>load_</sub> VPRE_tr	Transient Load regulation accuracy	VB_IN_SW = 13 V, Ivpre = 50 mA to 1.3 A dI/dt = 500 mA/ $\mu$ s, C = 20 $\mu$ F, L = 22 $\mu$ H, Guaranteed by design <sup>(1)</sup>	-8	VPRE	8	%	VPRE



Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
ILIMVPRE	Current limit	-	2.4	-	3.5	А	VPRE
VPRE_coupling	VPRE capacitive coupling during battery transients	VB_IN_SW from 0 to 13 V in 100 $\mu$ s, C = 40 $\mu$ F, L = 22 $\mu$ H, device off Design info, not tested	-	-	3	V	VPRE
Vuv_vpre_h	VPRE under voltage hysteresis threshold high; VPRE voltage at Power up to allow Boost activation threshold	Test condition: VB_IN_SW = 5.4 V	4.38	-	4.65	V	VPRE
Vuv_vpre_I	VPRE under voltage hysteresis threshold low	Test condition: VB_IN_SW = 5.4 V	4.25	-	4.51	V	VPRE
Tuv_filter_vpre	VPRE under voltage filter time <sup>(2)</sup>		10.1	12	13.3	us	VPRE
VPRE_slope	Slope control	VB_IN_SW = 13 V	5	-	30	V/ms	VPRE
Tmsd_VPRE_H	Thermal shutdown_High	Comparator threshold and functionality are tested in production	185	-	200	°C	VPRE
Tmsd_VPRE_L	Thermal shutdown_Low	Comparator threshold and functionality are tested in production	175	-	190	°C	VPRE
Tmsd_hyst	Thermal hysteresis for shutdown	-	5	-	10	°C	VPRE
tmsd_pre_an	Thermal shutdown analog filter time	-	1.5	-	4	us	VPRE
tmsd_pre_dig	Thermal shutdown digital filter time	-	10	20	30	us	VPRE
VPRE_rpd	VPRE pulldown resistor	To keep VPRE below 10 V with Buck switch leakage in OFF state	0.2	-	1.05	MΩ	VPRE
Fsw_VPRE	Switching frequency	Fosc from main 15 MHz oscillator, typical 462.5 kHz	450	Fosc/32	500	kHz	BUCK_SW
DCVPRE(BUCK)	Duty cycle range	-	3%	-	100%	-	BUCK_SW

 Table 29. Pre-buck regulator output electrical characteristics (continued)



Table 29. Fre-buck regulator output electrical characteristics (continued)									
Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin		
RVPRE	VPRE (Buck_POW ER MOS) transistor RDSON	-	-	-	200	mOhm	BUCK_SW		
TRVPRE	Rise Time (10-90%)	BUCK_SLOW_SR=0	5	-	25	ns	BUCK_SW		
TRVPRE_slow	Rise Time (10-90%)	BUCK_SLOW_SR=1	10	-	30	ns	BUCK_SW		
TFVPRE	Fall Time (10-90%)	lload = 1 A	5	-	27	ns	BUCK_SW		
VPRE_SW_lleak	Leakage current	From 0 V to max pin voltage	-	-	1	μA	BUCK_SW		

Table 29. Pre-buck regulator output electrical characteristics (continued)

1. Fault detection during power up sequence is masked until RSTN release to avoid false triggering at ramp-up phase.

2. No VDD5 UV/OV violation is expected during specified transient.

# *Note:* When 18 < VB\_IN\_SW< VOV\_VB\_IN\_L, the function of Vpre is guaranteed and no reset happens.

# Table 30. Pre-buck regulator external components electrical characteristics (Vpre application information)

Symbol	Parameter	Note	Min	Тур	Max	Unit	Pin
C <sub>VPRE</sub>	External capacitor on Vbuck supply	Min 2*10 μF Ceramic X7R 16 V in parallel CER,X7R,10 μF, 10%,16 V,1206, Sn	15	40	150	μF	VPRE
L <sub>VPRE</sub>	Switching regulator external inductor	-	15	22	29	μH	VPRE
C <sub>BST</sub>	Bootstrap capacitor	Ceramic X7R 16V 47nF, 10%, 16 V, X7R, 0603, TINNED, CER CAP/	-	47	-	nF	BUCK_C_BST
D <sub>VBUCK_CTRL</sub>	Switching regulator external diode ( <u>Schottky</u> <u>or ultrafast</u> )	Schottky Diode STPS5L60-Y	-	-	-	-	-



# 6.3 Tracking regulator for sensors supply

There are three 5V tracking regulators with self protection from over-current, over-voltage and short to battery. STB/OVC/OV don't disable tracking, but set a flag readable by MSC. Those three tracking regulators track VDD5\_in voltage with 150mA output. There is one thermal sensor, shared between the three tracking regulators, to provide the thermal shut down protection for those three tracking sensor supplies. The switching off of one internal tracking occurs if that tracking is also in OVC.

Once the thermal shut down has happened, the tracking sensor in over-current condition will be off until temperature decreases to thermal shut down threshold low. Those three tracking regulators can be singularly disabled by dedicated MSC bit (*TRK\_EN CONFIG\_REG7* [3:5] in CONFIG\_REG 7). VB\_IN\_OV fault can trigger the turn OFF of Tracking regulators, as specified into reset matrix. This effect can be masked with bit *VB\_IN\_OV\_RST\_EN* in CONFIG\_REG 12.

#### **Conditions:**

5.5 V < VB\_IN\_SW ≤ 18 V,  $T_i$  -40 to 175 °C unless otherwise specified.

Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
ΔVTRK	Output voltage tracking error (including voltage aging and static load/line transient regulation) <sup>(1)</sup>	Vpre = 5.6 – 18 V 1 mA <ivsens<150 ma<="" td=""><td>VDD5 -15m</td><td></td><td>VDD5 +15m</td><td>V</td><td>VSENSE1/2/3</td></ivsens<150>	VDD5 -15m		VDD5 +15m	V	VSENSE1/2/3
I <sub>MAX_VS</sub>	Output current limitation	VSENS = -1 V	150		250	mA	VSENSE1/2/3
I <sub>TH_VS</sub>	Output over-current threshold	Vpre = 5.6 – 18 V	150		lmax _vs	mA	VSENSE1/2/3
V <sub>line_VS</sub>	Line regulation voltage	Vpre = 5.6 – 18 V IVSENS=50mA Ctrk=470nF <sup>(2)</sup>			15	mV	VSENSE1/2/3
V <sub>load_VS</sub>	Load regulation voltage	Vpre = 6 V 1 mA <ivsens<150 ma<br="">Ctrk = 470 nF Note<sup>(2)</sup></ivsens<150>			15	mV	VSENSE1/2/3
Vload_tran	Transient load regulation	Vpre = 6 V IVSENS =1 mA to 150 mA and viceversa dl/dt = 150 mA/µs Ctrk = 470 nF Guaranteed by design <sup>(3)</sup>	-15		+15	%	VSENSE1/2/3
Vline_tran	Transient line regulation	VPRE step 5.6V to 7V and viceversa dVPRE/dt=3V/µs IVSENS =1mA, 150mA Ctrk=470nF Guaranteed by design <sup>(4)</sup> , <sup>(3)</sup>	-15		+15	%	VSENSE1/2/3
I <sub>sink_VS</sub>	Short circuit reverse current	Output shorted to VB_IN+2V	-	-	-4	mA	VSENSE1/2/3

Table 31. Tracking sensor	supplies electrical	characteristics
---------------------------	---------------------	-----------------






Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
V <sub>SCB_TH_VS</sub>	Short to battery threshold	-	Vpre		Vpre +0.2	V	VSENSE1/2/3
V <sub>UV_VS_I</sub>	VSENSE1/2/3 undervoltage hysteresis threshold low	-	4.5	4.65	4.75	V	VSENSE1/2/3
V <sub>UV_VS_h</sub>	VSENSE1/2/3 undervoltage hysteresis threshold high	-	4.7	4.8	4.9	V	VSENSE1/2/3
V <sub>OV_VS</sub>	VSENSE1/2/3 overvoltage threshold	-	5.3	5.4	5.5	V	VSENSE1/2/3
PSRR <sub>VS</sub>	Supply voltage tracking rejection	f =10 kHz			-35	dB	VSENSE1/2/3
V <sub>OS_VS</sub>	Over shoot during power up	-			5.5	V	VSENSE1/2/3
T <sub>UV_filter_VS_</sub> running	Undervoltage filter time <sup>(2)</sup>	cover by SCAN TEST	16	24	32	μs	VSENSE1/2/3
T <sub>OV_filter_VS_</sub> running	Overvoltage filter time <sup>(2)</sup>	cover by SCAN TEST	16	24	32	μs	VSENSE1/2/3
T <sub>OC_filter_VS_</sub> running	Overcurrent filter time	cover by SCAN TEST	16	24	32	μs	VSENSE1/2/3
T <sub>msd_VPRE_H</sub>	Thermal shutdown_High	Comparator threshold and functionality are tested in production	185		200	°C	VSENSE1,2,3
T <sub>msd_VPRE_L</sub>	Thermal shutdown_Low	Comparator threshold and functionality are tested in production	175		190	°C	VSENSE1,2,3
T <sub>msd_hys</sub> t	Thermal hysteresis for shutdown	-	5		10	°C	VSENSE1,2,3
t <sub>msd_pre_an</sub>	Thermal shutdown analog filter time	Guaranteed by design	1.5		4	μs	VSENSE1,2,3
t <sub>msd_pre_dig</sub>	Thermal shutdown digital filter time	Implemented in VHDL	10	20	30	μs	VSENSE1,2,3

Table 31. Tracking sensor supplies electrical characteristics (continued)

1. No oscillation expected with 0mA load current.

2. line and load regulation are guaranteed until the loop is able to regulate after they are defined by low drop parameters; ITH\_VS < IMAX\_VS which is guaranteed by design; Over shoot during power up should not be triggered over voltage warning. When Vtrk output is higher than VSCB\_TH\_VS, The Vtrk output structure will be switched off automatically in order to block the big inrush current into chip through Vtrk circuit. When Vtrk output is higher than VOV\_VS, an over voltage flag will be set. UV/OV fault detection during power up sequence is masked until RSTN release to avoid false triggering at ramp-up phase.

3. No UV/OV violation is expected during specified transient.

4. Specification valid until Tracking regulator is in regulation range, or, in other words, until Vsense X output voltage is determined by the effect of voltage regulation loop and not by secondary effects on other regulators.



Symbol	Parameter	Note	Min	Тур	Мах	Unit	Pin
C <sub>VS1/2/3</sub>	VSENSE external capacitor	ESR_max<20 mΩ Suggest part numbers: GCM188R71C105KA49D	470nF -20%	0.47	20	μF	VSENSE1/2/3

Table 32. VTrack external components characteristics

## 6.4 External tracking regulator monitor

Vsense4\_mon is an input pin for monitoring an external tracking regulator output voltage.

#### **Conditions:**

5.5 V < VB\_IN\_SW ≤ 18 V, T\_j -40 to 175 °C unless otherwise specified.

Symbol	Parameter	Test condition	Min	Тур	Мах	Unit	Pin
V <sub>UV_VS_I</sub>	VSENSE4 undervoltage threshold low	-	4.55	4.65	4.75	٧	VSENSE4_MON
V <sub>UV_VS_h</sub>	VSENSE4 undervoltage threshold high		4.7	4.8	4.95	۷	VSENSE4_MON
V <sub>OV_VS</sub>	VSENSE4 overvoltage threshold	-	5.3	5.4	5.55	V	VSENSE4_MON
T <sub>UV_filter_VS_running</sub> <sup>(1)</sup>	Undervoltage filter time	Covered by SCAN TEST	16	24	32	μs	VSENSE4_MON
T <sub>OV_filter_VS_running</sub> <sup>(1)</sup>	Overvoltage filter time	Covered by SCAN TEST	16	24	32	μs	VSENSE4_MON

#### Table 33. External VTrack monitor

1. Fault detection during power up sequence is masked until RSTN release to avoid false triggering at ramp-up phase.



### 6.5 VDD5 linear regulator with external MOSFET

VDD5 voltage is generated by a linear controller with internal pre-driver and external MOS FET.

Electrical characteristics are available in *Table 34* and *Table 35*. VB\_IN\_OV fault can trigger the turn OFF of VDD5 regulator, as specified into reset matrix. This effect can be masked with bit *VB\_IN\_OV\_RST\_EN* in CONFIG\_REG 12.

VB\_IN\_UV fault triggers the turn OFF of VDD5 regulator, as specified into reset matrix. This effect can be masked with bit *VDD5\_OFF\_SEL* in CONFIG\_REG 11.

VDD5\_OV fault has effects into the device specified into reset matrix. These effects can be masked with bit *VDD5\_OV\_RST\_EN* in CONFIG\_REG 12.

#### **Conditions:**

5.5 V< VB\_IN\_SW ≤ 18 V, 5.5 V < VB\_IN ≤ 18 V,  $T_i$  -40 to 175°C unless otherwise specified.

Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
V <sub>VDD5</sub>	5 V regulated voltage including static load / line regulation	I <sub>load</sub> = 10 mA, 1 A	4.9	5	5.1	V	VDD5_IN
SR <sub>p-up_VDD5</sub>	Output voltage slew rate at power-up	Cvdd5 = 10 μF; from VDD5*10% to VDD5*90%	2	-	25	V/ms	VDD5_IN
I <sub>VDD5</sub>	Controller stability over VDD5 output current range	-	1	-	-	A	VDD5_IN
V <sub>line_VDD5</sub>	Line regulation voltage	5.6 V < VPre < 18 V lload 10mA, 1A Cvdd5 = 10 μF <sup>(1)</sup>	-25	-	25	mV	VDD5_IN
$V_{load_VDD5}$	Load regulation voltage	VPre 5.6 V, 18 V 10 mA < lload < 1 A Cvdd5 = 10 $\mu F$ $^{(1)}$	-25	-	25	mV	VDD5_IN
V <sub>line_</sub> VDD5_tran	Line transient regulation voltage	Vpre from 5.6 V to 7 V by 1 $\mu$ s lload = 10 mA, 800 mA Cvdd5 =10 $\mu$ F Ext MOS STD20NF06L Guaranteed by design <sup>(1)</sup>	_	-	300	mV	VDD5_IN
V <sub>load_</sub> VDD5_tran	Load transient regulation voltage	VPre = 6 V lload from 10 mA to 800 mA by 1.5us Cvdd5=10 $\mu$ F Ext MOS STD20NF06L Guaranteed by design <sup>(1)</sup>	-	-	280	mV	VDD5_IN
V <sub>drift_Vdd5</sub>	Total VDD5 voltage aging drift	-	-0.8	-	0.8	%	VDD5_IN

Table 34. VDD5 linear controller pre-driver electrical characteristics



Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
PSRR <sub>VDD5</sub>	Supply voltage rejection ratio	Cout = 10 μF, ESR = 0.1Ω lload = 600 mA f = 10 kHz	-	-	-35	dB	VDD5_IN
V <sub>OS_VDD5</sub>	VDD5 voltage with overshoot admitted at switch on	-	0	0.1	0.2	v	VDD5_IN
T <sub>UV_filter_VDD5</sub>	Undervoltage filter time <sup>(1)</sup>	-	16	24	32	μs	VDD5_IN
T <sub>OV_filter_VDD5</sub>	Overvoltage filter time <sup>(1)</sup>	-	16	24	32	μs	VDD5_IN
V <sub>UV_VDD5_L</sub>	VDD5 undervoltage hysteresis threshold low	-	4.5	4.65	4.75	V	VDD5_IN
V <sub>UV_VDD5_</sub> h	VDD5 undervoltage hysteresis threshold high	-	4.7	4.8	4.9	v	VDD5_IN
V <sub>OV_VDD5</sub>	VDD5 overvoltage threshold	-	5.3	5.4	5.5	V	VDD5_IN
V <sub>VDD5_GATE_Min</sub>	Pre-driver gate voltage	VPre = 4.8 V to force regulator in low drop condition	8	-	-	V	VDD5_GATE
V <sub>VDD5_GATE_MAX</sub>	Pre-driver gate voltage	Force 5 mA into VDD5_GATE	-	-	15	V	VDD5_GATE
V <sub>GS</sub> OFF condition	VDD5_GATE- VDD5_IN	Device off	-	-	0.5	V	VDD5_GATE

Table 34. VDD5 linear controller pre-driver electrical characteristics (continued)

1. line and load regulation are guaranteed until the loop is able to regulate after they are defined by low drop parameters; Over shoot during power up should not be triggered over voltage warning. UV/OV fault detection during power up sequence is masked until RSTN release to avoid false triggering at ramp-up phase. With external MOS different from STD20NF06L regulated voltage could violate UV threshold but for a time shorter than digital deglitch, so it would not be able to trigger UV/OV fault. With STD20NF06L MOS no UV/OV violation is expected on this and other regulators.

Symbol	Parameter	Note	Min	Тур	Max	Unit	Pin
C <sub>VDD5</sub>	External VDD5 capacitor	10 $\mu$ F to guarantee ESR = 50 m $\Omega$ for load transient response	5	20	60	μF	VDD5_IN
-	External n-MOS	STD20NF06L	-	-	-	-	VDD5_IN, VDD5_GATE



Symbol	Parameter	Note	Min	Тур	Max	Unit	Pin
-	Rgate_source	-	-	1	-	MΩ	-
-	Rgate_source	-	-	1	-	MΩ	
gfs	Forward Transconductanc e	VDS = 25 V, ID = 10 A	4.5	-	-	S	-
VGS(th)	Gate Threshold Voltage	VDS = VGS, ID = 250 μΑ	2.0	-	4.0	V	-
C <sub>iss</sub>	input capacitance of external FET	-	-	370	1020	pF	VDD5_GATE

#### Table 35. Linear controller pre-driver. External components characteristics (continued)

## 6.6 VDD\_IO

VDD\_IO pin is the external supply pin for internal I/O circuit.

Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
I <sub>VDD_IO</sub>	Input current of VDD_IO	VB=14V, all VDD_IO related pin without load	2	4.8	8	mA	VDD_IO
VVDD_IO	Operation range	-	3.1	-	5.5	V	VDD_IO
VDDIO_UV_LOW	Under voltage threshold on pin VDDIO	-	2.9	3.0	3.1	V	VDD_IO
Tf_VDD_IO_UV	Under voltage filter time <sup>(1)</sup>	Tested by scan	3	-	10	μs	VDD_IO

#### Table 36. VDD\_IO electrical characteristics

1. Fault detection during power up sequence is masked until RSTN release to avoid false triggering at ramp-up phase.

## 6.7 VB\_IN and VB\_IN\_SW SUPPLY

VB\_IN pin is the power supply pin for internal circuit.

During cranking phase even the VB\_IN is = 3.1 V the chip can keep the status, the internal POR is not triggered and also the internal supply under voltage is not triggered (internal 3V3 regulator undervoltage), the PHOLD timer value is also kept.

Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
I <sub>VB_IN</sub>	VB_IN current in functional mode	-	-	-	60	mA	VB_IN
I <sub>VB_IN_STBY</sub>	VB_IN current in OFF state.	-	-	-	10	μA	VB_IN
I <sub>VB_IN_SW</sub>	VB_IN_SW current in functional mode	VB_IN=VB_IN_S W=13.5V, Vpre load = 500mA	200	-	350	mA	VB_IN_SW
V <sub>OFF_VB_IN</sub>	Min VB_IN voltage to keep the MRD, start relay status	-	-	-	3.1	V	VB_IN
V <sub>UV_VB_IN_L</sub>	VB_IN undervoltage hysteresis threshold low	-	4.7	4.8	4.9	V	VB_IN
V <sub>UV_VB_H</sub>	VB_IN undervoltage hysteresis threshold high	-	4.8	4.9	5.05	V	VB_IN
V <sub>UV_VB_IN_HYST</sub>	-	-	-	0.1	-	V	VB_IN
V <sub>OV_VB_IN_L</sub>	VB_IN over voltage threshold low	-	28	-	-	V	VB_IN
V <sub>OV_VB_IN_H</sub>	VB_IN over voltage threshold high	-	-	-	32	V	VB_IN
V <sub>OV_VB_IN_HYST</sub>	-	-	-	2	-	V	VB_IN
t <sub>VBOV1</sub>	Filter time1 for VB_IN overvoltage <sup>(1)</sup>	Tested by scan	70	85	100	μs	VB_IN
t <sub>VBOV2</sub>	Filter time2 for VB_IN overvoltage <sup>(1)</sup>	Tested by scan	11	15	19	ms	VB_IN
t <sub>VBUV1</sub>	Filter time 1 for VB_IN undervoltage V <sub>UV_VB_IN_L</sub> <sup>(1)</sup>	Tested by scan	5	-	15	μs	VB_IN
t <sub>VBUV2</sub>	Filter time 2 for VB_IN undervoltage V <sub>UV_VB_IN_H</sub> <sup>(1)</sup>	Tested by scan	5	-	15	μs	VB_IN
V <sub>UV_VB_CP_ON</sub>	VB_IN threshold for main logic reset	Charge Pump ON	2.4	2.7	3	V	VB_IN
V <sub>UV_VB_CP_OFF</sub>	VB_IN threshold for main logic reset	Charge Pump OFF	3.9	4.4	4.8	V	VB_IN

Table 37, VB	IN electrical	characteristics
		onulaotonotios

1. Fault detection during power up sequence is masked until RSTN release to avoid false triggering at ramp-up phase.



When VB\_IN is higher than 3.1 V (Voff\_vb\_in), the starter relay and MRD can hold the state. VB\_IN\_SW pin is the dedicated supply pin for pre-buck regulator.

*Note:* VB\_IN\_SW must be shorted to VB\_IN in PCB layout.

#### **Conditions:**

4.8 V  $\leq$  VB\_IN  $\leq$  18 V; T<sub>i</sub> -40 to 175° C unless otherwise specified;

Table 38. VB_IN_S	V electrical characteristics
-------------------	------------------------------

Symbol	Symbol Parameter		Min	Тур	Max	Unit	Pin
I <sub>VB_IN_sw_STBY</sub>	VB_IN_SW current in OFF state.	-	-	-	10	μΑ	VB_IN_SW

### 6.8 Charge pump

Charge pump provides a permanent voltage of at least 4.8 V above VB\_IN when VB\_IN is higher than 5.5 V, the VDD5 linear regulator, H-side switch and so on.

Once VB\_IN overvoltage is detected (VB\_IN > VOV\_VB\_IN\_H for t>tVBOV2), the charge pump will be switched off automatically.

Charge pump can provide voltage of 4V above VB\_IN when VB\_IN in low power condition (3.1V<VB\_IN<5.5V)

This charge pump is for internal use only.

Note: It is forbidden to use this charge pump pin for external load.









#### Figure 28. Power down charge pump behavior

#### **Conditions:**

4.8 V≤ VB\_IN ≤ 18 V,  $T_j$  -40 to 175 °C unless otherwise specified;

Symbol	Parameter	Test condition	Min	Тур	Мах	Unit	Pin
СР	External charge pump capacitor	-	-20%	100	+20%	nF	СР
Ven	Vcp Output voltage	VB_IN = 5.5 V-18 V Driver Starter 1 & 2 & 3 configured as HS and switching	VB_IN+4.8V	-	VB_IN+8V	V	СР
Vср		VB_IN_OFF(3.1V) <vb_in<5. 5 V with 2 Driver Starter configured as HS and fully ON</vb_in<5. 	VB_IN+4V	-	VB_IN+8V	V	СР
lcp_leakage	Leakage current in off state	CP = VB_IN; chip off	-3	-	3	μA	СР

#### Table 39. Charge pump characteristics



### 6.9 Main oscillator

The device uses an internal oscillator, called MAIN Oscillator, to synchronize internal logic and internal charge pump. A second oscillator is used to check internally if the Main oscillator is working correctly. The Main Oscillator output is continuously verified by the Auxiliary Oscillator output. The two clocks frequency are measured and compared so that out of range frequency values can be detected. In case of frequency error greater than 20% a flag "freq\_err" (Upstream Read11) is set and read and cleared by MSC. In case of frequency error greater than 30% another flag "*clk\_mon\_fault*" (Upstream Read11) is set and read and cleared by MSC. In case of circuit is able also to detect a stuck condition in the reference clock, moreover the check is done on both the main and the auxiliary oscillator so that a failure in any of the two oscillators is able to set the fault flag.





The Main and Auxiliary oscillators are kept independent using redundant circuits, biased by independent current sources, and layouted in different floor plan regions kept isolated thanks to deep trench usage. The only common point between the oscillators is the digital supply that is however monitored by the independent mechanisms.

Aux oscillator is used just for safety purpose and connected to a small digital portion (no impact on EMC performance). The main oscillator has spread spectrum solution applied by default to reduce emissions; it means that oscillator frequency has and average value equal to MainOSCIL with a triangular modulation applied, so final frequency is MainOSCIL  $\pm 3.5\%$  and a triangular variation of about 111 kHz frequency

#### Conditions:

 $4.8 \le VB_{IN} \le 18V$ , T<sub>i</sub> -40 to 175 °C unless otherwise specified;

Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
MainOSCIL	Internal MAIN oscillator frequency	VB_IN = 4.8 V-18 V	14.25	15	15.75	MHz	-
MainOSCIL	Internal redundant oscillator frequency	VB_IN = 4.8 V-18 V	-	15	-	MHz	-



Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
-	Delta 1 Oscillator CHECK	VB_IN = 4.8 V-18 V "freq_err= 1"	20	-	-	%	-
-	Delta 2 Oscillator CHECK	VB_IN=4.8V-18V "FREQ_ERR=1"& "clk_mon_fault=1"(drivers OFF)	30	-	-	%	-

Table 40. Clock monitor characteristics (continued)



# 7 Low-side drivers

Low-side drivers are used for power stages driving and they include:

- 4-channel Low-side Injectors INJ[1:4];
- 2-channel Low-side O2 Heaters O2H[1:2];
- 2-channel Low-side Solenoids SOL[1:2];
- 5-channel Low-side Relays RLY[1:5];
- 2-channel Low-side LED[1:2].

All drivers support the same failure diagnosis.

### 7.1 Diagnosis

The driver has the following fault diagnosis:

Overcurrent (Short To Vbat) protection in On Phase (OVC);

Open Load in Off phase (DIAGOL);

Short to Ground in Off Phase (DIAGLV);

Over Temperature Protection in On phase (OT).

When an overcurrent fault is detected the driver switches off with higher slew rate (FAST SR) to reduce the power dissipation.

### 7.1.1 ON state - overcurrent protection

An overcurrent protection is present for LS transistors of each driver channel. Once the overcurrent fault is detected the faulted power MOS is switched off and a fault bit is set. This bit can be reset by every Read Diag Communication to re-activate the power stage in this two condition:

- The MSC command still High, when the Fault OVC Bit is read by MSC communication.
- The MSC command becomes Low and then again High.

To increase EMC robustness and avoid unwanted fault triggering a small deglitch filter is applied.

In order to avoid false OVC detection during the turn on slew rate phase, an analog blanking time filtering strategy is implemented. This means that the OVC comparator output is masked until the driver gate voltage has reached a threshold value which guarantees that the slew rate phase is ended.

### 7.1.2 ON state - thermal protection

To protect power stages from temperature overheat (high battery range of operation, soft short conditions, etc.) a dedicated thermal sensor placed close to power MOS is present in the layout sensing FET temperature; One threshold is implemented (T\_SD\_H) with Hysteresis (T\_SD\_hys). When the T\_SD\_H threshold is detected the Driver switches OFF. Once the power stage has been switched-off for over-temperature detection, it will be able to switch on again when temperature is decreased below thermal shut down threshold plus hysteresis value to avoid high frequency on-off cycling.



### 7.1.3 ON/OFF state - Error in on status diagnosis

To avoid unwanted driving of power stages the consistency of gate driving signal with digital command is always monitored inside the device. Each time a turn-on/turn-off signal is output by the logic core its effectiveness is verified comparing it with the status of the output voltage.

The main logic can check the consistence between inner logic and actual signal at output pin reading the OpenLoad comparator or Short-To-Ground Comparator according to *Table 42*.

The driver status diagnosis (STA) is activated by the *MSC on command*, the relative comparator is filtered for Tsta filter time to validate the diagnosis. In case of MOS pre-driver the selected blanking time Tblank is applied before filtering.

Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
Tsta	Driver status diagnosis filter time	Tested by scan	30	32.5	35	μs	-

 Table 41. Driver status diagnosis

	Table 42. STA diagnosis for drivers								
STA diagnosis for drivers									
-	INJ,SOL,O2H, RLY, STR in Low-side configuration	STR in high-side configuration.	MOS pre-driver	IGN					
ON state	Detected by STG comparator, if the output pin voltage is higher than VLVT, STA fault is detected	Detected by Open load comparator, if the output pin voltage is lower than V_OL, STA fault is detected.	Detected by STG comparator, if the MOS_DRN pin voltage is higher than VLVT, STA fault is detected.	Same information as STG bit.					
OFF state (for LS/HS/PDRV) LS_ON state (for IGN)	Detected by Open load comparator or Short To Ground comparator. If the output pin voltage is lower than V_OL or lower than VLVT STA fault is detected.	Detected by STG comparator, if the output pin voltage is higher than VLVT, STA fault is detected.	Detected by Open load comparator, if the MOS_DRN pin voltage is lower than V_OL, STA fault is detected.	Not able to detect.					
STA processing	filtering	filtering	blanking+filtering	filtering					

### Table 42. STA diagnosis for drivers

Note: In case of activation of OVT[17] the STA diagnosis is not available.

In case of activation of relative driver OVC the STA diagnosis is available.

### 7.1.4 OFF state - short load and open load

The device provides off-state diagnosis for each driver channel. Simplified schematic of implemented diagnosis is shown in *Figure 30*.





Figure 30. Low-side driver OFF state diagnosis schematic

In the Low-Side Driver we can have three different load conditions as shown in *Figure 31*:





\_Normal Load: it means output driver connected to the load, No Fault Present, VOUT ≥ V\_OL Threshold

\_Open Load: It means output driver disconnected from the load, Open Load Fault Present, VLVT  $\leq$  VOUT  $\leq$  V\_OL Threshold

\_Short To Ground: it means output driver shorted to GND voltage, Short To Gnd Fault Present, VOUT  $\leq$  VLVT Threshold

There is a bit *IPUPD\_EN* in CONFIG\_REG2 which is controlled by a MSC bit, that it is used by external µController if it is needed to switch on/off both pull up and pull down diagnosis current.



DS12308 Rev 4

- An internal Buffer using the pull up/down currents is able to force the VOUTOPEN voltage on the Low-Side Driver Output when the driver is in Open Load Condition.
- A comparator to detect the Open load Condition. The Open Load fault is detected when the Low-Side output pin is VLVT ≤ VOUT ≤ V\_OL Threshold for a time longer than Diag Filter Time.
- A comparator to detect the Short to GND Condition. The Short to GND fault is detected when the Low-Side output pin is VOUT <= VLVT Threshold for a time longer than Diag Filter Time.

There is a bit *IPUPD\_MODE* in CONFIG\_REG2 which is controlled by a MSC bit, it is used by external  $\mu$ Controller if it is needed to switch on/off the bigger diagnosis current(I\_LS\_PU1) in fast mode.

The Fast pull up current is used to avoid the false short to  $t_{GND}$  diagnosis when the driver switches off in Open load condition. This current switches on after the falling edge of MSC command (driver in off state) and remains on until the Diag Filter Time is expired or until the VOUT is > VLVT Threshold.(note: if fast pull up current is selected, the filter time Tflt diagoff1 is suggested. Otherwise, the filter time Tflt diagoff2 is suggested)



Figure 32. Low-side driver OFF state fast pull up current behavior

Despite the fast mode of all drivers in off diagnostic condition (*lpupd\_MODE* bit), for Injector and Solenoid drivers there is a dedicated MSC bit (*lDIAG\_HIGH\_SOL/IDIAG\_HIGH\_INJ* in CONFIG\_REG13) for each kind of driver to select off diagnostic high or low pull up/down current

By default diagnostic pull up/down currents are disabled and comparator outputs are masked by internal logic, to enable OFF state diagnostic the channel must be put first in tristate condition and then (if not already done with previous MSC frames) diagnostic must be enabled.

A Filter Time (Diag Filter Time) is implemented in order to avoid detecting false diagnosis as shown in *Figure 33*.

DS12308 Rev 4





Figure 33. Low-side driver OFF state diagnosis timings

If DiagOL or DiagLV signals remain high for a time higher than Diag Filter Time the fault bit is set and can be read by Read Diag Communication.

This bit is reset by every Read Diag Communication.

### 7.1.5 Error handling

#### Table 43. Low-side driver error handling

Type of error	Detection condition	Action	Clear MSC flag	Restart condition
Driver Diagnostic				
Overcurrent (OVC)	Driver on	Driver is put in off state. The fault is latched in MSC diagnosis register.	On read	At MSC read of diagnosis register if MSC command is still high. If MSC command is low and high again.
Short to ground (STG)	Driver off	The fault is latched in MSC diagnosis register.	On read	-
Open load (OPL)	Driver off	The fault is latched in MSC diagnosis register.	On read	-



Type of error	Detection condition	Action	Clear MSC flag	Restart condition					
Driver Status Error (STA)	Driver on/off When the driver output level is not aligned with the command on/off	The fault is latched in MSC diagnosis register.	On read	-					
Overtemperature (OVT) Shutdown	Driver on	Driver is put in off state. The fault is latched in MSC diagnosis register.	On read	The driver restarts when the temperature decreases. The fault is cleared at MSC read.					

Table 43. Low-side driver error handling (continued)

## 7.2 Low-side driver - INJECTOR INJ[1:4]

These 4 low-side drivers are designed to driver Injector Load. They are driven by *MSC command*. The output voltage is clamped to voltage limit by internal clamp circuit.



Figure 34. INJECTOR LowSide driver stage

### Conditions:

5.5 V ≤ VB\_IN ≤ 18 V; T<sub>i</sub> -40 to 175 °C unless otherwise specified;

Symbol	Parameter	Test condition	Min	Тур	Мах	Unit	Pin
INJECTOR							
LS_RdsON	Low-side RdsON	T <sub>j</sub> = 150 °C, I <sub>LOAD</sub> = 3 A	0.35	0.44	0,6	Ω	INJ1/2/3/4
LS_RdsON	-	T <sub>j</sub> = 25°C,I <sub>LOAD</sub> = 3 A	0.22	0.3	0.31	Ω	INJ1/2/3/4
LS_RdsON	-	T <sub>j</sub> = -40 °C, I <sub>LOAD</sub> = 3 A	0.15	0.2	0.25	Ω	INJ1/2/3/4



Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
Symbol			IVIIII	тур	IVIAX	Unit	FIII
OUTx_lkg	Output leakage current	Output disabled, diagnostic off	-10	-	10	μA	INJ1/2/3/4
lrev_OUTx	Body Diode reverse current voltage drop	I <sub>LOAD</sub> = -2 A	-	-	2	V	INJ1/2/3/4
SR_ON	Voltage slew ON State	From 80% to 30% of $V_{OUT}$ , VB_IN = 14 V, $R_{load}$ = 15 $\Omega$ , $C_{load}$ = 10 nF	0.6	-	1.84	V/µs	INJ1/2/3/4
SR_OFF	Voltage slew OFF State	From 80% to 30% of $V_{OUT}$ , VB_IN = 14 V, $R_{load}$ = 15 $\Omega$ , $C_{load}$ = 10 nF	0.6	-	1.84	V/µs	INJ1/2/3/4
S/RGkill_LSH	FAST VS/R off when and OVC fault happens	From 30% to 80% of $V_{OUT}$ , VB_IN = 14 V, $R_{load}$ = 15 $\Omega$ , $C_{load}$ = 10 nF	5	-	20	V/µs	INJ1/2/3/4
Ton_OUTx	Propagation Delay from MSC_EN rising edge to 80% output OUTx voltage	VB_IN = 14 V, R <sub>load</sub> = 15 Ω, C <sub>load</sub> = 10 nF	-	-	8	μs	INJ1/2/3/4
Toff_OUTx	Propagation Delay from MSC_EN falling edge to 20% output OUTx voltage	VB_IN = 14 V, R <sub>load</sub> = 15 Ω, C <sub>load</sub> = 10 nF	-	-	8	μs	INJ1/2/3/4
clamp_OUTx	OUTx clamping Voltage	I <sub>LOAD</sub> = 1.3 A	50	55	60	V	INJ1/2/3/4
Vclamp_OUTx_ high_curr	OUTx clamping Voltage	I <sub>LOAD</sub> = 3 A Guaranteed by design, provided single pulse energy limits are not violated by clamping action	50	55	60	V	INJ1/2/3/4
IOVC_OUTx	Over Current Driver Threshold	-	3	-	6	А	INJ1/2/3/4
I_LS_ocv_flt	LS overcurrent filter time	Guaranteed by scan	4	-	7	μs	INJ1/2/3/4
T_SD_HIGH	Temperature shut down	-	185	-	200	°C	INJ1/2/3/4
T_SD_LOW	Temperature shut down recover	-	175	-	190	°C	INJ1/2/3/4
T_SD_hys	Temperature shut down hysteresis	-	5		10	°C	INJ1/2/3/4

Table 44. Low-side driver - INJECTOR electrical characteristics (	continued)



Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
tmsd_pre_an	Thermal shutdown analog filter time	Guaranteed by design	1.5	-	4	μs	INJ1/2/3/4
t_SD_deglitch	Digital deglitch filter time on Temperature shut down detection	Guaranteed by scan	-	10	-	μs	INJ1/2/3/4
Driver Reliability	y Data						
EnergyRep INJ	Energy repetitive pulse	T <sub>case</sub> = 30 °C; I_OUT_n = 1.8 A, 18 Miopulses	-	-	7.5	mJ	INJ1/2/3/4
EnergyRep INJ	Energy repetitive pulse	T <sub>case</sub> = 115 °C; I_OUT_n = 1.4 A 648 Miopulses	-	-	4	mJ	INJ1/2/3/4
EnergyRep INJ	Energy repetitive pulse	T <sub>case</sub> = 130 °C; I_OUT_n = 1 A 96 Miopulses	-	-	3	mJ	INJ1/2/3/4
EnergyRep INJ	Energy repetitive pulse	T <sub>case</sub> = 140 °C; I_OUT_n = 1 A 4 Miopulses	-	-	3	mJ	INJ1/2/3/4
Driver Reliability	y Data Generator De	fect					
EnergyRep INJ	Energy repetitive pulse	T <sub>case</sub> = 25 °C ; I_OUT_n = 2 A 0.5 Miopulses	-	-	9	mJ	INJ1/2/3/4
[EnergyRep INJ	Energy repetitive pulse	T <sub>case</sub> = 135 °C; I_OUT_n = 1.5 A 0.5 Miopulses	-	-	8	mJ	INJ1/2/3/4
Driver Reliability	y Data jump start						
EnergyRep INJ	Energy repetitive pulse	T <sub>case</sub> = 25 °C; I_OT_n = 3.0 A MAX.0.021Mio cycles 10 jumps starts over liftime, each start < 2min	-	-	17.5	mJ	INJ1/2/3/4
EnergyRep INJ	Energy repetitive pulse	Tc=75°C ; I_OT_n=2.3A MAX.0.021Mio cycles 10jumps starts over liftime,each start<2min	-	-	10	mJ	INJ1/2/3/4
OFF state diagn	ostic						
VLVT	Short to GND threshold voltage	Driver tristate, diag enabled	1.9	-	V <sub>OUTOPEN</sub> -180 mV	V	INJ1/2/3/4
V_OL	Open load threshold voltage	Driver tristate, diag enabled	V <sub>OUTOPEN</sub> +160 mV	-	3	V	INJ1/2/3/4
VOUTOPEN	Open load threshold voltage	Driver tristate, diag enabled	2.3	2.5	2.7	V	INJ1/2/3/4

Table 44. Low-side driver - INJECTOR electrical characteristics (continued)



Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
I_LS_PU1	Diagnostic pull up current	In OFF condition, OUTx < VLVT, Ipupd_EN =ENB, Ipupd_MODE = "1"	2.5	3.6	4.7	mA	INJ1/2/3/4
I_LS_PU2	Diagnostic pull up low current	In OFF condition, OUTx < VLVT, Ipupd_EN = ENB, Ipupd_MODE = "0" and IDIAG_HIGH_INJ = "0"	40	70	100	μA	INJ1/2/3/4
I_LS_PU3	Diagnostic pull up high current	In OFF condition, OUTx < VLVT, Ipupd_EN = ENB, Ipupd_MODE = "0" and IDIAG_HIGH_INJ = "1"	100	-	200	μA	INJ1/2/3/4
I_LS_PD1	Diagnostic pull down low current	In OFF condition, OUTx > VOUTOPEN, Ipupd_EN = ENB IDIAG_HIGH_INJ = "0"	60	85	110	μA	INJ1/2/3/4
I_LS_PD2	Diagnostic pull down high current	In OFF condition, OUTx > VOUTOPEN, Ipupd_EN = ENB IDIAG_HIGH_INJ = "1"	325	-	550	μA	INJ1/2/3/4
Tflt_diagoff1	DIAG Filter time	Filter Mode = 0	75	100	125	μs	INJ1/2/3/4
Tflt_diagoff2	DIAG Filter time	Filter Mode = 1	450	600	750	μs	INJ1/2/3/4
-	Minimum OFF time for correct diagnostic	Application note (esd cap < 10nF) Filter Mode=0	175	-	-	μs	ESVx

Table 44. Low-side driver - INJECTOR electrical characteristics (continued)



### 7.2.1 Enable pin INJ\_ENA

The Pin INJ\_ENA is a digital input pin that is used as enable of Injector driver. If this pin is at low digital level the internal logic drives all injector drivers in OFF state. If this pin is at high digital, all injector drivers can be switched on by *dedicated MSC bit*. This pin can be used also as a SEO function for injector driver. If the application doesn't use this enable function, the INJ\_ENA pin have to be pulled up externally to VDD5 by a resistor of 10 k $\Omega$ .

#### **Conditions:**

5.5 V  $\leq$  VB\_IN  $\leq$  18 V, T<sub>i</sub> -40 to 175 °C unless otherwise specified.

Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
VIH_T <sub>X</sub>	HIGH_level input voltage	-	1.75	-	-	V	INJ_ENA
VIL_T <sub>X</sub>	LOW_level input voltage	-	-	-	0.75	V	INJ_ENA
VHYS_T <sub>X</sub>	Input voltage hysteresis	-	0.1	0.5	-	V	INJ_ENA
PDOWN_T <sub>X</sub>	Pull-down resistance	-	50	100	200	kΩ	INJ_ENA

 Table 45. INJ\_ENA electrical characteristics

## 7.3 Low-side driver - O2 HEATER O2H[1:2]

These 2 LowSide drivers are designed to driver O2 heater Load. They are driven by *MSC command*. The Output voltage is clamped to voltage limit by internal clamp circuit. O2 channel can be configured as valve driver with faster slew rate and lower over current threshold by MSC commands. Current sense generates on Curr\_sense\_O2H pin a reduced copy of the current flowing through O2H Power. Current sense current generator is done with a P-channel current mirror connected to VDD5\_IN, for this reason voltage on Curr\_sense\_O2H1 and Curr\_sense\_O2H2 pins can never exceed VDD5\_IN.



Figure 35. O2 heater LowSide driver stage

DS12308 Rev 4





Figure 36. O2 Heater LowSide driver current sense block

#### **Conditions:**

5.5 V  $\leq$  VB\_IN  $\leq$  18 V, T\_j -40 to 175 °C unless otherwise specified.

Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin			
O2H										
		T <sub>j</sub> = 150 °C, I <sub>LOAD</sub> = 3 A	0.047	0.16	0.216	Ω	O2H1/2			
LS_RdsON	Low-side RdsON	T <sub>j</sub> = 25 °C, I <sub>LOAD</sub> = 3 A	0.04	0.12	0.155	Ω	O2H1/2			
		T <sub>j</sub> = -40 °C, I <sub>LOAD</sub> = 3 A	0.03	0.9	0.12	Ω	O2H1/2			
OUTx_lkg	Output leakage current	Output disabled, diagnostic off Vpin = 13.5 V	-10	-	+10	μA	O2H1/2			
lrev_OUTx	Body diode reverse current voltage drop	I <sub>LOAD</sub> = -2 A	-	-	2	V	O2H1/2			
SR_ON	Voltage slew ON State	From 80% to 30% of VOUT VB_IN = 14 V, $R_{load}$ = 3 $\Omega$ , C <sub>load</sub> = 10 nF; configure as O2	0.2	-	0.8	V/µs	O2H1/2			
SR_ON_fast	Fast voltage slew ON State	From 80% to 30% of VOUT VB_IN = 14 V, $R_{load}$ = 3 $\Omega$ , C <sub>load</sub> = 10 nF; configure as sol, fast slew rate	2	-	6	V/µs	O2H1/2			
SR_OFF	Voltage slew OFF state	From 30% to 80% of VOUT VB_IN = 14 V, $R_{load}$ = 3 $\Omega$ , C <sub>load</sub> = 10 nF; configure as O2	0.2	-	0.8	V/µs	O2H1/2			
SR_OFF_fast	Fast Voltage slew OFF State	From 30% to 80% of VOUT VB_IN = 14 V, $R_{load}$ = 3 $\Omega$ , $C_{load}$ = 10 nF; configure as sol, fast slew rate	2	-	6	V/µs	O2H1/2			



Table 46. Low-side driver - O2 HEATER electrical o								
Symbol	Parameter	Test condition	Min	Тур	Мах	Unit	Pin	
S/RGkill_LSH	FAST VS/R off when an OVC fault happens	From 30% to 80% of VOUT VB_IN = 14 V, $R_{load}$ = 3 $\Omega$ , $C_{load}$ = 10 nF	5	-	20	V/µs	O2H1/2	
Ton_OUTx	Propagation Delay from MSC_EN rising edge to 80% output OUTx voltage	VB_IN = 14 V, R <sub>load</sub> = 3 Ω, C <sub>load</sub> = 10 nF	-	-	12	μs	O2H1/2	
Toff_OUTx	Propagation Delay from MSC_EN falling edge to 20% output OUTx voltage	VB_IN = 14 V, R <sub>load</sub> = 3 Ω, C <sub>load</sub> = 10 nF	-	-	10	μs	O2H1/2	
Vclamp_OUTx	OUTx clamping Voltage	I <sub>LOAD</sub> = 1.3 A	45	50	55	V	O2H1/2	
Vclamp_OUTx_ high_curr	OUTx clamping Voltage	I <sub>LOAD</sub> = 1.3 A Guaranteed by design, provided single pulse energy limits are not violated by clamping action	45	50	55	V	O2H1/2	
l_ovc1_o2h	Over current driver threshold 1	configure as sol	3	4.5	6	А	O2H1/2	
l_ovc2_o2h	Over current driver threshold 2	T <sub>j</sub> = -40 °C configured as O2	8.6	-	12.4	А	O2H1/2	
l_ovc2_o2h	Over current driver threshold 2	T <sub>j</sub> = +25 °C configured as O2	8.0	-	11.2	А	O2H1/2	
l_ovc2_o2h	Over current driver threshold 2	T <sub>j</sub> = +150 °C configured as O2	7.8	-	10.5	А	O2H1/2	
I_LS_ocv_flt	LS overcurrent filter time	Guaranteed by scan	4	-	7	μs	O2H1/2	
T_SD_HIGH	Temperature shut down	-	185	-	200	°C	O2H1/2	
T_SD_LOW	Temperature shut down recover	-	175	-	190	°C	O2H1/2	
T_SD_hys	Temperature shut down hysteresis	-	5	-	10	°C	O2H1/2	
tmsd_pre_an	Thermal shutdown analog filter time	Guaranteed by design	1.5	-	4	μs	O2H1/2	
t_SD_deglitch	Digital deglitch filter time on Temperature shut down detection	Guaranteed by scan	-	10	-	μs	O2H1/2	
Driver reliability	data							
EnergyRep O2H	Energy repetitive pulses	T <sub>case</sub> = 25 °C ; I_OT_n =1.5A 18 Miopulses	-	-	15	mJ	O2H1/2	
EnergyRep O2H	Energy repetitive pulses	T <sub>case</sub> = 115 °C ; I_OT_n = 1.2A 648 Miopulses	-	-	10	mJ	O2H1/2	

 Table 46. Low-side driver - O2 HEATER electrical characteristics (continued)



Table 46. Low-side driver - O2 HEATER electrical characteristics (continued)										
Symbol	Parameter	Test condition	Min	Тур	Мах	Unit	Pin			
EnergyRep O2H	Energy repetitive pulses	T <sub>case</sub> = 130 °C ; I_OT_n = 1.0A 96 Miopulses	-	-	9	mJ	O2H1/2			
EnergyRep O2H	Energy repetitive pulses	T <sub>case</sub> = 140 °C ; I_OT_n = 1.0A 4 Miopulses	-	-	9	mJ	O2H1/2			
Driver Reliability	/ Data jump start									
EnergyRep O2H	Energy repetitive pulses	T <sub>case</sub> = 25 °C ; I_OT_n = 2.2A 0.021 Miopulses 10 jumps starts over lifetime, each start<2	-	-	30	mJ	O2H1/2			
EnergyRep O2H	Energy repetitive pulses	T <sub>case</sub> = 75 °C ; I_OT_n = 1.8A 0.021 Miopulses 10 jumps starts over lifetime, each start < 2	-	-	18	mJ	O2H1/2			
Driver reliability	data generator defec	:t								
EnergyRep O2H	Energy repetitive pulses	T <sub>case</sub> = 25 °C ; I_OT_n = 1.6A 0.5 Miopulses	-	-	17.5	mJ	O2H1/2			
EnergyRep O2H	Energy repetitive pulses	T <sub>case</sub> = 135 °C ; I_OT_n = 1.1 A 0.5 Miopulses	-	-	10	mJ	O2H1/2			
OFF state diagn	ostic									
VLVT	Short to GND threshold voltage	Driver tristate, diag enabled	1.9	2.1	VOUT OPEN -180 mV	V	O2H1/2			
V_OL	Open load threshold voltage	Driver tristate, diag enabled	VOUT OPEN +160 mV	2.9	3.0	V	O2H1/2			
VOL	Open load voltage	Driver tristate, diag enabled	2.3	2.5	2.7	V	O2H1/2			
I_LS_PU1	Diagnostic pull up current	In OFF condition, OUTx < VLVT, Ipupd_EN = ENB, Ipupd_MODE = "1"	2.5	3.6	4.7	mA	O2H1/2			
I_LS_PU2	Diagnostic pull up current	In OFF condition, OUTx < VLVT, Ipupd_EN = ENB, Ipupd_MODE = "0"	40	70	100	μA	O2H1/2			
I_LS_PD1	Diagnostic pull down current	In OFF condition, OUTx > VOUTOPEN, Ipupd_EN = ENB	60	85	105	μA	O2H1/2			
Tflt_diagoff1	DIAG Filter time	Filter Mode = 0	75	100	125	μs	O2H1/2			
Tflt_diagoff2	DIAG Filter time	Filter Mode = 1	450	600	750	μs	O2H1/2			

 Table 46. Low-side driver - O2 HEATER electrical characteristics (continued)



Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin		
-	Minimum OFF time for correct diagnostic	Application note (esd cap < 10 nF,) Filter Mode = 0	175	-	-	μs	O2H1/2		
Current sensing	characteristics								
Gain_sense	Transresistance sense gain	-		0.8		V/A	Curr_Sense _O2H1/2		
V_OUT_0p5A	Output voltage AD for Ipower = 0.5 A	Rext = 5.1 kΩ	0.32	0.4	0.55	V	Curr_Sense _O2H1/2		
V_OUT_1A	Output voltage AD for Ipower = 1 A	Rext = 5.1 kΩ	0.64	0.8	0.96	V	Curr_Sense _O2H1/2		
V_OUT_2A	Output voltage AD for Ipower = 2 A	Rext = 5.1 kΩ	1.44	1.6	1.76	V	Curr_Sense _O2H1/2		
V_OUT_3A	Output voltage AD for Ipower = 3 A	Rext = 5.1 kΩ	2.16	2.4	2.64	V	Curr_Sense _O2H1/2		
V_OUT_4A	Output voltage AD for Ipower = 4 A	Rext = 5.1 kΩ	2.88	3.2	3.52	V	Curr_Sense _O2H1/2		

Table 46. Low-side driver - O2 HEATER electrical characteristics (continued)



# 7.4 Low-side driver - SOLENOID SOL [1:2]

These 2 LowSide drivers are designed to driver Solenoid Valves Load. They are driven by *MSC command*. The Output voltage is clamped to voltage limit by internal clamp circuit.





#### Conditions:

5.5 V ≤ VB\_IN ≤ 18 V, T<sub>i</sub> -40 to 175 °C unless otherwise specified.

Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin				
Solenoid valve	olenoid valves										
LS_RdsON	Low-side RdsON	T <sub>j</sub> = 150 °C, I <sub>LOAD</sub> = 3 A	0.24	0.35	0.47	Ω	SOL1/2				
LS_RdsON	Low-side RdsON	T <sub>j</sub> = 25 °C, I <sub>LOAD</sub> = 3 A	0.17	0.22	0.29	Ω	SOL1/2				
LS_RdsON	Low-side RdsON	T <sub>j</sub> = -40 °C, I <sub>LOAD</sub> = 3 A	0.12	0.17	0.2	Ω	SOL1/2				
OUTx_lkg	Output leakage current	Output disabled, diagnostic off Vpin = 13.5 V	-10	-	+10	μA	SOL1/2				
lrev_OUTx	Body diode reverse current voltage drop	I <sub>LOAD</sub> = -2 A	-	-	2	V	SOL1/2				
SR_ON	Voltage slew ON state	From 80% to 30% of VOUT VB_IN = 14 V, $R_{load}$ = 15 $\Omega$ , C <sub>load</sub> = 10 nF	0.6	-	1.75	V/µs	SOL1/2				
SR_OFF	Voltage slew OFF state	From 30% to 80% of VOUT VB_IN = 14 V, $R_{load}$ = 15 $\Omega$ , C <sub>load</sub> = 10 nF	0.6	-	1.75	V/µs	SOL1/2				
S/RGkill_LSH	FAST VS/R off when an OVC fault happens	From 30% to 80% of VOUT VB_IN = 14 V, $R_{load}$ = 15 $\Omega$ , C <sub>load</sub> = 10 nF	5	-	20	V/µs	SOL1/2				

#### Table 47. Low-side driver - SOLENOID VALVE electrical characteristics



Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
Ton_OUTx	Propagation delay from MSC_EN rising edge to 80% output OUTx voltage	VB_IN = 14 V, R <sub>load</sub> = 15 Ω, C <sub>load</sub> = 10 nF	-	-	8	μs	SOL1/2
Toff_OUTx	Propagation delay from MSC_EN falling edge to 20% output OUTx voltage	VB_IN = 14 V, $R_{load}$ = 15 $\Omega$ , C <sub>load</sub> = 10 nF	-	-	8	μs	SOL1/2
Vclamp_OUTx	OUTx clamping voltage	I <sub>LOAD</sub> = 1.3 A	50	55	60	V	SOL1/2
Vclamp_OUTx _high_curr	OUTx clamping voltage	I <sub>LOAD</sub> = 3 A Guaranteed by design, provided single pulse energy limits are not violated by clamping action	50	55	60	V	SOL1/2
l_ovc_sol	Over current driver threshold	-	3	4.5	6	А	SOL1/2
I_LS_ocv_flt	LS overcurrent filter time	Guaranteed by scan	4	-	7	μs	SOL1/2
T_SD_HIGH	Temperature shut down	-	185	-	200	°C	SOL1/2
T_SD_LOW	Temperature shut down recover	-	175	-	190	°C	SOL1/2
T_SD_hys	Temperature shut down hysteresis	-	5	-	10	°C	SOL1/2
-	Thermal shutdown analog filter time	Guaranteed by design	1.5	-	4	μs	SOL1/2
t_SD_deglitch	Digital deglitch filter time on Temperature shut down detection	Guaranteed by scan	-	10	-	μs	SOL1/2
OFF state diag	nostic						
VLVT	Short to GND threshold voltage	Driver tristate, diag enabled	1.9	2.1	VOUT OPEN -180mV	V	SOL1/2
V_OL	Open load threshold voltage	Driver tristate, diag enabled	VOUT OPEN +160mV	2.9	3.0	V	SOL1/2
VOL	Open load voltage	Driver tristate, diag enabled	2.3	2.5	2.7	V	SOL1/2
I_LS_PU1	Diagnostic pull up current	In OFF condition, OUTx < VLVT, Ipupd_EN = ENB, Ipupd_MODE ="1"	2.5	3.6	4.7	mA	SOL1/2
I_LS_PU2	Diagnostic pull up current	In OFF condition, OUTx < VLVT, Ipupd_EN = ENB, Ipupd_MODE ="0" and IDIAG_HIGH_SOL ="0"	40	70	100	μΑ	SOL1/2



Table 47. Low-side driver - SOLENOID VALVE electrical characteristics (continued)           Summarket         Descention										
Symbol	Parameter	Test condition	Min	Тур	Мах	Unit	Pin			
I_LS_PU3	Diagnostic pull up high current	In OFF condition, OUTx < VLVT, Ipupd_EN=ENB,Ipupd_MO DE="0" and IDIAG_HIGH_SOL ="1"	100		200	μΑ	SOL1/2			
I_LS_PD1	Diagnostic pull down current	In OFF condition, OUTx > VOUTOPEN, Ipupd_EN = ENB and IDIAG_HIGH_SOL ="0"	60	85	105	μΑ	SOL1/2			
II_LS_PD2	Diagnostic pull down high current	In OFF condition, OUTx > VOUTOPEN, Ipupd_EN = ENB IDIAG_HIGH_SOL ="1"	325	-	550	μA	SOL1/2			
Tflt_diagoff1	DIAG filter time	Filter mode = 0	75	100	125	μs	SOL1/2			
Tflt_diagoff2	DIAG filter time	Filter mode = 1	450	600	750	μs	SOL1/2			
-	Minimum OFF time for correct diagnostic	Application note (esd cap < 10nF,) Filter Mode=0	175	-	-	μs	SOL1/2			
Driver reliabilit	ty data					. <u> </u>				
Energy_Rep_ SOL	Energy repetitive pulses	T <sub>case</sub> = 25 °C ; I_OT_n =1.5A 18 Miopulses	-	-	15	mJ	SOL1/2			
Energy_Rep_ SOL	Energy repetitive pulses	T <sub>case</sub> = 115 °C ; I_OT_n = 1.2 A 648 Miopulses	-	-	10	mJ	SOL1/2			
Energy_Rep_ SOL	Energy repetitive pulses	T <sub>case</sub> = 130 °C ; I_OT_n = 1.0 A 96 Miopulses	-	-	9	mJ	SOL1/2			
Energy_Rep_ SOL	Energy repetitive pulses	T <sub>case</sub> = 140 °C ; I_OT_n = 1.0 A 4 Miopulses	-	-	9	mJ	SOL1/2			
Driver reliabilit	ty data generator defect									
Energy_Rep_ SOL	Energy repetitive pulses	T <sub>case</sub> = 25 °C ; I_OT_n = 1.6 A 0.5 Miopulses	-	-	17.5	mJ	SOL1/2			
Energy_Rep_ SOL	Energy repetitive pulses	T <sub>case</sub> = 135 °C ; I_OT_n = 1.1 A 0.5 Miopulses	-	-	10	mJ	SOL1/2			
Driver reliabilit	ty data JUMP START									
Energy_Rep_ SOL	Energy repetitive pulses	T <sub>case</sub> = 25 °C ; I_OT_n = 2.2 A 0.021 Miopulses 10 jumps starts over lifetime, each start < 2 min	-	-	30	mJ	SOL1/2			
Energy_Rep_ SOL	Energy repetitive pulses	T <sub>case</sub> = 75 °C ; I_OT_n = 1.8 A 0.021 Miopulses 10jumps starts over lifetime, each start < 2 min	-	-	18	mJ	SOL1/2			

Table 47. Low-side driver - SOLENOID VALVE electrical characteristics	(continued)
---	-------------



## 7.5 Low-side driver - RELAY RLY [1:5]

These 5 LowSide drivers are optimized for relay or generic low current loads driving. They are driven by MSC command. The Output voltage is clamped to voltage limit by internal clamp circuit.

Each relay driver is separately put in on or off state by the *MSC CONFIG-REG 14 [0:4]* just for the time required to perform on or off diagnosis (Fast Diagnosis). At the end of the diagnosis it is automatically put in the state determined by the current value of MSC data frame.

The micro command is activated by writing 1 from 0 in the MSC registers (both for ON and OFF).



Figure 38. Relay LowSide driver stage

#### Conditions:

 $5.5 \text{ V} \le \text{VB}_{IN} \le 18 \text{ V}$ ,  $T_j$ -40 to 175 °C unless otherwise specified; the RLY4 can be associated to DELAY\_OFF function if the MSC CONFIG\_REG\_3 [0] = RLY4\_DLY\_OFF\_EN is set. In this case the RLY4 is configured as starter and can work down to VB\_IN = 3.1 V for THOLD.

Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin		
Relay									
LS_RdsON	Low-side RdsON	T <sub>j</sub> = 150 °C, I <sub>LOAD</sub> = 1 A	-	-	1.5	Ω	RLY/1/2/3/4/5		
LS_RdsON	Low-side RdsON	T <sub>j</sub> = 25 °C, I <sub>LOAD</sub> = 1 A	-	-	0.82	Ω	RLY/1/2/3/4/5		
LS_RdsON	Low-side RdsON	T <sub>j</sub> = 40 °C, I <sub>LOAD</sub> = 1 A	-	-	0.63	Ω	RLY/1/2/3/4/5		

L9788



Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
LS_RdsON_ RL4	Low-side RdsON	VB_IN = 3.1 V, I <sub>LOAD</sub> = 0.6 A	-	-	3	Ω	RLY4
OUTx_lkg	Output leakage current	Output disabled, diagnostic off	-10	-	+10	μA	RLY/1/2/3/4/5
lrev_OUTx	Body diode reverse current voltage drop	I <sub>LOAD</sub> = -0.6 A	-	-	2	v	RLY/1/2/3/4/5
SR_ON	Voltage slew ON State	From 80% to 30% of VOUT, VB_IN = 14 V, $R_{load} = 68 \Omega$ $C_{load} = 10 nF$	0.4	-	2.1	V/µs	RLY/1/2/3/4/5
SR_OFF	Voltage slew OFF State	From 30% to 80% of VOUT, VB_IN = 14 V, $R_{load} = 68 \Omega$ $C_{load} = 10 nF$	0.4	-	2.1	V/µs	RLY/1/2/3/4/5
S/RGkill	FAST VS/R off when an OVC fault happens	From 30% to 80% of VOUT, VB_IN = 14 V, $R_{load} = 68 \Omega$ $C_{load} = 10 nF$	5	-	20	V/µs	RLY/1/2/3/4/5
Ton_OUTx	Propagation Delay from MSC_EN rising edge to 80% output OUTx voltage	VOUT, VB_IN = 14 V, R <sub>load</sub> = 68 Ω C <sub>load</sub> = 10 nF	-	-	10	μs	RLY/1/2/3/4/5
Toff_OUTx	Propagation Delay from MSC_EN falling edge to 20% output OUTx voltage	VB_IN = 14 V, R <sub>load</sub> = 68 Ω C <sub>load</sub> = 10 nF	-	-	10	μs	RLY/1/2/3/4/5
Vclamp_OUTx	OUTx clamping Voltage	I <sub>LOAD</sub> = 0.6 A	45	-	55	v	RLY/1/2/3/4/5
Vclamp_OUTx _high_curr	OUTx clamping Voltage	I <sub>LOAD</sub> = 1 A Guaranteed by design, provided single pulse energy limits are not violated by clamping action	45	-	55	V	RLY/1/2/3/4/5
-	Over current driver threshold	-	1	1.5	2	А	RLY/1/2/3/4/5
I_LS_ocv_flt	LS overcurrent filter time	Guaranteed by scan	4	-	7	μs	RLY/1/2/3/4/5
T_SD_HIGH	Temperature shut down	-	185	-	200	°C	RLY/1/2/3/4/5

Table 48. Low-side driver - RELAY electrical characteristics (continued)



Table 48. Low-side driver - RELAY electrical characteristics (continued)         Symbol       Parameter       Test condition       Min       Typ       Max       Unit       I									
Symbol	Parameter	lest condition	Min	Тур	Max	Unit	Pin		
T_SD_LOW	Temperature shut down recover	-	175	-	190	°C	RLY/1/2/3/4/5		
T_SD_hys	Temperature shut down hysteresis	-	5	-	10	°C	RLY/1/2/3/4/5		
-	Thermal shutdown analog filter time	Guaranteed by design	1.5		4	μs	RLY/1/2/3/4/5		
t_SD_deglitch	Digital deglitch filter time on Temperature shut down detection	Guaranteed by scan	-	10	-	μs	RLY/1/2/3/4/5		
Driver reliability	y data								
EnergyRep RLY	Energy repetitive pulses	T <sub>case</sub> = 25 °C; I_OT_n = 0.45 A 1.1 Miopulses	-	-	9	mJ	RLY/1/2/3/4/5		
EnergyRep RLY	Energy repetitive pulses	T <sub>case</sub> = 115 °C; I_OT_n = 0.3 A 40 Miopulses	-	-	6.5	mJ	RLY/1/2/3/4/5		
EnergyRep RLY	Energy repetitive pulses	T <sub>case</sub> = 130 °C; I_OT_n = 0.3 A 9 Miopulses	-	-	6.5	mJ	RLY/1/2/3/4/5		
EnergyRep RLY	Energy repetitive pulses	T <sub>case</sub> = 140 °C; I_OT_n = 0.3 A 1 Miopulses	-	-	6.5	mJ	RLY/1/2/3/4/5		
Driver reliability	y data generator defe	ct					I		
EnergyRep RLY	Energy repetitive pulses	T <sub>case</sub> = 25 °C; I_OT_n = 0.5 A 0.02 Miopulses	-	-	11	mJ	RLY/1/2/3/4/5		
EnergyRep RLY	Energy repetitive pulses	Tc=135°C; I_OT_n = 0.35 A 0.02 Miopulses	-	-	8	mJ	RLY/1/2/3/4/5		
Driver reliability	y data JUMP START								
EnergyRep RLY	Energy repetitive pulses	T <sub>case</sub> = 25 °C; I_OT_n = 0.75 A 0.001 Miopulses, 10 jumps starts over lifetime, each start < 2 min	-	-	25	mJ	RLY/1/2/3/4/5		
EnergyRep RLY	Energy repetitive pulses	Tc=75°C ; I_OT_n=0.5A 0.001Miopulses, 10 jumps starts over lifetime, each start < 2 min	-	-	17	mJ	RLY/1/2/3/4/5		

<b>T</b> 1 1 40 1 1 1 1 1 1			/ /  N
Table 48. Low-side driver	- RELAY electrica	al characteristics	(continued)



Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
OFF state diag	nostic						
VLVT	Short to GND threshold voltage	Driver tristate, diag enabled	1.9		VOUTO PEN -180mV	V	RLY/1/2/3/4/5
V_OL	Open load threshold voltage	Driver tristate, diag enabled	VOUTO PEN +160mV		3.0	V	RLY/1/2/3/4/5
VOUTOPEN	Open load output voltage	Driver tristate, diag enabled	2.3	2.5	2.7	V	RLY/1/2/3/4/5
I_LS_PU1	Diagnostic pull up current	In OFF condition, OUTx < VLVT, Ipupd_EN = ENB, Ipupd_MODE ="1"	2.3	3.6	4.7	mA	RLY/1/2/3/4/5
I_LS_PU2	Diagnostic pull up current	In OFF condition, OUTx < VLVT, Ipupd_EN = ENB, Ipupd_MODE = "0"	40	70	100	μΑ	RLY/1/2/3/4/5
I_LS_PD1	Diagnostic pull down current	In OFF condition, OUTx > VOUTOPEN, Ipupd_EN = ENB	60	85	105	μA	RLY/1/2/3/4/5
Tflt_diagoff1	DIAG Filter time	Filter Mode=0	75	100	125	μs	RLY/1/2/3/4/5
Tflt_diagoff2	DIAG Filter time	Filter Mode=1	450	600	750	μs	RLY/1/2/3/4/5
-	Minimum OFF time for correct diagnostic	Application note (esd cap < 10 nF,) Filter Mode = 0	175	-	_	μs	RLY/1/2/3/4/5
-	Fast OFF diagnostic ON→OFF→ON	Filter Mode = 0	175	200	225	μs	RLY/1/2/3/4/5
-	Fast ON diagnostic OFF→ON→OFF	-	72		90	μs	RLY/1/2/3/4/5

Table 48. Low-side driver - RELAY electrical characteristics (continued)



## 7.6 Low-side driver - LED[1:2]

These 2 LowSide drivers are designed to drive LED Load. They are driven by *MSC command*. The Output voltage is clamped to voltage limit by internal clamp circuit.

The pull down diagnostic current of LED driver is configurable by MSC (*LEDx\_PD\_EN CONFIG\_REG1 D3;D4*). Overcurrent and Short to Ground diagnostic function are available, open load diagnostic function is not available when pull down diagnostic current is disabled.



Figure 39. LED LowSide driver stage

#### Conditions:

5.5 V  $\leq$  VB\_IN  $\leq$  18 V, T<sub>i</sub> -40 to 175 °C unless otherwise specified;

Symbol	Parameter	Test condition	Min	Тур	Мах	Unit	Pin			
LED	-ED									
		T <sub>j</sub> = 150 °C, I <sub>LOAD</sub> = 70 mA	10	14	20	Ω	LED1/2			
LS_RdsON	Low-side RdsON	T <sub>j</sub> = 25 °C, I <sub>LOAD</sub> = 70 mA	6	8	12	Ω	LED1/2			
		T <sub>j</sub> = -40 °C, I <sub>LOAD</sub> = 70 mA	4.9	6	9	Ω	LED1/2			
OUTx_lkg	Output leakage current	Output disabled, diagnostic off	-10	-	+10	μA	LED1/2			
Irev_OUTx	Body diode reverse current voltage drop	I <sub>LOAD</sub> = -50 mA	-	-	2	V	LED1/2			
SR_ON	Voltage slew ON state	From 80% to 30% of VOUT VB_IN = 14 V, $R_{load}$ = 270 $\Omega$ ,	10	-	25	V/µs	LED1/2			
SR_OFF	Voltage slew OFF state	From 30% to 80% of VOUT VB_IN = 14 V, $R_{load}$ = 270 $\Omega$	14	-	21	V/µs	LED1/2			

#### Table 49. Low-side driver - LED electrical characteristics

Table 49. Low-side driver - LED electrical characteristics (continued)								
Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin	
Ton_OUTx	Propagation Delay from MSC_EN rising edge to 80% output OUTx voltage	VB_IN = 14 V, R <sub>load</sub> =270 Ω,	-	-	5	μs	LED1/2	
Toff_OUTx	Propagation Delay from MSC_EN falling edge to 20% output OUTx voltage	VB_IN = 14 V, R <sub>load</sub> =270 Ω,	-	-	5	μs	LED1/2	
Vclamp_OUTx	OUTx clamping Voltage	I <sub>LOAD</sub> = 50 mA	40	45	50	V	LED1/2	
Vclamp_OUTx_ high_curr	OUTx clamping Voltage	I <sub>LOAD</sub> = 70 mA Guaranteed by design, provided single pulse energy limits are not violated by clamping action	40	45	50	V	LED1/2	
IOVC_OUTx	Over current driver threshold	-	70	-	110	mA	LED1/2	
I_LS_ocv_flt	LS overcurrent filter time	Guaranteed by scan	4	-	7	μs	LED1/2	
VLVT	Short to GND threshold voltage	Driver tristate, diag enabled	1.9	-	VOUTOPEN -180mV	V	LED1/2	
V_OL	Open load threshold voltage	Driver tristate, diag enabled	VOUTOPEN +160mV	-	3	V	LED1/2	
VOUTOPEN	Open load voltage	Driver tristate, diag enabled	2.3	2.5	2.7	V	LED1/2	
I_LS_PU1	Diagnostic pull up current	In OFF condition, OUTx < VLVT, Ipupd_EN = ENB, Ipupd_MODE = "1"	2.5	3.6	4.7	mA	LED1/2	
I_LS_PU2	Diagnostic pull up current	In OFF condition, OUTx < VLVT, Ipupd_EN = ENB, Ipupd_MODE ="0"	40	70	100	μΑ	LED1/2	
I_LS_PD1	Diagnostic pull down current	In OFF condition, OUTx > VOUTOPEN, Ipupd_EN = ENB LEDx_PD_EN = 1	60	85	105	μΑ	LED1/2	
Tflt_diagoff1	DIAG filter time	Filter Mode = 0	75	100	125	μs	LED1/2	

Table 49. Low-side driver - LED electrical characteristics (continued)



Symbol	Parameter	Test condition	Min	Тур	Мах	Unit	Pin
Tflt_diagoff2	DIAG Filter time	Filter Mode = 1	450	600	750	μs	LED1/2
-	Minimum OFF time for correct diagnostic	Application note (esd cap < 10nF,) Filter Mode=0	175	-	-	μs	LED1/2

Table 49. Low-side driver - LED electrical characteristics (continued)



# 8 High/low-side drivers - STARTER STR[1:3]

These 3 high/low-side drivers with diagnosis and overcurrent protection have a floating architecture and can be used in high-side or low-side mode.

The configuration is defined by MSC bit (*LSD/HSD\_DRVx-CFG CONFIG\_REG3 D1~D3*). The driver is optimized for relay and low-current loads, and it can be associated to smart starter functional block.

They are driven by MSC command. The Output voltage is clamped to voltage limit by internal clamp circuit. In order to guarantee a negligible output current in case of LED application an internal dedicated comparator is present. This comparator, in case of high-side configuration, Diagoff disabled and channel OFF, determines the disabling of internal driver in case of output voltage (STR\_SRC) pin in the range of -0.4V typ < STR\_SRC< 1.8V typ. This implementation guarantees a negligible output current down to 0V on STR\_SRC pin (where internal compensation is no more effective) and at the same time the correct reenabling of the driver when the output voltage goes negative, in order to guarantee the correct clamping functionality during recirculation. In any other condition (Low-side configuration, or Diagoff enabled, or channel ON) the effect of this comparator is masked and an output current will be observed.



Figure 40. Configurable high/low -side Driver block schematic

The driver has the following detection diagnosis in low-side mode:

- Overcurrent (Short to Vbat) protection in On Phase (OVC);
- Open Load in Off phase (DIAGOL);
- Short to Ground in Off Phase (DIAGLV);
- Over Temperature Protection in On phase (OT);
- The driver has the following detection diagnosis in high-side mode: Overcurrent (Short To GND) protection in On Phase (OVC);
- Open Load in Off phase (DIAGOL);
- Short to battery in Off Phase (DIAGHV);
- Over Temperature Protection in On phase (OT);



In high-side configuration, if they are configured as starter *CONFIG\_REG3[4]=STR2\_EN=1* and *CONFIG\_REG3[5]=STR3\_EN=1*, the driver STR2 and STR3 can work down to VB\_IN = 3.1 V for THOLD.

Furthermore, the driver can latch its ON state for THOLD even if the main microcontroller is temporarily not working due to low-battery conditions.

HS/LS are intended to be used as starter relay driver. One for high-side, one for low-side. STR2/3 should keep the status till VOFF\_VB\_IN.(3.1 V).

Each starter driver is separately put in on or off state by the *MSC CONFIG-REG 14[5:7]* just for the time required to perform on or off diagnosis (Fast Diagnosis). At the end of the diagnosis it is automatically put in the state determined by the current value of *MSC data frame*.

The micro command is activated by writing 1 from 0 in the MSC registers (both for ON and OFF).

### 8.1 ON state diagnosis

The ON state diagnosis has the same features as the low-side driver ON state diagnosis described in chapter Section 7.1.1 and Section 7.1.2.

### 8.2 ON/OFF state - Error in on status diagnosis

Refer to paragraph Section 7.1.3.

### 8.3 OFF state diagnosis LS mode

The OFF state diagnosis in LS mode has the same features as the low-side driver OFF state diagnosis described in paragraph *Section 7.1.4*.

### 8.4 OFF state diagnosis HS mode

The device provides off-state diagnostic for HS mode, simplified schematic of implemented diagnostic is shown in *Figure 41*.




Figure 41. OFF state diagnostic HS config block schematic

In the HS mode we can have three different load conditions:

- Normal Load, it means output driver connected to the load, No Fault Present, VOUT≤ V\_OL Threshold;
- Open Load, It means output driver disconnected to the load, Open Load Fault Present, VHVT ≥ VOUT ≥ V\_OL Threshold;
- Short To VB, it means output driver shorted to VB voltage, Short To VB Fault Present, VOUT > VHVT.

There is a bit *IPUPD\_EN\_STRx* in CONFIG\_REG13 which is controlled by a MSC bit, it is used by external µController if it is needed to switch on/off both pull up and pull down diagnosis current.

There is a bit *IPUPD\_MODE* in CONFIG\_REG2 which is controlled by a MSC bit, it is used by external uController if it is needed to switch on/off the bigger diagnosis current(I\_HS\_PD1) in fast mode.

The Diagnostic in Off state is done by the following block:

- An internal Buffer using the pull up/down currents is able to force the VOUTOPEN voltage on the High-Side Driver Output when the driver is in Open Load Condition.
- A comparator to detect the Open load Condition. The Open Load fault is detected when the OUTx pin is VHVT >= VOUT>= V\_OL Threshold for a time longer than Diag Filter Time.
- A comparator to detect the Short to VB Condition. The Short To VB fault is detected when the OUTx pin is VOUT >= VHVT Threshold for a time longer than Diag Filter Time.
- Fast pull down current, this current is used to avoid the false short to VB diagnosis when the driver switches off in Open load condition. This current switches on after the falling edge of *MSC command* (driver in off state) and remains on until the Diag Filter Time is expired or until the VOUT is < VHVT Threshold. (Note: if fast pull down current is selected, the filter time Tflt\_diagoff1 is suggested. Otherwise, the filter time Tflt\_diagoff2 is suggested).



V\_OUTx (high-side)



Figure 43. High-side driver OFF state fast pull down current behavior



By default diagnostic pull up/down currents are disabled and comparator outputs are masked by internal logic, to enable OFF state diagnostic the channel must be put first in tristate condition and then (if not already done with previous MSC frames) diagnostic must be enabled. Once the desired channel is put in tristate a false diagnostic can be sensed due to the time needed to discharge output voltage through the load.

A Filter Time (Diag Filter Time) is implemented in order to avoid detecting false diagnosis as shown in Figure 44.





Figure 44. OFF state diagnostic high-side, timing

If DiagOL or DiagHV signal remains high for a time higher than Diag Filter Time the fault bit is set and can be read by Read Diag Communication.

This bit can be reset by every Read Diag Communication.

### **Conditions:**

5.5 V ≤ VB\_IN ≤ 18 V, T<sub>j</sub> -40 to 175 °C unless otherwise specified;

Symbol	Parameter	Test condition	Min	Тур	Мах	Unit	Pin	
lrev_OUTx	Body diode reverse current voltage drop	I <sub>LOAD</sub> = -0.6 A	-	-	1	V	STR1/2/3	
Relay HS configuration								
RdsON	Drain-source resistance	HS configuration VB_IN = 13.5 V; T <sub>j</sub> =150 °C, I_load = 1A	-	-	1.5	Ω	STR1/2/3	
RdsON	Drain-source resistance	HS configuration VB_IN = 13.5 V; T <sub>j</sub> = 25 °C, I_load = 1 A	-	-	0.81	Ω	STR1/2/3	
RdsON	Drain-source resistance	HS configuration VB_IN = 13.5 V; T <sub>j</sub> =40 °C, I_load = 1 A	-	-	0.63	Ω	STR1/2/3	

### Table 50. High/low-side driver - STARTER electrical characteristics



Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
RdsON	Drain-source resistance	HS configuration VB_IN = 3.1 V I_load = 1 A	-	-	3	Ω	STR1/2/3
STR_SRC_lkg	Output leakage current	Driver disabled, diagnostic off; HSide configuration	-10	-	+10	μA	STR1/2/3
SR_ON	HS configuration Voltage slew ON State	From 30% to 80% of VOUT VB_IN = 14 V, R <sub>load</sub> = 68 Ω	0.7	-	2.1	V/µs	STR1/2/3
SR_OFF	HS configuration Voltage slew OFF State	From 80% to 30% of VOUT VB_IN = 14 V, R <sub>load</sub> = 68 Ω	0.7	-	2.1	V/µs	STR1/2/3
S/RGkill_HS	FAST VS/R off when an OVC fault happens high-side configuration	From 80% to 30% of VOUT VB_IN = 14 V, $R_{load} = 68 \Omega$	5	-	20	V/µs	STR1/2/3
Ton_OUTx_Hside	Propagation Delay from MSC_EN rising edge to 20% output OUTx voltage	VB_IN = 14 V, R <sub>load</sub> = 68 Ω	-	-	10	μs	STR1/2/3
Toff_OUTx_Hside	Propagation Delay from MSC_EN falling edge to 80% output OUTx voltage	VB_IN = 14 V, R <sub>load</sub> = 68 Ω	-	-	10	μs	STR1/2/3
Vclamp_OUTx_HS	OUTx clamping voltage HS configuration	I <sub>LOAD</sub> = 0.6 A	-4.1	-	-2.5	v	STR1/2/3
-	Over current driver threshold HS configuration	-	1	1.5	2	А	STR1/2/3
I_HS_ocv_flt	HS overcurrent filter time	Guaranteed by scan	4	-	7	μs	STR1/2/3
Relay LS configuratio	'n						
RdsON	Drain-source resistance	LS configuration VB_IN = 13.5 V Tj = 150 °C I_load = 1A	-	-	1.5	Ω	STR1/2/3

 Table 50. High/low-side driver - STARTER electrical characteristics (continued)



Symbol	Parameter	ver - STARTER electr Test condition	Min	Тур	Max	Unit	Pin
RdsON	Drain-source resistance	LS configuration VB_IN = 13.5 V, T <sub>j</sub> = 25 °C, I_load = 1 A	-	-	0.81	Ω	STR1/2/3
RdsON	Drain-source resistance	LS configuration VB_IN = 13.5 V T <sub>j</sub> = -40 I_load = 1 A	-	-	0.63	Ω	STR1/2/3
RdsON	Drain-source resistance	LS configuration VB_IN = 3.1 V I_load = 1 A	-	-	3	Ω	STR1/2/3
STR_DRN_lkg	Output leakage current	Output disabled, diagnostic off ; Low-Side configuration, DRN1=DRN2=DRN3=1 8 V, total current from 3 pins, T=-40 °C, 27 °C	-10	-	+18	μΑ	STR1/2/3
STR_DRN_lkg	Output leakage current	Output disabled, diagnostic off ; Low-Side configuration, DRN1=DRN2=DRN3=1 8 V, total current from 3 pins, T = 175 °C	-10	-	+48	μΑ	STR1/2/3
SR_ON	LS configuration voltage slew ON State	From 80% to 30% of VOUT VB_IN = 14 V, $R_{load} = 68 \Omega$	0.8	-	2.5	V/µs	STR1/2/3
SR_OFF	LS configuration voltage slew OFF State	From 30% to 80% of VOUT VB_IN = 14 V, $R_{load} = 68 \Omega$ ,	0.8	-	2.5	V/µs	STR1/2/3
S/RGkill_LS	FAST VS/R off when an OVC fault happens in low-side configuration	From 30% to 80% of VOUT VB_IN = 14 V, R <sub>load</sub> = 68 Ω,	5	-	20	V/µs	STR1/2/3
Ton_OUTx_Lside	Propagation Delay from MSC_EN rising edge to 80% output OUTx voltage	VB_IN =14 V, R <sub>load</sub> = 68 Ω,	-	-	10	μs	STR1/2/3
Toff_OUTx_Lside	Propagation Delay from MSC_EN falling edge to 20% output OUTx voltage	VB_IN=14V, R <sub>load</sub> = 68 Ω,	-	-	10	μs	STR1/2/3
Vclamp_OUTx_LS	OUTx clamping voltage LS configuration	I <sub>LOAD</sub> = 0.6 A	40	-	50	V	STR1/2/3

Table 50. High/low-side driver - STARTER electrical characteristics (continued)



Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
Vclamp_OUTx_LS_hig h_curr	OUTx clamping voltage LS configuration	I <sub>LOAD</sub> = 1 A Guaranteed by design, provided single pulse energy limits are not violated by clamping action	40	-	50	v	STR1/2/3
	Over current driver threshold LS configuration	-	1	1.5	2	A	STR1/2/3
I_LS_ocv_flt	LS overcurrent filter time	Guaranteed by scan	4	-	7	μs	STR1/2/3
Driver reliability data a	as Low-Side						
EnergyRep	Energy repetitive pulses	T <sub>case</sub> = 25 °C ; I_OT_n = 0.45 A 1.1 Miopulses	-	-	9	mJ	STR1/2/3
EnergyRep	Energy repetitive pulses	T <sub>c</sub> = 115 °C ; I_OT_n = 0.3 A 40 Miopulses	-	-	6.5	mJ	STR1/2/3
EnergyRep	Energy repetitive pulses	T <sub>c</sub> =130 °C ; I_OT_n = 0.3 A 9 Miopulses	-	-	6.5	mJ	STR1/2/3
EnergyRep	Energy repetitive pulses	T <sub>c</sub> = 140 °C ; I_OT_n = 0.3 A 1 Miopulses	-	-	6.5	mJ	STR1/2/3
Driver reliability data a	as High-Side						
EnergyRep	Energy repetitive pulses	T <sub>case</sub> = 25 °C ; I_OUT_n = 0.45 A 1.1 Miopulses	-	-	12.5	mJ	STR1/2/3
EnergyRep	Energy repetitive pulses	Tc = 115 °C ; I_OT_n = 0.3 A 40 Miopulses	-	-	9	mJ	STR1/2/3
EnergyRep	Energy repetitive pulses	Tc = 130 °C ; I_OT_n = 0.3 A 9 Miopulses	-	-	9	mJ	STR1/2/3
EnergyRep	Energy repetitive pulses	Tc = 140 °C ; I_OT_n = 0.3 A 1 Miopulses	-	-	9	mJ	STR1/2/3
Driver reliability data g	generator defect a	as Low-Side					
EnergyRep STR	Energy repetitive pulses	Tc = 25 °C ; I_OT_n = 0.5 A 0.02 Miopulses	-	-	11	mJ	STR1/2/3
EnergyRep STR	Energy repetitive pulses	Tc = 135 °C ; I_OT_n = 0.35 A 0.02 Miopulses	-	-	8	mJ	STR1/2/3

 Table 50. High/low-side driver - STARTER electrical characteristics (continued)



Symbol	Parameter	ver - STARTER electr Test condition	Min	Тур	Max	Unit	-) Pin		
Driver reliability data g				71					
EnergyRep STR	Energy repetitive pulses	Tc = 25 °C ; I_OT_n = 0.5 A 0.02 Miopulses	-	-	15	mJ	STR1/2/3		
EnergyRep STR	Energy repetitive pulses	Tc = 135 °C ; I_OT_n = 0.35 A 0.02 Miopulses	-	-	11	mJ	STR1/2/3		
Driver reliability data JUMP START as Low-Side									
EnergyRep STR	Energy repetitive pulses	Tc = 25 °C ; I_OT_n = 0.75A 0.001 Miopulses, 10 jumps starts over lifetime, each start < 2 min	-	-	25	mJ	STR1/2/3		
EnergyRep STR	Energy repetitive pulses	Tc = 75 °C ; I_OT_n = 0.5 A 0.001 Miopulses, 10 jumps starts over lifetime, each start < 2 min	-	-	17	mJ	STR1/2/3		
Driver reliability data	JUMP START as H	ligh-Side							
EnergyRep STR	Energy repetitive pulses	Tc = 25 °C ; I_OT_n = 0.75 A 0.001 Miopulses, 10 jumps starts over lifetime, each start < 2 min	-	-	31	mJ	STR1/2/3		
EnergyRep STR	Energy repetitive pulses	Tc = 75 °C; I_OT_n = 0.5 A 0.001 Miopulses, 10 jumps starts over lifetime, each start < 2 min	-	-	21	mJ	STR1/2/3		
OFF state diagnostic -	- HS configuratio	n							
VHVT	Short to VB threshold voltage	HS configuration	VOUT OPEN +160mV	-	3.0	V	STR1/2/3		
V_OL_TH_Highside	Open load threshold voltage	HS configuration	1.9	-	VOUT OPEN -180mV	V	STR1/2/3		
VOUTOPEN_Highside	Open load threshold voltage	HS configuration	2.3	2.5	2.7	V	STR1/2/3		

### Table 50. High/low-side driver - STARTER electrical characteristics (continued)



Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
I_HS_PD1	Diagnostic pull down current in	In OFF condition, OUTx STRx_SRC >VHVT, Ipupd_EN IPUPD_EN_STRx =ENB, Ipupd_MODE ="1"	2.5	3.6	4.7	mA	STR1/2/3
I_HS_PD2	high-side configuration	In OFF condition, OUTx STRx_SRC >VHVT, Ipupd_EN IPUPD_EN_STRx =ENB, Ipupd_MODE ="0"	40	70	100	μA	STR1/2/3
I_HS_PU1	Diagnostic pull up current in	In OFF condition, OUTx STRx_SRC <voutopen, Ipupd_EN IPUPD_EN_STRx =ENB STR_SRCx = 1.9 V</voutopen, 	35	-	75	μΑ	STR1/2/3
I_HS_PU2	high-side   configuration (     	In OFF condition, OUTx STRx_SRC <voutopen, Ipupd_EN IPUPD_EN_STRx =ENB STR_SRCx = 0 V</voutopen, 	100	-	180	μΑ	STR1/2/3
I_HS_OUT_Dis1	Output current in high-side configuration	OFF condition, Diagoff disabled, STR_SRC > or = 0 V	-15	-	+15	μA	STR1/2/3
I_HS_OUT_Dis2	(measured on STR_SRC)	OFF condition, Diagoff disabled, STR_SRC < 0 V	-190	-	+10	μA	STR1/2/3
V_negative_threshold	Output voltage of STR_SRC below which the output current is measured again	OFF condition, Diagoff disabled Guaranteed by design	-	-	-0.2	V	STR1/2/3
V_positive_threshold	Positive threshold of internal comparator responsible of remove output current on STR_SRC pin (over this voltage negligible current is guaranteed by compensation circuit)	OFF condition, Diagoff disabled Guaranteed by design	-	1.8	-	>	STR1/2/3

Table 50. High/low-side driver -	<ul> <li>STARTER electrical</li> </ul>	characteristics (c	continued)
		011010000	



Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
Tflt_diagoff2	-	Guaranteed by scan Cload = 15 nF	1000	1200	1500	us	STR1/2/3
Tflt_diagoff1	-	Guaranteed by scan Cload = 15 nF	130	160	200	us	STR1/2/3
OFF state diagnostic -	- LS configuration	n					
VLVT	Short to GND threshold voltage	LS configuration	1.9	-	VOUT OPEN -180mV	V	STR1/2/3
V_OL_TH_Lowside	Open load threshold voltage	LS configuration	VOUT OPEN +160mV	-	3.0	V	STR1/2/3
VOUTOPEN_Lowside	Open load voltage	LS configuration	2.3	2.5	2.7	V	STR1/2/3
I_LS_PU1	Diagnostic pull up current in Ls	In OFF condition, STRx_DRN < VLVT, IPUPD_EN_STRx =ENB, Ipupd_MODE ="1"	2.5	3.6	4.7	mA	STR1/2/3
I_LS_PU2	configuration	In OFF condition, STRx_DRN < VLVT, IPUPD_EN_STRx =ENB, Ipupd_MODE ="0"	40	70	100	μA	STR1/2/3
I_LS_PD1	Diagnostic pull down current in Ls configuration	In OFF condition, STRx_DRN > VOUTO PEN, IPUPD_EN_STRx =ENB	55	85	100	μA	STR1/2/3
Tflt_diagoff2	DIAG Filter time in Ls configuration Filter Mode = 1	Guaranteed by scan Cload = 15 nF	450	600	750	μs	STR1/2/3
Tflt_diagoff1	DIAG Filter time in Ls configuration fast discharge enable Filter Mode = 0 (fast diag off)	Guaranteed by scan Cload = 15 nF	75	100	125	μs	STR1/2/3
Common diagnostic –	LS/HS configura	tion				_	
T_SD_HIGH	Temperature shut down	-	185	-	200	°C	STR1/2/3
T_SD_LOW	Temperature shut down recover	-	175	-	190	°C	STR1/2/3
T_SD_hys	Temperature shut down hysteresis	-	5	-	10	°C	STR1/2/3

### Table 50. High/low-side driver - STARTER electrical characteristics (continued)



Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
-	Thermal shutdown analog filter time	Guaranteed by design	1.5	-	4	μs	STR1/2/3
t_SD_deglitch	Digital deglitch filter time on Temperature shut down detection	Guaranteed by scan	-	10	-	μs	STR1/2/3
-	Fast OFF diagnostic ON->OFF->ON	Filter Mode=0	220	245	270	μs	STR1/2/3
-	Fast ON diagnostic OFF->ON->OFF	-	65	-	90	μs	STR1/2/3

 Table 50. High/low-side driver - STARTER electrical characteristics (continued)

# 8.5 Delay-off function

The Delay-off function involves the RLY4 and STR[2:3] drivers when they are configured as starters by the bit MSC\_CONFIG\_REG3[0]=RLY4\_DELAY\_OFF\_EN=1, CONFIG\_REG3[4]=STR2\_EN=1, CONFIG\_REG3[5]=STR3\_EN=1. These drivers follow the reset matrix as other drivers when they are not configured as starters.

If the drivers are configured as starter and it is in on state its delay-off timer starts when one of the following events occurs:

- under-voltage of the main supply VDD5 is detected,
- over-voltage of the main supply VDD5 is detected,
- the MSC time out occurs,
- an active signal ("0") at pin WDA(IN),
- an active signal ("0") at pin RSTN(IN)

During the delay off time THOLD

- The driver is ON regardless of whether the ON/OFF command is reset.
- The starter configuration is held.
- The HSD/LSD configuration bit is held.
- The driver is ON even in case of Watchdog ERR\_CNT>4 and ERR\_CNT>7
- The driver is ON even in case of VDDIO\_UV.
- Once it has started, the delay\_off is not restarted by a new triggering event before THOLD has expired.

The delay-off timer can be terminated by one of the following events:

- THOLD time expires.
- Driver is switched off by MSC command off.

After DELAY\_OFF time the RLY4, STR[2:3] take the status of the on/off data command. If before the delay off time expires, the above triggering sources are recovered, the delay-off function remains valid.



Figure 45. DELAY\_OFF timing



### Figure 46. DELAY\_OFF timing terminated by MSC off command



#### **Conditions:**

5.5 V  $\leq$  VB\_IN  $\leq$  18 V, T<sub>i</sub> -40 to 175 °C unless otherwise specified;

#### Table 51. High/low-side driver delay-off function electrical characteristics

Symbol	Parameter	Test condition	Min	Тур	Мах	Unit	Pin
THOLD	Delay off time	-	400	-	800	ms	RLY4 STR2/3



### 8.6 Starter control

To prevent unintended activation of starter relays at the same time a dual control mechanism is implemented inside the logic by means of independent MSC commands for on/off for each starter (*RLY4\_ON RLY4\_OFF STR2\_ON STR2\_OFF STR3\_ON STR3\_OFF*). If the RLY4, STR2, STR3 are not configured as starter they are controlled by data frame on/off as the other drivers

The starter control function comes with a dedicated failsafe management circuit to always provide a safety switch off path able to disconnect the main supply in case of fault conditions. Starter switch off path is implemented with dual polarity command acting on drivers STR[2:3] and RLY4: if the EN\_P pin is high or the EN\_N pin is high or if the FAULT\_WARN is activated. RLY4, STR2, STR3 are switched off by the safety switched off path independently if they are configured as starter.

Safety switch off path can be triggered both by the micro-controller through EN pins or by the L9788 detection of an internal fault as described in the *Figure 47*.

The functionality of the switch off path is guaranteed through physical isolation from the rest of the device: the circuit is kept layouted in a dedicated area surrounded by trench isolations, avoiding top routing over this cell and keeping a safe distance respect to the nearby functional top routing to ensure complete independency.

The switch off path generates locally its supply voltage to drive the safety turn-off switch in order to avoid interactions with the rest of the L9788; the supply voltage is created starting directly from battery line. All the circuits used inside the switch-off path are able to sustain high voltage to prevent unwanted functionality in case of local failure, moreover no external reference is routed to this area and the EN\_N and EN\_P control logic is located inside this area as well to complete isolation and remove any dependency from the rest of the L9788.





Figure 47. Safety switch off

### **Conditions:**

5.5 V  $\leq$  VB\_IN  $\leq$  18 V, T<sub>i</sub> -40 to 175 °C unless otherwise specified;

Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin		
VIH_TX	HIGH_level input voltage	-	1.75	-	-	V	EN_P		
VIL_T <sub>X</sub>	LOW_level input voltage	-	-	-	0.75	V	EN_P		
VHYS_T <sub>X</sub>	Input voltage hysteresis	-	0.06	0.5	-	V	EN_P		
PULL_T <sub>X</sub>	Pull-up resistance	-	50	100	200	kΩ	EN_P		
VIH_T <sub>X</sub>	HIGH_level input voltage	-	1.75	-	-	V	EN_N		
VIL_T <sub>X</sub>	LOW_level input voltage	-	-	-	0.75	V	EN_N		
VHYS_T <sub>X</sub>	Input voltage hysteresis	-	0.06	0.5	-	V	EN_N		
PULL_T <sub>X</sub>	Pull-up resistance	-	50	100	200	kΩ	EN_N		

Table 52. EN\_P and EN\_N electrical characteristics

*Note:* For this application the function is implemented, but kept disabled using external resistor to pull EN\_N and EN\_P to low.



# 9 Pre-drivers - ExtFET (MOS\_Gate1/2/3/4/5) - PRD[1:5]



Figure 48. LS External MOSFET Pre-Driver Stage

# 9.1 LS external MOSFET pre-driver

These 5 pre-drivers are designed to drive LS external MOSFET Load. They are driven by *MSC command*.

The push-pull stage is made up of limited source current and sink current. The voltage of MOS\_Drain is monitored for diagnosis.

The driver has the following detection diagnosis:

- \_Drain short to battery @ pre-driver = On state
- \_Drain short to ground @ pre-driver = Off state
- \_Drain open load @ pre-driver = Off state

Predriver1 & Predriver3 can be used to drive ExtMos for O2H Load.

For these two predrivers there is the possibility to select a lower gate current and sink current (typ = 250  $\mu$ A).

A dedicated MSC bit is used to select the predriver O2H function (Bit  $O2H_PDRV = CONFIG_REG_16_1[7:6]$ ). Considering that this sink/source current is very low the logic will switch to the selected higher sink/source current after the cmd delay time (typ 150 µs for  $CONFIG_REG20[7]=PDRV_02H_DLY=0$  or 300 µs  $CONFIG_REG20[7]=PDRV_02H_DLY=1$ ). After the CMD delay time the current used is the

CONFIG\_REG20[7]=PDRV\_02H\_DLY=1). After the CMD delay time the current used is the one selected by CONFIG\_REG4=PRDx\_IDRV[1:0].

When the Predriver is used for O2H load the overcurrent detection can't be done using a VDS comparator due to slow voltage slew-rate, for this reason an external Rshunt has to be used.



When the Predriver is used for O2H load no blanking time is applied to OVC detection. The OVC dectection is done reading the voltage drop on this external Rshunt by the VDS comparator of another predriver (not used).

This means that when the Predriver 1 and Predriver 3 are used for O2H load the Predriver 2 and Predriver 4 can't be used.

Bit O2H\_PDRV = CONFIG\_REG\_16\_1[7:6]= 00: all 5 predriver channels can be used

Bit O2H\_PDRV = CONFIG\_REG\_16\_1[7:6]= 11:

- predriver 2 & Predriver 4 can't be used;
- predriver 1 & predriver 3 work with low gate current and sink current (typ = 250  $\mu$ A);
- it is possible to read the Overcurrent on external Rshunt of Predriver1&3 using the Vds comparator of Drain2 and Drain4;
- Predriver 5 works as in O2H\_PDRV = CONFIG\_REG\_16\_1[7:6]= 00.

There is a dedicated ground pin PDR\_GND used for source pin of External Mos or ground connection of External shunt resistor. The internal voltage reference for VDS comparator threshold (Vth VDS xxx parameter) is connected to this ground pin PDR GND. Application has to connect this PDR GND pin to the source of external MOS or ground of external shunt resistor in order to obtain a good accuracy of overcurrent threshold.

Pre-driver after power up is OFF, output LOW.



Figure 49. PreDriver3 configured for O2H load bit O2H\_PDRV\_3 =

Figure 50. PreDriver1 configured for O2H load bit O2H\_PDRV\_1 = CONFIG\_REG\_16\_1[6] = 1:





DS12308 Rev 4

GADG0512161223

# 9.2 ON state diagnostic

In the On state of pre-driver, the diagnosis will compare the Drain-source voltage with the threshold generated internal. If MOS\_DRAIN\_X>Vth\_DS\_XXX (PRDx\_VDS[0:2] *CONFIG\_REG5/ CONFIG\_REG6 / CONFIG\_REG7*)for a filter time, the Drain short to battery fault will be confirmed. The internal comparator reads the voltage on drain pin versus a dedicated GND sense pin (PIN X) that at application should be connected on the source of external mos. Starting from the condition ON state a programmable blanking time (MSC *CONFIG\_REG16=PRDx\_BLK[1:0]*) is applied to prevent the detection of the short-to-battery fault. The blanking time is not applied when the driver is already ON.The pre-driver will switch OFF and the fault will be latched until the Read\_Diag\_CMD action. This bit can be reset by every Read Diag Communication. To re-activate ON the power stage in this two following conditions:

- The MSC command still High, when the Fault OVC Bit is read by MSC communication.
- The MSC command becomes Low and then again High.

When Bit MSC\_O2HPredr\_1 = 1 the VDS comparator of predriver 1 is ignored.

When Bit MSC\_O2HPredr\_3 = 1 the VDS comparator of predriver 3 is ignored.

When Bit MSC\_O2HPredr = 1 the VDS comparator of predriver 2 (or 4) is enabled immediately with the turn ON command of Predriver (and checked by logic after the blanking time), while when Bit  $MSC_O2HPredr = 0$  the VDS comparator of corresponding channel is enabled after selected blanking time.

The over current protection can be done reading the voltage on external Rshunt using the VDS comparator of predriver 2&4.

# 9.3 ON/OFF state - Error in status diagnosis

Refer to Section 7.1.3.

# 9.4 Error handling

#### Clear Detection Type of error Action **Restart condition** condition MSC flag **Driver diagnostic** At MSC read of diagnosis Driver is put in off state. register if MSC command Overcurrent (OVC) Driver on The fault is latched in On read is still high. If MSC MSC diagnosis register. command is low and high again. The fault is latched in Short to ground (STG) Driver off On read MSC diagnosis register.

### Table 53. Pre-driver - ExtFET error handling



	Table 55. FTe-unver - ExtFET erfor handling (continueu)									
Type of error	Detection condition	Action	Clear MSC flag	Restart condition						
Open load (OPL)	Driver off	The fault is latched in MSC diagnosis register.	On read							
Driver Status Error (STA)	Driver on/off When the driver output level is not aligned with the cmd on/off	The fault is latched in MSC diagnosis register.	On read							

Table 53. Pre-driver - ExtFET error handling (continued)

# 9.5 OFF state diagnostic

The Predriver follows the same off diagnosis as low-side driver. But despite the fast mode of all drivers in off diagnostic condition (*Ipupd\_MODE* bit), for all pre\_Driver, there is a dedicated MSC bit (*IDIAG\_HIGH\_PDRV*) to select off diagnostic high or low pull up/down current

### **Conditions:**

5.5 V  $\leq$  VB\_IN  $\leq$  18 V, T<sub>i</sub> -40 to 175 °C unless otherwise specified;

Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
Pre-driver							
Vgate_on	On state MOS_ Gate voltage	I_source_00	5	-	6	V	MOS_Gate 1/2/3/4/5
Vgate_off	Off state MOS_Gate voltage	I_sink_00	0	-	0.1	V	MOS_Gate 1/2/3/4/5
lleak_off	Leakage current of MOS_Gate @ driver in tri-state	-	-1	-	1	μA	MOS_Gate 1/2/3/4/5
I_source_00	Pre-driver source current 1	MOS_Gate1/2/3/4/5 short to gnd	14	20	26	mA	MOS_Gate 1/2/3/4/5
I_source_01	Pre-driver source current 2	MOS_Gate1/2/3/4/5 short to gnd	7	10	13	mA	MOS_Gate 1/2/3/4/5
I_source_10	Pre-driver source current 3	MOS_Gate1/2/3/4/5 short to gnd	2.8	4	5.2	mA	MOS_Gate 1/2/3/4/5
I_source_11	Pre-driver source current 4	MOS_Gate1/2/3/4/5 short to gnd	1.3	2	2.6	mA	MOS_Gate 1/2/3/4/5
I_source_O2 H	Pre-driver source current 5	MOS_Gate1/3/ short to gnd	0.175	0.25	0.325	mA	MOS_Gate 1/3
I_sink_00	Pre-driver sink current 1	MOS_Gate1/2/3/4/5 short to 5V	-26	-20	-14	mA	MOS_Gate 1/2/3/4/5
I_sink_01	Pre-driver sink current 2	MOS_Gate1/2/3/4/5 short to 5V	-13	-10	-7	mA	MOS_Gate 1/2/3/4/5

 Table 54. Pre-driver - ExtFET electrical characteristics



Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
I_sink_10	Pre-driver sink current 3	MOS_Gate1/2/3/4/5 short to 5V	-5.2	-4	-2.8	mA	MOS_Gate 1/2/3/4/5
I_sink_11	Pre-driver sink current 4	MOS_Gate1/2/3/4/5 short to 5V	-2.6	-2	-1.4	mA	MOS_Gate 1/2/3/4/5
I_sink_O2H	Pre-driver sink current 5	MOS_Gate1/3 short to 5V	-0.175	-0.25	-0.325	mA	MOS_Gate 1/3
ON/OFF state	e diagnostic						
Vth_DS_000	Diagnosis Vds threshold 1	-	120	150	180	mV	MOS_Drai n1/2/3/4/5
Vth_DS_001	Diagnosis Vds threshold 2	-	220	245	270	mV	MOS_Drai n1/2/3/4/5
Vth_DS_010	Diagnosis Vds threshold 3	-	300	325	350	mV	MOS_Drai n1/2/3/4/5
Vth_DS_011	Diagnosis Vds threshold 4	-	380	405	430	mV	MOS_Drai n1/2/3/4/5
Vth_DS_100	Diagnosis Vds threshold 5	-	500	525	550	mV	MOS_Drai n1/2/3/4/5
Vth_DS_101	Diagnosis Vds threshold 6	-	620	660	700	mV	MOS_Drai n1/2/3/4/5
Vth_DS_110	Diagnosis Vds threshold 7	-	900	950	1000	mV	MOS_Drai n1/2/3/4/5
T_filter_ovc	Over current filtering time	Tested by scan	5	-	7	μs	MOS_Drai n1/2/3/4/5
V_OL	Open load threshold voltage	Driver tristate, diag enabled	VOUTO PEN+16 0mV	-	3	v	MOS_Drai n1/2/3/4/5
VOUTOPEN	Open load output voltage	Driver tristate, diag enabled	2.3	2.5	2.7	V	MOS_Drai n1/2/3/4/5
VLVT	Output short- circuit to GND Voltage threshold	Driver tristate, diag enabled	1.9	-	VOUTO PEN- 180mV	v	MOS_Drai n1/2/3/4/5
I_LS_PU1	Diagnostic pull up current	In OFF condition, MOS_DRAINx <vlvt, Ipupd_EN = ENB, Ipupd_MODE ="1"</vlvt, 	2.5	3.6	4.7	mA	MOS_Drai n1/2/3/4/5
I_LS_PU2	Diagnostic pull up current	In OFF condition, MOS_DRAINx < VLVT, Ipupd_EN = ENB, Ipupd_MODE ="0"and IDIAG_HIGH_PDRV ="0"	40	70	100	μΑ	MOS_Drai n1/2/3/4/5

 Table 54. Pre-driver - ExtFET electrical characteristics (continued)



Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
I_LS_PU3	Diagnostic pull up high current	In OFF condition, MOS_Drainx < VLVT, Ipupd_EN = ENB, Ipupd_MODE ="0" and IDIAG_HIGH_PDRV ="1"	100	-	200	μΑ	MOS_Drai n1/2/3/4/5
I_LS_PD1	Diagnostic pull down current	In OFF condition, MOS_DRAINx > VOUTOPEN, Ipupd_EN = ENB and IDIAG_HIGH_PDRV ="0"	60	85	105	μA	MOS_Drai n1/2/3/4/5
I_LS_PD2	Diagnostic pull down high current	In OFF condition, OUT MOS_Drainx > VOUTOPEN, Ipupd_EN = ENB IDIAG_HIGH_PDRV = "1"	350	-	550	μA	MOS_Drai n1/2/3/4/5
l_leakage	MOS_DRAIN leakage current	Output disable diagnostic OFF condition,	-10		10	μA	MOS_Drai n1/2/3/4/5
Tflt_diagoff1	DIAG Filter time	Filter Mode=0	75	100	125	μs	MOS_Drai n1/2/3/4/5
Tflt_diagoff2	DIAG Filter time	Filter Mode=1	450	600	750	μs	MOS_Drai n1/2/3/4/5
Tblank_00	Blanking time on ON diag	PRD1_BLK[0:1]=00	5.1	6	6.7	μs	MOS_Drai n1/2/3/4/5
Tblank_01	Blanking time on ON diag	PRD1_BLK[0:1]=01	11.1	12	13.5	μs	MOS_Drai n1/2/3/4/5
Tblank_10	Blanking time on ON diag	PRD1_BLK[0:1]=10	17.1	18	20	μs	MOS_Drai n1/2/3/4/5
Tblank_11	Blanking time on ON diag	PRD1_BLK[0:1]=11	23.1	24	26.7	μs	MOS_Drai n1/2/3/4/5
cmd_dly_0	Command delay for MSC_CONFIG_ REG20[7]=PDR V_O2H_DLY=1	Tested by scan	140	150	160	μs	MOS_Drai n1/2/3/4/5
cmd_dly_1	Command delay for MSC_CONFIG_ REG20[7]=PDR V_O2H_DLY=1	Tested by scan	280	300	320	μs	MOS_Drai n1/2/3/4/5

Table 54. Pre-driver - ExtFET electrical characteristics (continued)



# 10 Pre-drivers - IGNITER IGN[1:6]

These 6 Ignition pre-drivers are designed to drive ignition load. They are driven by *MSC command*. The push-pull stage is made up of a high-side current generator and a low-side driver.

When an overcurrent fault is detected the driver switches off with higher slew rate (FAST SR) to reduce the power dissipation.

There is a bit selection for disabling the LSD in case of external IGBT. It is suggested to configure the MSC bit (*IGN\_LSD\_DIS CONFIG\_REG6 D7*) disabling the LSD of igniter before the *msc\_driver\_enable* command.





# 10.1 Ignition pre\_drivers diagnosis

The driver has the following detection diagnosis:

- Short To Vbat protection by checking the IGNx pin voltage higher than Vth\_STB\_IGN, when the driver is enabled high (high-side on) or low (low-side on);
- Open Load when the driver is enabled high (high-side on) (DIAGOL);
- Short to Ground when the driver is enabled high (high-side on) (DIAGLV).



	Table 55. Fle-uliver - IC	Sin Lix ulagilosis	
Controlled load	Diagnosis & protection type	Detected faults @ pre- driver enabled HIGH	Detected faults @ pre- driver enabled LOW
Internal IGBT/smart IGBT (IGN_DIAG (CONFIG_REG2 D5) = '0')	The controlled device is module internal. No diagnosis and protection required	-	-
External IGBT Load ( <i>IGN_DIAG</i> = '1')	IGNx voltage and current monitoring	_ IGNx short to GND _ IGNx open load _ IGNx short to VBAT	_IGNx short to VBAT

Table 55. Pre-driver - IGNITER diagnosis

# 10.2 Short to GND

When IGNx pin voltage is lower than Vth\_STG\_IGN for a filter time at pre-driver is enabled high, short to ground fault is detected. So the fault is latched until Read\_Diag\_CMD action.



Figure 52. IGN pre-drivers diagnosis timing diagram at short to GND



### 10.3 Short to BAT

When IGNx pin voltage is higher than Vth\_STB\_IGN for a filter time at pre-driver is enabled high or enabled low, short to battery fault is detected and the driver is disabled. So the fault is latched.

During Short-to-Bat fault present the driver is auto-restart with these modalities:

- The high-side restart during OVC is on read diagnostic or *IGNx\_CMD* goes to low and high again.
- The low-side restart during OVC is on read diagnostic.



#### Figure 53. IGN pre-drivers diagnosis timing diagram at short to VBAT



# 10.4 Open load

When IGNx pre-driver is enabled HIGH, if IGNx current is lower than OL current detection Ith\_OL\_IGN for a filter time, open load fault is detected and the driver is not disabled. Open load function can be disabled by a MSC bit. Open Load fault is latched until Read\_Diag\_cmd action. OPL threshold is selectable between 2 values, the default (between 0.4 and 0.8mA) and a lower one.

OPL threshold reduction is available just in low current limitation condition, so when *OL\_RED and IGN\_CURRENT\_CFG (CONFIG\_REG2 D4)* bits are both high.

# 10.5 Error in driver status

Refer to Section 7.1.3.



### Figure 54. Low-side drivers ON diagnosis timing diagram at open load



#### **Conditions:**

5.5 V  $\leq$  VB\_IN  $\leq$  18 V, T\_j -40 to 175 °C unless otherwise specified;

Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
High-side current genera	tor parameters	l					
IOH1_HS_IGN	High-side output current 1	VIGNX = 4 V VDD5 = 5 V MSC Bit IGN_CURRENT CFG = 1, OL_RED = 0	4.7	-	15.3	mA	IGN1/2/3/4/5/6
IOH1_HS_IGN_OL_RED	High-side output current 1	VIGNX = 4 V VDD5 = 5 V MSC Bit IGN_CURRENT CFG = 1, OL_RED = 1	2	-	15	mA	IGN1/2/3/4/5/6
IOH2_HS_IGN	High-side output current 2	VIGNX = 4 V VDD5 = 5 V MSC Bit IGN_CURRENT CFG = 0 (Default Value)	14.7	-	30.3	mA	IGN1/2/3/4/5/6
VOH1_HS_IGN	Output voltage 1 @ high-side on	Isource = 5 mA MSC Bit IGN_CURRENT CONFIG = 1, OL_RED = 0	VDD5 -0.4	-	VDD5	V	IGN1/2/3/4/5/6
VOH1_HS_IGN_OL_RED	Output voltage 1 @ high-side on	Isource = 2 mA MSC Bit IGN_CURRENT CONFIG = 1, OL_RED = 1	VDD5 -0.4	-	VDD5	V	IGN1/2/3/4/5/6
VOH2_HS_IGN	Output voltage 2 @ high-side on	Isource = 15mA MSC Bit IGN_CURRENT CONFIG = 0 (Default Value)	VDD5 -0.6	-	VDD5	V	IGN1/2/3/4/5/6
IOFF_LK_IGN	High-side leakage current @ off condition	IGNx = 2.5 V in off	-	-	10	μA	IGN1/2/3/4/5/6
Low-side MOSFET param	eters						
RDS-on_LS_IGN	Drain–source resistance	I_load = 0.1A @ T = -40 °C	1.8	2.2	3.1	Ω	IGN1/2/3/4/5/6
RDS-on_LS_IGN	Drain–source resistance	I_load = 0.1 A @ T = 27 °C	2.4	3.0	3.91	Ω	IGN1/2/3/4/5/6

### Table 56. Pre-driver - IGNITER electrical characteristics



Table 56. Pre-driver - IGNITER electrical characteristics (continued)										
Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin			
RDS-on_LS_IGN	Drain–source resistance	I_load = 0.1 A @ T = 150 °C	3.8	5.0	7.0	Ω	IGN1/2/3/4/5/6			
VOL_LS_IGN	Output voltage @ LS low-side on	IOL = 20 μA sinked	-	-	0.1	v	IGN1/2/3/4/5/6			
VOL_LS_IGN	Output voltage @ LS low-side on	IOL= 100 mA sinked	-	-	0.7	v	IGN1/2/3/4/5/6			
Irev_LS_IGN	Body diode reverse current voltage drop	I_load = 0.3 mA sourced	-	-	1	V	IGN1/2/3/4/5/6			
General IGN block param	eters									
TDON_IGN	Turn-on delay time	CLOAD =10 nF Isource = 10 mA	-	-	10	μs	IGN1/2/3/4/5/6			
TDOFF_IGN	Turn-off delay time	CLOAD = 10 nF	-	-	10	μs	IGN1/2/3/4/5/6			
TR_IGN	Output rise time	CLOAD = 10 nF Isource = 10 mA	-	-	9	μs	IGN1/2/3/4/5/6			
TF_IGN	Output fall time	CLOAD = 10 nF	0.05	-	2	μs	IGN1/2/3/4/5/6			
IOUT_LK_IGN	Output leakage current	Vpin = 13.5 V	-	-	10	μA	IGN1/2/3/4/5/6			
Vth_STB_IGN	Short circuit to VBAT voltage threshold	IGNx = VBAT	5.3	-	6.5	V	IGN1/2/3/4/5/6			
Vth_STG_IGN	Short circuit to GND threshold	-	2.1	-	2.7	v	IGN1/2/3/4/5/6			
lleak_STG_IGN	Leakage current @ short circuit to GND, IGN in tri- state	IGNx = GND	-	-	10	μΑ	IGN1/2/3/4/5/6			
lleak_STB_IGN	Leakage current @ short circuit to VBAT,IGN in tri- state	IGNx = VBAT	-	-	1	mA	IGN1/2/3/4/5/6			
lleak_STB_IGN	Leakage current @ short circuit to VBAT	GND = VB_IN = 0V IGNx = 18 V	-	-	10	μA	IGN1/2/3/4/5/6			
TFLT_SCGOL IGN	Open load and short circuit to GND filter time	-	72	-	90	μs	IGN1/2/3/4/5/6			

Table 56. Pre-driver - IGNITER electrical characteristics (continued)



Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
TFLT_SCB IGN	Short circuit to VBAT switch-off delay	-	5.9	-	7.2	μs	IGN1/2/3/4/5/6
lth_OL_IGN	Open load current threshold	-	0.18	-	1.22	mA	IGN1/2/3/4/5/6
lth_OL_IGN_OL_RED	Open load current threshold	OL_RED = 1	0.03	-	0.2	mA	IGN1/2/3/4/5/6

Table 56. Pre-driver - IGNITER electrical characteristics (continued)



# 11 Inductive sensor interface

The interface handles signals coming from magnetic pick-up sensors or Hall Effect sensors. The interface feeds the digital signal to microcontroller that extracts flying wheel rotational position, angular speed and acceleration.

# 11.1 VRS interface

VRS interface runs either in normal mode to convert the input differential voltage or in diagnostic mode to detect eventual short to ground, short to battery or open condition at sensor pins. *Figure 55* shows the main parts inside VRS block and, in red, the internal connection in case of diagnostic mode active.





Operating mode is defined in VRS register through VRS\_DIAG in CONFIG\_REG8 bit: when VRS\_DIAG=0, VRS block is set in normal mode; when VRS\_DIAG=1 the VRS diagnosis mode is activated.

If L9788 is supplied and VRS is running, in case FLW\_IN\_P or FLW\_IN\_N voltage rises their values are clamped at VclpH.

In case of activation of clamp both on FLW\_IN\_P and FLW\_IN\_N, it is guaranteed by design that FLW\_IN\_P voltage is higher than FLW\_IN\_P.



## 11.2 VRS - Normal mode

The VRS normal mode is set with VR\_DIAG=0

In Normal mode, the circuit is configured as the one reported in *Figure 56*. It allows decoding the VRS signal while flying wheel is in rotation.

Due to high variability of the input signal (±200 V) The input is clamped in the range [VclpH:VclpL] in order to allow the analog circuitry processing the signal itself. Moreover, the sensor input pins have an input common mode, VCM.

The preconditioned input signal is then processed by a zero-crossing comparator, which toggles at each transition of the input signal.



Figure 56. VRS block diagram - Normal operating mode

To avoid spurious commutations of the zero crossing comparator, a hysteresis mechanism is implemented. L9788 is able to sink a hysteresis current which generates a voltage drop across the external resistors. The voltage levels related to the hysteresis function shown hereafter are calculated considering an external series resistance of 10 k $\Omega$  on FLW\_IN\_P and 10 k $\Omega$  on FLW\_IN\_N pins.

As reported in *Figure 57*, the Vdiff (FLW\_IN\_P - FLW\_IN\_N) input differential signal exhibits some steps at each zero crossing:

- when the output of the zero crossing comparator is high, the hysteresis current is kept OFF;
- when the output of the zero crossing comparator is low, the hysteresis current is switched ON.

This approach applies the hysteresis current only on the transition L-H of the VRS\_FB signal.





Figure 57. Hysteresis application

The output of the zero crossing comparator can be further processed by a filtering circuit or directly routed to FLW\_OUT.

### 11.2.1 VRS normal mode configurations

L9788 integrates two main configurable architectures: VRS\_A and VRS\_B. These architectures are selected in VRS register, *VRS\_MODE\_SEL* bit in CONFIG\_REG 2.

Once VRS\_A (VRS\_MODE\_SEL =1) or VRS\_B (VRS\_MODE\_SEL =0) has been configured, hysteresis and filtering strategy are defined through VRS\_MODE[1:0] bit in the same CONFIG\_REG 8 register:

VRS\_MODE[1] defines filtering function (OFF/ON and if ON, its time value)

VRS\_MODE[0] defines the hysteresis (manual or adaptive)

*Table 57* summarizes the parameters of VRS\_A and VRS\_B architecture; the next paragraphs detail the two configurations.

VRS_MODE _SEL	VRS _MODE[1:0]	Filter		Hyst.					
VRS_A configuration									
1	00	OFF	0 µs	Manual	Ref to VRS_A - Manual Hysteresis				
1	01	OFF	0 µs	Full adaptive	Ref. to VRS_A - Fully Adaptive Hysteresis				
1	10	ON	T(n-1)/32	Manual	Ref to VRS_A - Manual Hysteresis				
1	11	ON	T(n-1)/32	Full adaptive	Ref. to VRS_A - Fully Adaptive Hysteresis				
VRS_B config	guration								
0	00	OFF	0 µs	Manual	Ref. to VRS_B - Manual Hysteresis				
0	01	OFF	0 µs	Limited adaptive	Ref. to VRS_B -Limited Adaptive Hysteresis				
0	10	ON	4 µs	Manual	Ref. to VRS_B - Manual Hysteresis				
0	11	ON	4 µs	Limited adaptive	Ref. to VRS_B -Limited Adaptive Hysteresis				

In case a change of VRS\_MODE\_SEL bit within the normal operating mode occurs (1->0 or 0->1) with hysteresis current active, this leads to the change of the hysteresis (to HI1 or HI3,



according to the new selection programmed) not synchronized with any VRS\_FB zero crossing.

### 11.2.2 VRS\_A - Manual Hysteresis

To set the manual hysteresis on VRS\_A configuration, bit VRS\_MODE[0] has to be configured at '0'. Hysteresis value is manually set through VRS\_HYST[2:0] of CONFIG-REG 8 according to Table 58. Such hysteresis is fixed until a new SPI programming occurs.

Default hysteresis current after exiting reset is HI3.

New MSC current value is updated during HYST CURRENT OFF phase that means the output comparator is high.

Hysteresis current [H]	Min	Тур	Мах	Unit	Correspondent value on 20 kΩ ext. resistor	Unit
HI1	3	5	7	μA	100	mV
HI2	7.5	10	13.5	μA	200	mV
HI3	13	17	23	μA	347	mV
HI4	23	32	40	μA	644	mV
HI5	35	51	60	μA	1020	mV
No Hyst	-	-	-	-	-	-

Table 58. VRS\_A hysteresis value



### 11.2.3 VRS\_A - Fully Adaptive Hysteresis

To set the adaptive hysteresis on VRS\_A configuration, bit VRS\_MODE[0] has to be set to '1'. In this configuration, VRS input differential signal is fed into a peak detector circuit and then quantized on 5 different voltage levels, based on 4 PVi thresholds (see *Table 59*). Default hysteresis current after exiting reset is HI3.

	0	<u> </u>		
Peak voltage [PVi]	Min	Тур	Max	Unit
PV1	600	<b>93</b> 0	1300	mV
PV2	1200	1600	1950	mV
PV3	2000	2300	2650	mV
PV4	2600	3000	3300	mV

Table 59. Peak voltage value ranges

The quantized output is sent to a logic block (Hysteresis Selection Table) that chooses the proper hysteresis value (HIi) depending on the input peak voltage (PVi), see *Table 60*.

Input peak voltage range	Selected hysteresis (Hli)		
0 - PV1	HI1		
PV1 – PV2	HI2		
PV2 – PV3	HI3		
PV3 – PV4	HI4		
> PV4	HI5		

Table 60. Insert title here

Peak detector and Hysteresis Selection Table circuits are enabled by VRS\_FB signal according to *HYS\_FB\_SEL* in CONFIG-REG 8 bit value that establishes if the feedback signal is before or after the filter time.

VRS input differential voltage is continuously acquired: its max value, reached during timeframe VRS\_FB signal is asserted (hysteresis current is off), is latched through a peak detector; such a peak defines a specific value of hysteresis current, turned on as soon as the VRS\_FB falls to zero and switches OFF when next rising edge occurs.

Based on the hysteresis current, the signal is processed by a squaring circuit which processes the output signal of the comparator, see *Figure 58*.





Figure 58. VRS A fully adaptive hysteresis

#### 11.2.4 VRS\_A - Adaptive filter time

In VRS A mode, it is possible to enable the filter time on the output of the zero crossing comparator through the bit VRS\_MODE[1] of CONFIG-REG 8.

Once enabled, the most suitable internal filter based on the input signal frequency is determined.

According to VRS previous output period, filter time value is updated as follows:

$$Tfilter_{(n)} = \frac{Tperiod_{(n-1)}}{32}$$

GADG0612161215PS

If the value of the previous period is lower than 128 µs, the filter time would be saturated at 4 µs fixed value. After reset Tfilter = 200 µs (TYP)

Through EN FALLING FILT CONFIG-REG8 bit in VRS register, it is possible to configure two different strategies for the filtering algorithm.

VRS OUT rising edge: the transition depends on the hysteresis crossing of differential signal Vdiff; VRS output is set if Vdiff remains asserted and stable for a period longer than Tfilter.

VRS OUT falling edge: the transition depends on the zero crossing of differential signal Vdiff:

- EN FALLING FILT = 1: VRS OUT is deasserted when the signal is low and remains stable for at least Tfilter; see Figure 59
- EN\_FALLING\_FILT = 0: VRS\_OUT is de-asserted at first zero crossing transition of differential signal and next eventual commutations are ignored for Tfilter time. see Figure 60.





Figure 60. EN\_FALLING\_FILT = 0



### 11.2.5 VRS\_B - Manual Hysteresis

To set the manual hysteresis on VRS\_B configuration, bit VRS\_MODE [0] has to be set to '0'. Hysteresis value is manually set through VRS\_HYST [2:0] of CONFIG-REG 8 according to Table 58 Such hysteresis is fixed until a new SPI programming occurs.

Once a new value is defined, new hysteresis threshold is applied after the second VRS\_FB H-L transition and until the next rising edge of the VRS input differential voltage occurs.

### 11.2.6 VRS\_B -Limited Adaptive Hysteresis

To set the limited adaptive hysteresis on VRS\_B configuration, bit VRS\_MODE [0] has to be set to '1'. In this mode, user programs a hysteresis threshold through VRS\_HYST [2:0] bit in VRS register and the internal logic selects a hysteresis based on input signal peak value: the maximum of these two values is actually applied.

Once a new value is defined, new hysteresis threshold is applied after the second VRS\_FB H-L transition and until the next rising edge of the VRS input differential voltage occurs.

### 11.2.7 VRS\_B - Fixed Filter Time

In VRS\_B configuration, it is possible to enable the filter time on the output of the zero crossing comparator through the bit VRS\_MODE[1] of VRS register. This configuration allows defining the internal filter time at a fixed value of 4  $\mu$ s, active on both rising and falling edges of VRS output.



DS12308 Rev 4

As per VRS\_A architecture, *EN\_FALLING\_FILT* allows configuring the same two different strategies for the filtering algorithm.

# 11.3 VRS diagnostic mode

The diagnostic mode is selected through  $VRS_DIAG = '1'$  in CONFIG-REG8. This mode provides feedback to detect faulty conditions either on FLW\_IN\_P or FLW\_IN\_N.

To be noted that diagnostic results are not reliable while the flying wheel is rotating.

If a fault is detected in DIAG mode, VRS correct functionality is not guaranteed. Fault bit VRS\_DIAG of VRS register is consequently set.

*Figure 61* shows the circuit used ikn Diagnostic mode. When VRS diagnostic mode is activated, FLW\_IN\_P is fixed at Vcm\_DIAG and IDIAG current generator is enabled, the current path is that one in green in *Figure 61*.



Figure 61. VRS block diagram - Diagnostic operating mode - Current path

# 11.4 Application circuit

Sensor sketch and parameters are reported in *Figure 62* and *Table 61*.



DS12308 Rev 4

47

Symbol	Parameter	Min	Тур	Max	Unit	
Rs	Sensor resistance	300	600	1000	Ω	
Ls	Sensor inductor	-	250	-	mH	
Vdiff	Sensor output voltage	-200	-	+200	V	
Tout	Output period	100	-	5000	μs	

Table 61. VRS sensor parameters

The interface handles signals coming from magnetic pick-up sensors, see *Figure 63*, or Hall Effect sensors with two possible configurations, as per *Figure 64* and *Figure 65*.

The interface feeds the digital signal to microcontroller that extracts flying wheel rotational position, angular speed and acceleration.



### Figure 63. Variable reluctance sensor (VRS)





### Figure 64. Hall effect sensor configuration 1

### Figure 65. Hall effect sensor configuration 2



DS12308 Rev 4


### Conditions:

5.5 V ≤ VB\_IN ≤ 18 V, T<sub>j</sub> -40 to 175 °C unless otherwise specified;

Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
V <sub>iThL</sub>	Input high-to-low differential threshold voltage	-	-50	0	50	mV	FLW_IN_P FLW_IN_N
V <sub>CM</sub>	Common mode operating range	Not to be tested. It is an application note.	0	1.65	3	V	FLW_IN_P FLW_IN_N
V <sub>clpH</sub>	Input high clamping voltage	I_FLW_IN_P = I_FLW_IN_N = 20 mA, device ON	3.3 -0.3	-	3.3 +0.3	V V	FLW_IN_P FLW_IN_N
V <sub>clpH</sub>	Input high clamping voltage	I_FLW_IN_P = I_FLW_IN_N = 20 mA, device OFF	1	-	2.8	V	FLW_IN_P FLW_IN_N
V <sub>clpL</sub>	Input low clamping voltage	I_FLW_IN_P = I_FLW_IN_N = 20 mA	-1.5	-	-0.3	V	FLW_IN_P FLW_IN_N
V <sub>openload</sub>	Output open load voltage	FLW_IN_P = FLW_IN_N = V <sub>openload</sub>	1.5	(3.3) /2	1.8	V	FLW_IN_P FLW_IN_N
I <sub>bvrsp</sub>	Input bias current Vrsp	VRS_INP -> FLW_IN_P	-	-	2	μA	FLW_IN_P FLW_IN_N
I <sub>bvrsm</sub>	Input bias current Vrsm	FLW_IN_N = V <sub>openload</sub>	-	-	2	μA	FLW_IN_P FLW_IN_N
V <sub>OL</sub>	Output Low Voltage	VDD5 = 5 V or 3.3 V I <sub>sink current</sub> = 2 mA	-	-	0.5	V	FLW_OUT
V <sub>OH</sub>	Output High Voltage	VDD5 = 5 V or 3.3 V I <sub>source current</sub> = 2 mA	VDD5 -0.5	-	-	V	FLW_OUT
I <sub>lk_outvrs</sub>	Input leakage current to GND	-	-	-	1	μA	FLW_OUT
I <sub>lk_outvrs</sub>	Input leakage current to VDD5	-	-	-	8	μA	FLW_OUT
Td_on_outvrs	Delay on falling edge	Test Ext cap = 300 pF	-	-	1	μs	FLW_OUT
Td_off_outvrs	Delay on rising edge	Input signal=4ms	-	-	150	μs	FLW_OUT
T_r_Out_vrs	MRX Rise Time	Test Ext cap = 300 pF	-	-	150	ns	FLW_OUT
T_f_Out_vrs	MRX Fall Time	Test Ext cap = 300 pF	-	-	150	ns	FLW_OUT
V <sub>outdiag</sub>	Output diag voltage	FLW_IN_P = open; diag mode	0.9	(3.3)/3	1.3	V	FLW_OUT
l <sub>outdiag</sub>	Output diag Current	FLW_IN_P = open; FLW_IN_N= GND; diag mode	50	65	80	μA	FLW_OUT
V <sub>outsh</sub> V <sub>bdiagth</sub>	Output Short-circuit range to VBAT Open Load threshold	FLW_IN_P = open; FLW_IN_N = Vramp; diag mode	2.8	3	3.2	V	FLW_OUT
V <sub>outshgnddiagth</sub>	Output Short-to GND range threshold	FLW_IN_P = open; FLW_IN_N = Vramp; diag mode	1.1	1.3	1.5	V	FLW_OUT

Note:

When FLW\_IN\_P and FLW\_IN\_N are both in input high clamping condition, the clamp voltage of FLW\_IN\_N is 30 mV (typical) higher than FLW\_IN\_P.



# 12 CAN FD interface



Figure	66	CAN	FD	interface	diagram
rigule	00.	CAN	гυ	menace	ulayiani

The pins related to this block are:

- CANH;
- CANL;
- CANTX;
- CANRX;
- GND\_CAN;
- VB\_CAN;
- VDD\_CAN

VDD\_CAN= 5V is the supply for the CAN transceiver block. The voltage on this pin is monitored and if the voltage is below VDD\_CAN\_SUP\_LOW for a  $t_{cansuplow}$  filter time an undervoltage fault on VDD\_CAN is detected. The fault is latched in a dedicated MSC flag *CAN\_SUP\_LOW* until an MSC Upstream Read14 is given. While the undervoltage fault is detected on VDD\_CAN the CAN transmitter stays disabled (not MSC read clear access is necessary to restore the transmitter just the fault detection expiration).



If VDD\_CAN is above VDD\_CAN\_SUP\_OV for a *tcansuphigh* filter time an overvoltage fault on VDD\_CAN is detected. The fault is latched in a dedicated MSC flag VDD\_CAN\_OV until an MSC Upstream Read14 is given during the MSC flag VDD\_CAN\_OV stays set the CAN transmitter is disabled

During a VDD\_CAN overvoltage or undervoltage detected fault the biasing voltage is switched from VDD\_CAN to a pre-regulated internal voltage (2.5V) supplied by VB\_STBY. When the fault ends the biasing voltage switches again on VDD\_CAN. The msc flag *VDD\_CAN\_OV or CAN\_SUP\_LOW* remains latched until an MSC Upstream Read14 is given.

The biasing voltage is switched from VDD\_CAN to a pre-regulated internal voltage (2.5V) supplied by VB\_STBY also in CAN\_BIAS\_ON and CAN\_BIAS\_OFF.

VB\_CAN is the signal that enables CAN cell; if this pin is connected to VB\_STBY the CAN is enabled while if it's connected to GND the CAN is disabled

## 12.1 Functional description

General requirements:

- Compliant with C&S CAN FD certification(ISO16845-2:2015);
- Communication Speed up to 2 Mbit/s. (up to 5Mbit/s in "programming" mode);
- Function range from -27 V to +40 V DC at CAN Pins;
- GND disconnection fail safe at module level;
- GND shift operation at system level;
- Microcontroller interface with CMOS compatible I/O Pins;
- Matched output slopes and propagation delay;
- Receive-only mode available.

In order to further reduce the current consumption in low-power mode, the integrated CAN bus interface offers an ultra low current consumption state when the u-chip is off called Sleep mode.



# 12.2 CAN state diagram





## 12.3 CAN normal mode

If CAN\_EN bit MSC\_CONFIG-REG17-1[2] is set and the U-chip is in ON state the CAN transceiver is in normal mode (referring to state diagram, CAN\_RX or CAN\_TRX state). In this state the transmitter and receiver can be configured by MSC (CAN\_TX\_EN, CAN\_RX\_EN) as follows:

- TRX Standby: transmitter disabled and CAN\_RX pin masked to 1(CAN\_TX\_EN = '0', CAN\_RX\_EN = '0');
- TRX Listen: transmitter disabled, receiver enabled (CAN\_TX\_EN = '0', CAN\_RX\_EN = '1');
- TRX transmit: transmitter enabled CAN\_RX pin masked to 1 (CAN\_TX\_EN = '1', CAN\_RX\_EN = '0');
- TRX Normal (default): transmitter enabled receiver enabled (*CAN\_TX\_EN* = '1', *CAN\_RX\_EN* = '1')

In normal mode the CAN biasing is always active

Wake up by CAN disabled option is allowed only for the application that does not require the transceiver (CANH/L not connected to any bus).

## 12.4 CAN low-power mode

When L9788 is ON it is possible to deactivate the CAN transceiver setting the MSC bit *CAN\_EN* (MSC\_CONFIG-REG17\_1[2]) to zero, sending the CAN in Low-power Mode. The CAN transceiver remains deactivated until it will be activated again setting the *CAN\_EN* bit. When L9788 is OFF the CAN transceiver is always in Low-power Mode independently from any other configuration bit except *CAN\_WAKEUP\_EN*, which if set to zero, sends it to Sleep mode once the transceiver goes to CAN\_STBY\_OFF state. In Low-power mode the biasing can be active or inactive depending on *CAN\_AUTO\_BIAS* bit value and from the CAN bus activity (see state diagram), furthermore the transmitter is always disabled and the CAN\_RX pin is always masked to recessive. When biasing is disabled the receiver input termination will be biased at zero volt.

## 12.5 CAN Sleep Mode

When the CAN transceiver goes in CAN\_STBY\_OFF with *CAN\_WAKEUP\_EN* = '0' it falls in an ultra low current consumption state called Sleep mode. In this state for the L9788 is impossible to detect Wake-up activity on CAN bus and consequently no power-up is done for a CAN detection (pattern or no pattern).

## 12.6 CAN error handling

CAN Driver HS and LS are supplied by a dedicated pin (VDD\_CAN) to avoid disturbances of CAN activity on main supply lines. After internal power on reset of VB\_STBY the CAN transceiver is configured according to the configuration register bit default values. When the



CAN transceiver is in normal mode, the transmitter is disabled and its state changes to CAN\_RX in case of at least one of the following events:

- Dominant TxDC time out and CAN\_TXD\_DOM\_EN MSC bit = 1;
- CAN permanent recessive CAN\_PERM\_REC\_EN MSC bit = 1;
- RxDC permanent recessive CAN\_RXD\_REC\_EN MSC bit = 1;
- VDD\_CAN overvoltage detection (MSC bit VDD\_CAN\_OV = 1);
- VDD\_CAN undervoltage detection active;
- MSC bit CAN\_TX\_EN = 0;
- Reset matrix Conditions \*10\*12 (see Reset Matrix section).

The CAN receiver is not disabled in case of any failure condition.

The device provides the following 4 error handling features; the CAN error handling function can be disabled by setting the dedicated corresponding MSC bit. The error handling must be also enabled by setting the *CAN\_EN* bit MSC\_CONFIG-REG17-1[2].

### 12.6.1 Dominant CAN\_TX time out

If CAN\_TX is in dominant state (low) for t >  $t_{TXDC_DOM_TO}$  the transmitter will be disabled, CAN\_TXD\_DOM status bit will be latched and can be read and cleared by MSC. The transmitter remains disabled until the status register is cleared or until the state returns recessive according to the setting of the bit CAN\_TX\_DOM\_ERR\_CFG MSC CONFIG-REG21 [0]. The detection of this error is enabled by the CAN\_TXD\_DOM\_EN bit MSC\_CONFIG\_REG21[3] and by the CAN\_TX\_EN bit MSC\_CONFIG\_REG17\_1[3].

### 12.6.2 CAN permanent recessive

If CAN\_TX changes to dominant (low) state but CAN bus does not follow for 4 times, the transmitter will be disabled, *CAN\_PERM\_REC* status bit will be latched and can be read and cleared by MSC. The transmitter remains disabled until the status register is cleared. The detection of this error is enabled by the CAN\_PERM\_REC\_EN bit MSC\_CONFIG\_REG21[4] and by the *CAN\_TX\_EN* bit MSC\_CONFIG\_REG17\_1[3].

### 12.6.3 CAN permanent dominant

If the bus state is dominant (low) for t >  $t_{dom}$  a permanent dominant status will be detected. *CAN\_PERM\_DOM* status bit is latched and can be read and cleared by MSC. The transmitter will not be disabled. The detection of this error is enabled by the *CAN\_PERM\_DOM\_EN* bit MSC\_CONFIG\_REG21[5].

### 12.6.4 CAN\_RX permanent recessive

If CAN\_RX Pin is clamped to recessive (high) state, the controller is not able to recognize a bus dominant state and could start messages at any time, which results in disturbing the overall bus communication. Therefore, if CAN\_RX does not follow CAN\_TX for 4 times the transmitter will be disabled. *CAN\_RXD\_REC* status bit will be latched and can be read and cleared by MSC. The transmitter remains disabled until the status register is cleared. The detection of this error is enabled by the *CAN\_RXD\_REC\_EN* bit MSC\_CONFIG\_REG21[6] and by the *CAN\_TX\_EN* bit MSC\_CONFIG\_REG17\_1[3].



## 12.6.5 Smart reset RSTN effects

In order to avoid spurious interference on CAN Bus and false CAN error detection, during the power-up sequence, as long the Smart Reset RSTN pin signal stays low the following CAN configuration registers are masked to zero:

- CAN\_TX\_EN (transmitter disabled);
- CAN\_TXD\_DOM\_EN (Dominant TxDC Time Out disabled);
- CAN\_PERM\_REC\_EN (CAN Permanent Recessive disabled);
- CAN\_PERM\_DOM\_EN (CAN Permanent Dominant disabled);
- CAN\_RXD\_REC\_EN (CAN RXDC Permanent Recessive disabled).

## 12.7 Wake up With U-Chip OFF

When the U-chip is off with CAN wake up option enabled (*CAN\_WAKEUP\_EN* = '1'), the CAN transceiver can detect wake up activity on bus and then wake up the device. In this situation the MSC bit *WAKE\_UP\_CAN\_DET* is latched (MSC UPSTREAM READ 12, Frame3). If the U-chip is off with CAN wake up option disabled (*CAN\_WAKEUP\_EN* = '0') and automatic voltage biasing disabled (*CAN\_AUTO\_BIAS* = '0') the transceiver goes in Sleep mode. Otherwise if the U-chip is off with CAN wake up option disabled (*CAN\_WAKEUP\_EN* = '0') and automatic voltage biasing enabled (*CAN\_AUTO\_BIAS* = '1') the transceiver goes in CAN\_BIAS\_OFF state and after a period greater than  $T_{silence}$  without activity on bus goes in Sleep mode.

## 12.8 Wake up with U-Chip ON

When the U-chip is on and the CAN transceiver is in low power mode (*CAN\_EN bit* = '0') and the wake up option is enabled (*CAN\_WAKEUP\_EN* = '1'), the CAN Transceiver can detect wake up activity on bus. In this situation the MSC bit *WAKE\_UP\_CAN\_DET\_AUTO* is latched (MSC UPSTREAM READ 13, Frame3) and a dominant pulse of  $t_{dom_pulse}$  is sent on pad CAN\_RX. If the *CAN\_AUTO\_BIAS* bit MSC\_CONFIG\_REG21[7] is set and the CAN transceiver is in the state CAN\_STBY\_ON the detection of a wake up activity will bring the transceiver in the state CAN\_BIAS\_ON

## 12.8.1 Wake up options

For the wake up feature the device logic differentiates different Wake-up detection conditions.

### 12.8.2 Normal pattern wake up

Normal pattern wake up can occur when CAN pattern wake up option is enabled (*CAN\_PATTERN\_EN* = '1'), the wake up enable bit is set (*CAN\_WAKEUP\_EN* = '1') and the CAN transceiver is in low-power mode. In order to have a Wake-up detection, the following criteria must be fulfilled:

- The CAN interface wake up receiver must receive a series of two consecutive valid dominant pulses, each of which must be longer than t<sub>filter</sub>;
- The distance between 2 pulses must be longer than t<sub>filter</sub>;
- The two pulses must occur within a time frame of t<sub>wake</sub>.



## 12.8.3 No pattern wake up

If the CAN pattern wake up option is disabled (*CAN\_PATTERN\_EN* = '0') and the wake up enable bit is set (*CAN\_WAKEUP\_EN* = '1') and the transceiver is in Low-power mode, a dominant state on CAN BUS for more than  $t_{filter}$  will cause a Wake-up detection.



Figure 68. CAN wake up options

## 12.9 Automatic voltage biasing

If the CAN transceiver is in Low-power mode (*CAN\_EN* = 0 or U-CHIP OFF) and the automatic voltage biasing is active (*CAN\_AUTO\_BIAS* = '1', MSC\_CONFIG-REG21[7) if there has been no activity on the bus for longer than  $t_{SILENCE}$ , the bus lines are biased towards 0 V via the receiver input resistors RCANH/RCANL (biasing disabled) and the MSC flag *CAN\_SILENT* is set to 1. If the wake up option is enabled (*CAN\_WAKEUP\_EN* = '1') and a wake-up activity on the bus lines is detected (wake-up pattern or no pattern), the bus lines are biased to VCANHrec respectively VCANLrec via the internal receiver input resistors RCANH/RCANL also the MSC bit *WAKE\_UP\_CAN\_DET\_AUTO* is latched (MSC UPSTREAM READ 12, Frame3). The biasing is activated not later than  $t_{Bias}$ .

## 12.10 CAN reset matrix

In the reset matrix table there is a row dedicated to CAN.

Reset matrix \*12 source means that at least one of the following faults is active:

- VDD5\_OV;
- OSC FAULT;
- TNL;
- RST\_N.



When the CAN transceiver is in normal mode and at least one of the above faults occurs the transmitter is disabled.

Reset matrix \*10 source means that at least one of the following faults is active and the *CAN\_TDI* bit is set:

- ERR\_CNT>4;
- *ERR\_CNT*>7;
- RST\_PRL;

When the CAN transceiver is in normal mode and at least one of the above faults occurs the transmitter is disabled.

Reset matrix \*13 source means that at least one of the following faults is active:

- 1. VB\_STBY\_UV
- 2. VB\_OV t>TBOV2
- 3. VB\_UV
- 4. V3V3A\_OV, V3V3A\_UV, V3V3D\_OV and V3V3D\_UV
- 5. VDD5\_UV
- 6. VDDIO\_UV

When the CAN transceiver is in normal mode and at least one of the above faults occurs the MSC bit CAN\_EN is cleared sending the CAN transceiver in Low-power Mode.

## 12.11 CAN looping mode

If the proper configuration bit (*CAN\_LOOP\_EN*) in control register is set the TxDC input is mapped directly to the RxDC Pin. This mode can be used in combination with the CAN receive-only mode, to run diagnosis for the CAN protocol handler of the microcontroller.

#### Figure 69. CAN\_TX input structure







Figure 70. CAN transceiver test circuit

#### **Conditions:**

5.5 V ≤ VB\_IN ≤ 18 V, 4.5 V ≤ VDD\_CAN ≤ 5.5 V, 5 V ≤ VB\_STBY ≤ 18 V, T<sub>j</sub> -40 to 175 °C unless otherwise specified;

Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
VDD_CAN_SUP_LOW	Threshold to detect CAN Supply low	VDD_CAN decreasing	4.5	4.65	4.8	V	-
VB_CAN_TH <sup>(1)</sup>	Threshold for CAN cell enable	Not tested For information only	0.8	-	2.2	V	-
VDD_CAN_SUP_OV	Threshold to detect CAN Supply over-voltage	VDD_CAN increasing	6.1	6.85	7.5	V	-

#### Table 63. CAN threshold related Low supply voltage flag

1. Below this threshold all CAN functions are disabled. In case CAN functionality is requested by application VB\_CAN has to be shorted to VB\_stby, otherwise it should be put to GND to disable CAN block.

Table 64. CAN communication	operating range
-----------------------------	-----------------

Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
VDD_CAN	Supply Voltage operating range for CAN transceiver	-	4.5	-	5.5	v	-
VCANHL,CM	Common mode Bus voltage (VCANH + VCANL) / 2	Measured with respect to the ground of the CAN transceiver	-12	-	12	V	-
ITRCV_REC <sup>(1)</sup>	Transceiver current consumption during normal mode from VDD_CAN, Recessive State	V <sub>TXDC</sub> = V <sub>TXDCHIGH</sub>	-	-	10	mA	-



Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
ITRCV_DOM <sup>(1)</sup>	Transceiver current consumption during normal mode from VDD_CAN Dominate State	V <sub>TXDC</sub> = 0 V	-	-	60	mA	-
ITRCV_short	Transceiver current consumption during output short from VDD_CAN	R <sub>L</sub> = 50 Ω to 65 Ω; VCANH =- 3 V or VCANL = 40 V	-	-	120	mA	-
ITRCVLPbias	Transceiver current consumption during low- power mode; biasing active from VDD_CAN	R <sub>L</sub> = 50 Ω to 65 Ω; V <sub>TXDC</sub> = V <sub>TXDCHIGH</sub> ;	-	-	350	μΑ	-
ITRCVLP	Transceiver current consumption during low- power mode; biasing inactive from VDD_CAN	RL = 50 Ω to 65 Ω; V <sub>TXDC</sub> = V <sub>TXDCHIGH</sub> ;	-	-	50	μΑ	-
ITR_VB	Transceiver current consumption from VB_CAN	-	-	-	5	μA	-
BR	Supported Bit-rates	Supported bit-rates at which all requirements are fulfilled Application info	5	-	-	Mb/s	-

Table 64.	CAN communication operating range (continued)	١
	of at communication operating range (commuca	,

1. To be confirmed after ATE measurements.

Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
lleak_cantx	Input leakage current	CAN_TX = VDDIO – 1 V	-	-	10	μA	CAN_TX
VTXDCLOW	Input voltage dominant level	-	0.9	-	1.4	V	CAN_TX
VTXDCHIGH	Input voltage recessive level	-	1.45	-	2	V	CAN_TX
VTXDCHYS	VTXDCHIGH- VTXDCLOW	-	0.1	-	0.4	V	CAN_TX
RTXDCPU	TxDC pull up resistor	-	20	50	100	kΩ	CAN_TX
td,TXDC(dom-rec)	TxDC - CANH,L Delay Time dominant - recessive	$R_L = 60 \Omega (\pm 1\%);$ C2 = 100 pF (±1%); 70% VTXD – VDIFF = 0.5 V; TXDC rise time = 10 ns (10% - 90%) Guaranteed by bench correlation	0	-	140	ns	-

## Table 65. CAN transmit data input: Pin TxDC



Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
td,TXDC(rec-diff)	TxDC - CANH,L Delay Time recessive - dominant	$R_L$ = 60 Ω (±1%); C2=100pF (±1%); 30% VTXD – VDIFF = 0.9 V; TXDC fall time = 10ns (90% - 10%) Guaranteed by bench correlation	0	-	120	ns	_
tTXDC_DOM_TO	TxDC dominant time- out	-	0.8	2	5	ms	-

## Table 65. CAN transmit data input: Pin TxDC (continued)

### Table 66. CAN transmit data output: Pin RxDC

Symbol	Parameter	Test condition	Min	Тур	Мах	Unit	Pin
VRXDCLOW	Output voltage dominant level	Active mode, IRXDC = 2 mA	(0)	0.2	0.5	V	CAN_RX
VRXDCHIGH	Output voltage recessive level	Active mode, IRXDC = -2 mA	VDDIO- 0.5	VDDIO -0.2	VDDIO	V	CAN_RX
tr, RXDC	RxDC rise time	CRX = 15 pF, 30% – 70% VRXDC Guaranteed by bench correlation	0	-	25	ns	-
tf, RXDC	RxDC fall time	CRX = 15 pF, 70% – 30% VRXDC Guaranteed by bench correlation	0	-	25	ns	-
td, RXDC (dom-rec)	CANH,L – RxDC Delay Time dominant - recessive	CRX = 15 pF, VDIFF = 0.5V – 70% VRXDC Guaranteed by bench correlation	0	-	120	ns	-
td, RXDC (rec - dom)	CANH,L – RxDC Delay Time recessive - dominant	CRX = 15 pF, VDIFF = 0.9 V – 30% VRXDC	0	-	120	ns	-

Table 67.	. CAN transmitter dominant output cha	racteristics
10.010 011		

Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
VCANHdom	Single Ended CANH voltage level in dominant state	$V_{TXDC} = V_{TXDCLOW};$ R <sub>L</sub> = 50 Ω to 65 Ω;	2.75	3.5	4.5	V	-
VCANLdom	Single Ended CANL voltage level in dominant state	$V_{TXDC} = V_{TXDCLOW};$ R <sub>L</sub> = 50 Ω to 65 Ω;	0.5	1.5	2.25	V	-



Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
VDIFF, dom	Differential output voltage in dominant state: VCANHdom-VCANLdom	$V_{TXDC} = V_{TXDCLOW};$ R <sub>L</sub> = 50 Ω to 65 Ω;	1.5	2.0	3	V	-
VDIFF, dom_extR	Differential output voltage in dominant state: VCANHdom-VCANLdom at extended termination resistor range	$V_{TXDC} = V_{TXDCLOW};$ R <sub>L</sub> = 45 Ω to 70 Ω;	1.4	-	3.3	V	-
VDIFF, dom_Arb	Differential output voltage in dominant state: VCANHdom-VCANLdom during arbitration	$V_{TXDC} = V_{TXDCLOW};$ R <sub>L</sub> = 2240 Ω;	1.5	-	5	v	-
VSYM	Driver Symmetry: VSYM = (VCANHdom + VCANLdom)/VDD_CAN VDD_CAN = 5V	Measured over one 1 MHz period (1 $\mu$ s) R <sub>L</sub> = 60 $\Omega$ (±1%) f <sub>TXDC</sub> = 1MHz (square wave, 50% duty cycle); C1 = 4.7nF (±5%)	0.9	1	1.1	~	-
IOCANH, dom (-3 V)	CANH output current in dominant state	V <sub>TXDC</sub> = V <sub>TXDCLOW</sub> ; VCANH = -3 V;	-115	-		mA	-
IOCANL, dom (16 V)	CANL output current in dominant state	V <sub>TXDC</sub> = V <sub>TXDCLOW</sub> ; VCANL = 16 V;	-	-	115	mA	-
IOCANH, dom (40 V)	CANH output current in dominant state	$V_{TXDC} = V_{TXDCLOW};$ VCANH = 40 V; Vs = 40 V	0	-	-5	mA	-
IOCANL, dom (40 V)	CANL output current in dominant state	V <sub>TXDC</sub> = V <sub>TXDCLOW</sub> ; VCANL = 40 V; Vs = 40 V	(0)	-	115	mA	-

Table 67. CAN transmitter dominant output characteristics (continued)

 Table 68. CAN transmitter recessive output characteristics, normal mode

Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
VCANHrec	CANH voltage level in recessive state (Normal mode)	V <sub>TXDC</sub> = V <sub>TXDCHIGH</sub> ; No Load	2	2.5	3	V	-
VCANLrec	CANL voltage level in recessive state (Normal mode)	V <sub>TXDC</sub> = V <sub>TXDCHiGH</sub> ; No Load	2	2.5	3	V	-
VDIFF, recOUT	Differential output voltage in recessive state (Normal mode): V <sub>CANHrec</sub> -V <sub>CANLrec</sub>	V <sub>TXDC</sub> = V <sub>TXDCHIGH</sub> ; No Load	-50	-	50	mV	-



Symbol	Parameter	Test condition	Min	Тур	Мах	Unit	Pin
VCANHrecLPbias	CANH voltage level in recessive state		2	2.5	3	V	-
VCANLrecLPbias	CANL voltage level in recessive state	IH voltage level ecessive stateV V TXDC = V V TXDCHIGH; No LoadVerential output age in recessive 	2	2.5	3	V	-
VDIFF, recOUTLPbias	Differential output voltage in recessive state V <sub>CANHrec</sub> -V <sub>CANLrec</sub>	5.5 V ≤ VB_STBY ≤ 18 V	-50	-	50	mV	-

### Table 69. CAN transmitter recessive output characteristics, low power mode, biasing active

### Table 70. CAN transmitter recessive output characteristics, low-power mode, biasing inactive

Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
VCANHrecLP	CANH voltage level in recessive state	V <sub>TXDC</sub> = V <sub>TXDCHiGH</sub> ; No Load	-0.1	0	0.1	V	-
VCANLrecLP	CANL voltage level in recessive state	V <sub>TXDC</sub> = V <sub>TXDCHiGH</sub> ; No Load	-0.1	0	0.1	V	-
VDIFF, recOUTLP	Differential output voltage in recessive state VCANHrec - VCANLrec	V <sub>TXDC</sub> = V <sub>TXDCHiGH</sub> ; No Load	-50	-	50	mV	-

### Table 71. CAN Receiver input characteristics during normal mode

Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
VTHdom	Differential receiver threshold voltage recessive to dominant state	$\label{eq:Variation} \begin{array}{l} -12 \ V \leq V_{CANH} \leq +12 \ V, \\ -12 \ V \leq V_{CANL} \leq +12 \ V \end{array}$	(0.5)	-	0.9	V	-
VTHrec	Differential receiver threshold voltage dominant to recessive state	$\label{eq:Variation} \begin{array}{l} -12 \ V \leq V_{CANH} \leq +12 \ V, \\ -12 \ V \leq V_{CANL} \leq +12 \ V \end{array}$	0.5	-	(0.9)	V	-

### Table 72. CAN Receiver input characteristics during low power mode, biasing active

Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
VTHdomLPbias	Differential receiver threshold voltage recessive to dominant state	-12 V $\leq$ V <sub>CANH</sub> $\leq$ +12 V, -12 V $\leq$ V <sub>CANL</sub> $\leq$ +12 V	(0.5)	-	0.9	V	-
VTHrecLPbias	Differential receiver threshold voltage dominant to recessive state	-12 V $\leq$ V <sub>CANH</sub> $\leq$ +12 V, -12 V $\leq$ V <sub>CANL</sub> $\leq$ +12 V	0.5	-	(0.9)	V	-



Tuble		and dotter is the starting for point		ic, biu	mg m		•
Symbol	Parameter	Test condition	Min	Тур	Мах	Unit	Pin
VTHdomLP	Differential receiver threshold voltage recessive to dominant state	-12 V $\leq$ V <sub>CANH</sub> $\leq$ +12 V, -12 V $\leq$ V <sub>CANL</sub> $\leq$ +12 V	(0.5)	-	1.05	V	-
VTHrecLP	Differential receiver threshold voltage dominant to recessive state	-12 V $\leq$ V <sub>CANH</sub> $\leq$ +12 V, -12 V $\leq$ V <sub>CANL</sub> $\leq$ +12 V	0.4	-	(0.9)	V	-

### Table 73. CAN Receiver input characteristics during low power mode, biasing inactive

Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
Rdiff	Differential internal resistance	V <sub>TXDC</sub> = V <sub>TXDCHiGH</sub> ; No Load	12	-	100	kΩ	-
RCANH, CANL	Single Ended Internal resistance	V <sub>TXDC</sub> = V <sub>TXDCHiGH</sub> ; No Load	6	-	50	kΩ	-
mR	Internal Resistance matching RCANH,CANL	Biasing active; VTXDC=VTXDCHIGH; no load R = 2 x (RCAN_H - RCAN_L) / (RCAN_H + RCAN_L)	-0.03	-	0.03	-	-
Cin	Internal capacitance	Guaranteed by design	-	-	66	pF	-
Cin, diff	Differential internal capacitance	Guaranteed by design	-	-	33	pF	-

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit	Pin
tLOOP,hl	Loop delay TXDC to RXDC (High to Low)		-	-	255	ns	-
tLOOP,Ih	Loop delay TXDC to RXDC (Low to High)		-	-	255	ns	-
TBit(RXD) ≤ 1 Mb/s	Recessive bit symmetry at RXDC	$\begin{split} &R_{L} = 60 \ \Omega \ (\pm 1\%); \ VDIFF: 0.5 \ V(falling) \ - \\ &0.9 \ V(rising); \ C2 = 100 pF \ (\pm 1\%); \\ &CRX = 15 \ pF; \ TXD \ rise \ and \ fall \ time = \\ &10 \ ns \ (10\% - 90\%, 90\% - 10\%); \\ &Test \ signal \ to \ be \ applied \ on \ the \ TXD \ input \ of \ the \ implementation \ is \ a \ square \\ &input \ of \ the \ implementation \ is \ a \ square \\ &wave \ signal \ with \ a \ positive \ duty \ cycle \ of \\ &1/6 \ and \ a \ period \ of \ six \ times \ the \\ &nominal \ recessive \ bit \ width. \\ &Rectangular \ pulse \ signal \ TTXDC = \\ &6000ns, \ high \ pulse \ 1000ns, \ low \ pulse \\ &5000ns \end{split}$	745	1000	1255	ns	-



Symbol	Parameter	Test Condition	Min	Тур	Max	Unit	Pin
TBit(RXD) ≤ 2Mb/s	Recessive bit symmetry at RXDC	Rectangular pulse signal TTXDC= 3000ns, high pulse 500ns, low pulse 2500ns	400	500	550	ns	-
TBit(RXD) ≤ 5Mb/s	Recessive bit symmetry at RXDC	Rectangular pulse signal TTXDC = 1200 ns, high pulse 200 ns, low pulse 1000 ns	120	200	220	ns	-
TBit(BUS) ≤ 1Mb/s	Recessive bit symmetry at CAN-Bus	$\begin{split} R_L &= 50 \ \Omega \ \text{to} \ 65 \ \Omega; \\ VDIFF: \ 0.5 \ V(falling) \ \text{-} \ 0.9 \ V(rising); \\ CL &= 100 \ pF; \ CRXD \ \text{=} \ 15 \ pF; \\ TXD \ rise \ and \ fall \ time \ \text{=} \ 10 \ ns \\ (10\% \ \text{-} \ 90\%, \ 90\% \ \text{-} \ 10\%); \\ Test \ signal \ to \ be \ applied \ on \ the \ TXD \\ input \ of \ the \ implementation \ is \ a \ square \\ wave \ signal \ with \ a \ positive \ duty \ cycle \ of \\ 1/6 \ and \ a \ period \ of \ six \ times \ the \\ nominal \ recessive \ bit \ width \\ Rectangular \ pulse \ signal \\ TTXDC \ = \ 6000 \ ns, \ high \ pulse \ 1000 \ ns, \\ low \ pulse \ 5000 \ ns \end{split}$	800	1000	1100	ns	-
TBit(BUS) ≤ 2Mb/s	Recessive bit symmetry at CAN-Bus	Rectangular pulse signal TTXDC = 3000 ns, high pulse 500 ns, low pulse 2500 ns	435	500	530	ns	-
TBit(BUS) ≤ 5Mb/s	Recessive bit symmetry at CAN-Bus	Rectangular pulse signal TTXDC = 1200 ns, high pulse 200 ns, low pulse 1000 ns; Guaranteed by bench correlation	155	200	210	ns	-
∆tREC ≤ 2Mb/s	Receiver Timing Symmetry (TBit(RXD) - TBit(BUS))	Rectangular pulse signal TTXDC = 3000 ns, high pulse 500 ns, low pulse 2500 ns; Guaranteed by bench correlation	-65	-	40	ns	-
∆tREC ≤ 5Mb/s	Receiver Timing Symmetry (TBit(RXD) - TBit(BUS))	Rectangular pulse signal TTXDC = 1200 ns, high pulse 200 ns, low pulse 1000 ns; Guaranteed by bench correlation	-45	-	15	ns	-
Tdom	CAN permanent dominant time-out	Guaranteed by scan	500	700	1000	μs	-
tWUP-RXD	time between WUP <sup>(1)</sup> on the CAN bus until RXD is active (i.e. the CAN signal is represented at the RXD output)	Wake-Up according to ISO11898-5 RXD output enabled; Guaranteed by scan	0	-	1	ms	-

1. Time starts with the end of last dominant phase of the WUP.



Symbol	Parameter	Test condition	Min	Тур	Мах	Unit	Pin
ILeakage, CANH	Input leakage current CANH	Unpowered device; VCANH = 5V ; VCANL = 5 V; VDD_CAN, VB_STBY connected via 0 $\Omega$ to GND VDD_CAN, VB_STBY connected via 47 k $\Omega$ to GND	-10	-	10	μΑ	-
ILeakage, CANL	Input leakage current CANL	Unpowered device; VCANH = 5V ; VCANL = 5 V; VDD_CAN, VB_STBY connected via 0 $\Omega$ to GND VDD_CAN, VB_STBY connected via 47 k $\Omega$ to GND	-10	-	10	μΑ	-

### Table 76. Maximum leakage currents on CAN\_H and CAN\_L, unpowered

### Table 77. Biasing control timings

Symbol	Parameter	Test condition	Min	Тур	Мах	Unit	Pin
tfilter	CAN activity filter time	Guaranteed by scan	0.5		1.8	μs	
twake	Wake-up time out	Guaranteed by scan	0.35	1	5	ms	
tSilence	CAN timeout	Guaranteed by scan	600	700	1200	ms	
tBIAS	Bias Reaction Time		-	-	220	μs	-
tcansuphigh	CAN_SUP_LOW filter time	Guaranteed by scan	8.5	10	11.5	μs	-
tcansuplow	VDD_CAN_OV filter time	Guaranteed by scan	8.5	10	11.5	μs	-
tdom_pulse	Dominant interrupt pulse	Guaranteed by scan	47.6	56	64.4	μs	-

1. Measured from the start of a dominant-recessive-dominant sequence (each phase  $6\mu$ s) until V<sub>SYM</sub>  $\ge$  0.1

Total quiescent current consumption <sup>(1)</sup>	Max value	Unit
EOT disabled and CAN block enabled, CAN wake up disabled	60	μΑ
EOT disabled and CAN block enabled, CAN wake up enabled	70	μA
EOT enabled and CAN block enabled, CAN wake up disabled	70	μA
EOT enabled and CAN block enabled, CAN wake up enabled	80	μΑ

L9788 Total quiescent current consumption at pins VB\_STBY, VB\_IN, VB\_IN\_SW, VB\_SENSE, CP (through 100 nF capacitor), VB\_CAN, MRD, RLY1, LED2, STR2\_DRN, PDR1\_DRN connected to battery. The total current was measured at battery line @RT.



	Table 79. Standb	v current	consum	ption (	Batter	v line @HT)
--	------------------	-----------	--------	---------	--------	-------------

Total quiescent current consumption <sup>(1)</sup>	Max value	Unit
EOT disabled and CAN block enabled, CAN wake up disabled	140	μA

L9788 Total quiescent current consumption at pins VB\_STBY, VB\_IN, VB\_IN\_SW, VB\_SENSE, CP (through 100 nF capacitor), VB\_CAN, MRD, RLY1, LED2, STR2\_DRN, PDR1\_DRN connected to battery. The total current was measured at battery line @HT.

Expected additional current due to bias ON is:

#### Table 80. can\_auto\_bias = 1 and can\_wakeup\_en = 1

		• -
-	27 °C, I(VB_STBY)	150 °C, I(VB_STBY)
TYP	548 µA	576 µA
MAX	650 µA	675 µA

#### Table 81. can\_auto\_bias = 1 and can\_wakeup\_en = 0

-	27 °C, I(VB_STBY)	150 °C, I(VB_STBY)
TYP	563 µA	591 µA
MAX	660 µA	690 µA



# 13 LIN/K-LINE interface

# 13.1 Functional description

This interface is adapted to *"LIN Specification Rev.2.1"*, and it is also adapted to *"K-LINE Specification (ISO9141)"*.

The Chip has over-voltage protection, loss of ground protection from -27 V to 40 V. -27 V AMR is guaranteed at room & hot temperature. +40 V AMR is guaranteed in all temp range.Short Circuit to Battery or Ground Protection is provided. If the bus line is short circuit to battery, the over current protection is protected by current limitation function. Upon return of connection, normal operation resumes without any intervention on the LIN bus line.

In case of power loss (VB\_IN pin disconnected or power off) or ground loss (GND pin disconnected) or LIN block in receive only mode (Transmition function disabled), the LIN driver will not disturb the communication of the remaining transceivers connected to LIN or KLINE bus. Upon return of connection, normal operation will resume without any intervention on the LIN bus line.

LIN-TX is internally pulled up to internal 3.3 V.

All values in this section apply to the entire operating temperature and life of the U-chip.

The LIN block MAX baudrate is 20 Kbit/s.





# 13.2 LIN receive only mode

There is a MSC bit (*LIN\_TX\_EN* CONFIG-REG 11) to put the LINE block in receive only mode (Transmition function disabled). Refer to reset matrix for the conditions to enter receive only mode.



DS12308 Rev 4

# 13.3 LIN thermal shut down

The LIN block has a dedicated thermal sensor to protect itself.

To protect LIN block from temperature overheat (high battery range of operation, soft short conditions, etc.) a dedicated thermal sensor placed close to power mos is present in the layout sensing FET temperature; one threshold is implemented (T\_SD\_H) with Hysteresis (T\_SD\_hys). When the T\_SD\_H threshold is detected the Driver switches OFF. Once the power stage has been switched-off for over-temperature detection, it will be able to switch on again when temperature is decreased below thermal shut down threshold plus hysteresis value to avoid high frequency on-off cycling.

# 13.4 LIN error handling

The Chip provides the following 3 error handling features which are not described in the standard LIN Spec Rev2.1, but are realized in different stand alone LIN Interface / microcontrollers to switch the application back to normal operation mode.

The error handling features can be disabled through the *LIN\_ERR\_EN[2:0]* (CONFIG-REG 11 D1~D3)bit.

## 13.4.1 LIN dominant TXD timeout

If TXDC is in dominant state (low) for t > t TXDC\_DOM\_TO=12ms(typ) the transmitter will be disabled, status bit  $LIN_TXD_DOM$  (Upstream Bit Map Read15 frame 1) will be latched and can be read and cleared by MSC. The transmitter remains disabled until the status register is cleared or until the state returns recessive, according to MSC configuration bit  $LIN_TX_DOM_ERR_CFG$ .

## 13.4.2 LIN permanent recessive

In case TXD changes to dominant (low level) state but RxD signal does not follow within tLIN1: 40 us (typ), the transmitter is disabled. The status bit *LIN\_PERM\_REC* (Upstream Bit Map Read15 frame 1) is latched and can be read and cleared by MSC. The transmitter remains disabled until the status register is cleared.

## 13.4.3 LIN Permanent Dominant

In case the bus state is dominant (low level) for more than tLIN2: 12 ms (typ) a permanent dominant status is detected. The status bit *LIN\_PERM\_DOM* (Upstream Bit Map Read15 frame 1) is latched and can be read and cleared by MSC. The transmitter is not switched off.













#### **Conditions:**

7 V  $\leq$  VB\_IN  $\leq$  18 V, T<sub>j</sub> -40 to 175 °C unless otherwise specified; VB\_IN = 18 to 27 V, Tj  $\leq$  50°C, all specs in limit. In the rest of supply range, parameters are degraded or reset.

If an ECU is not intended to transmit on the LIN bus (e.g. transmit input of a LIN transceiver is recessive), the LIN driver will not drive the LIN bus to dominant state. If the LIN bus is in recessive state, the LIN receiver output will provide a recessive state.

Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
lleak_lintx	Input leakage current	LIN_TX = VDDIO-1 V	-	-	10	μA	LIN_Tx
VIH_T <sub>X</sub>	HIGH_level Input voltage	-	1.45	-	2	V	LIN_Tx
VIL_T <sub>X</sub>	LOW_level Input voltage	-	0.9	-	1.4	V	LIN_Tx
VHYS_T <sub>X</sub>	Input voltage hysteresis	-	0.1	-	0.4	V	LIN_Tx
PULL_T <sub>X</sub>	Pull-up resistance	Lin_TX = 0 V	50	100	200	kΩ	LIN_Tx
VOH_R <sub>X</sub>	HIGH-level output voltage	Isource = 2 mA	VDDIO -0.6	VDDIO -0.2	-	V	LIN_Rx
VOL_R <sub>X</sub>	LOW-level output voltage	lsink = 2 mA	-	0.2	0.5	V	LIN_Rx
VOL_LIN	LOW-level output voltage	Pull up =500 Ω, LIN_Tx = 0 V	-	-	0.2 VB_IN	V	LIN
VOH_LIN	HIGH-level output voltage	Pull up =500 Ω, LIN_Tx = HIGH	0.8 VB_IN	-	VB_IN	V	LIN
I <sub>bus_dom</sub>	Dominant Source Current	LIN_Tx = HIGH, VB_IN = 12 V, LIN = 0 V	-600	-	0	μA	LIN
I <sub>bus_res</sub>	Resessive sink current	LIN_Tx=HIGH,VB_IN=8~1 8V, LIN=8~18V,LIN≥VB_IN	0	-	20	μA	LIN
I <sub>bus_stby</sub>	Standby current	VB_IN=8~18V, LIN=8~18V,LIN≥VB_IN	0	-	20	μA	LIN
IOVC	Current limitation	LIN=18V, LIN_Tx=0V	70	-	150	mA	LIN
R <sub>I-g_iso</sub>	LIN bus to Ground isolation resistance	-	500K	-	-	Ω	LIN
ILK_NG1	Ground loss leakage current	VB_IN=12V, GND = Open, LIN=0~18V	-100	-	100	μA	LIN
ILK_NB1	VB_IN Loss Leakage Current	VB_IN = Open, LIN = 0~18 V	-23	-	23	μA	LIN
t TXDC_DOM_TO	TXDC dominant time-out	-	9	12	15	ms	LIN

 Table 82. Electrical characteristics of LIN interface





Г		cal characteristics of LIN	mienac		lueu)		[]
Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
tLIN1 (Time Out)	LIN permanent recessive	-	30	40	50	μs	LIN
tLIN2	LIN permanent dominant	-	9	12	15	ms	LIN
ViD_LIN	Input voltage for dominant state	Application information	-	-	0.4 VB_IN	V	LIN(Bus Receiver)
Vth_DOM	Input voltage for dominant threshold	Application information	0.4 VB_IN	0.45 VB_IN	0.5 VB_IN	V	LIN(Bus Receiver)
ViR_LIN	Input voltage for recessive state	-	0.6 VB_IN	-	VB_IN	V	LIN(Bus Receiver)
Vth_REC	Input voltage for recessive threshold	-	0.5 VB_IN	0.55 VB_IN	0.6 VB_IN	V	LIN(Bus Receiver)
Vth_CNT = (Vth_REC + Vth_DOM) / 2	Input receiver tolerance center voltage	-	0.475 VB_IN	0.5 VB_IN	0.525 VB_IN	V	LIN(Bus Receiver)
Vth_HYS = Vth_REC - Vth_DOM	Input voltage hysteresis voltage	-	0.07 VB_IN	0.1 VB_IN	0.175 VB_IN	V	LIN(Bus Receiver)
tdly(LIN)HL	Output delay time HtoL	Cbus = 10 nF, Pull up = 500 Ω	-	-	50	μs	LIN(Bus Receiver)
tdly(LIN)LH	Output delay time LtoH	Cbus = 10 nF, Pull up = 500 Ω	-	-	50	μs	LIN(Bus Receiver)
tDLY_HL	Input delay time HtoL	CRXD=20pF	-	-	6	μs	LIN(Bus Receiver)
tDLY_LH	Input delay time LtoH	CRXD=20pF	-	-	6	μs	LIN(Bus Receiver)
tDLY	Input delay time	tDLY_HL- tDLY_LH	-2	-	2	μs	LIN(Bus Receiver)
D1	Duty Cycle	$T_{hresmax} = 0.744VB_{IN},$ $T_{hdommax} = 0.581VB_{IN},$ $VB_{IN} = 7-18 V,$ $tbit = 50 \mu s,$ $D1 = t_{bus\_resmin}/(2xtbit)$	0.396	-	-	-	LIN(Bus Receiver)
D2	Duty Cycle	$T_{hresmin} = 0.422VB_{IN},$ $T_{hdommin} = 0.284VB_{IN},$ $VB_{IN} = 7.6-18V,$ $tbit = 50 \ \mu s,$ $D2 = t_{bus\_resmax}/(2xtbit)$	-	-	0.581	-	LIN(Bus Receiver)
D3	Duty Cycle	$T_{hresmax} = 0.778VB_{IN},$ $T_{hdommax} = 0.616VB_{IN},$ $VB_{IN} = 7-18 V,$ $tbit = 96 \mu s,$ $d3 = t_{bus\_resmin}/(2xtbit)$	0.417	-	-	-	LIN(Bus Receiver)

Table 82. Electrical characteristics of LIN interface (continued)



					-		
Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
D4	Duty Cycle	$T_{hresmin} = 0.389 \text{ VB_IN},$ $T_{hdommin} = 0.251 \text{ VB_IN},$ $VB_IN = 7.6-18 \text{ V},$ $tbit=96\mu \text{s},$ $D4 = t_{bus\_resmax}/(2xtbit)$	-	-	0.59		LIN(Bus Receiver)
trise_LIN	Slew Rate(LIN)	Cbus = 2.2nF, Rbus = 1kΩ, 40-60%,VB_IN=13.5V	1	2	3	V/ µs	LIN(Bus Receiver)
Tfall_LIN	Slew Rate(LIN)	Cbus = 2.2nF, Rbus = 1kΩ, 40-60%,VB_IN=13.5V	0.8	2	3	V/ µs	LIN(Bus Receiver)
trise_K_LINE	Slew Rate(K_LINE)	Cbus = 7.2 nF + 2 nF, Rbus = 510 Ω, 20-80%,VB_IN = 18 V	1.2	-	5	V/ µs	LIN(Bus Receiver)
Tfall_K_LINE	Slew Rate(K_LINE)	Cbus = 7.2 nF + 2 nF, Rbus = 510 Ω, 20-80%,VB_IN = 18 V	1.2	-	11	V/ µs	LIN(Bus Receiver)
T_SD_HIGH	Temperature shut down	-	185	-	200	°C	LIN
T_SD_LOW	Temperature shut down recover	-	175	-	190	°C	LIN
T_SD_hys	Temperature shut down hysteresis	-	5	-	10	°C	LIN
-	Thermal shutdown analog filter time	Guaranteed by design	1.5	-	4	μs	LIN
-	Digital deglitch filter time on Temperature shut down detection	Guaranteed by scan	-	10	-	μs	LIN
Rslave <sup>(1)</sup>	-	-	20	30	60	kΩ	LIN
VserDiode <sup>(1)</sup>	Diode drop + pull- up resistor drop	lbias = 10 μA	0.4	0.7	1.0	V	LIN
VserDiode_drop	Diode drop	Ibias= 550 μA Guaranteed by design	0.4	0.7	1.0	V	LIN
C <sub>LINIO</sub>	LINIO input capacitance	Guaranteed by design	-	-	25	pF	LIN

Table 82. Electrical characteristics of LIN interface (continued)
---

1. LIN Physical Layer Spec Revision 2.1 November 24, 2006; Page 119



## 13.4.4 Timing diagram



Figure 74. LIN transmission timing chart





## Figure 76. LIN duty cycle timing chart















# 14 Built in self test

## 14.1 Power supply independency and voltage monitors

In order to guarantee independence between monitor functions of the L9788 and monitored functions of the same L9788 two independent band-gap references are used; a simple field of application of this concept is the under/over voltage detection of MCU power supply generated by the same L9788.

The basic schematic of the band-gap used to generate the main function and of the band-gap used to monitor it, including their own supply architecture, is shown in *Figure 79*.

Two band-gaps VBG1 and VBG2 are generated starting from protected battery line: VBG1 is used as reference voltage to generate internal analog and digital supply lines and to generate external power supply voltages; VBG2 is used as reference for the uv/ov monitors of these supplies.

The concept to guarantee independence between the two references is that both of them have independent supply and ground architectures to ensure that a single point failure in one of the two structures will not affect the other; independence is achieved by means of physical isolation between the two band-gaps and their supply circuits (A and B areas), isolation is done layouting the circuits in different floor plan areas and by usage of deep trench isolation in between.



### Figure 79. Band-gap supply architecture

A cross-referenced monitor is used to detect eventual failures in any of the band-gap supply and enter a safe state: VBG1 is used as reference for the monitor of the supply of VBG2 and VBG2 is used as monitor of the supply of VBG1.

The concept is needed to solve dependencies of band-gap voltage from the supply line: let us suppose that V3V3PRE\_mon in the above picture has a fault impacting VBG2 voltage reference, since V3V3PRE\_mon is also the supply for monitor circuits a failure in this region



will cause the loss of monitor functionality with an undetected latent fault; the insertion of a monitor supplied from V3V3PRE and referenced to VBG1 allows the detection of this latent. The same concept applies on the vice-versa.

The remaining common points of the internal architecture can be summarized as:

- protected battery line,
- charge pump supply,
- V3V3PRE\_mon monitor input (netA),
- V3V3PRE monitor input (netB)

The above points can be tolerated because:

- Protected battery line is the main supply of the L9788, used to generate supply for analog and digital core. All the circuits connected to this rail are capable of high voltage operation, in case the connection is lost no logic supply can be generated and the device will be stuck in reset condition.
- Charge pump is used to guarantee proper functionality during battery cranking only and is useless in normal mode. All the circuits connected to this line are capable of high voltage, in case the line is open it can be detected by dedicated monitor (not shown here) during normal operation or at power-up of the device.
- In case netA is shorted to ground there is fault detection while short to supply line is normal condition, short to VBG1 through V3V3PRE\_mon monitor inputs is not possible since the inputs are cascaded; in case a double fault is present (shorted cascade) it will cause an increase in analog and digital supply lines (VINT3V3 and VDD2V7) detected by their monitors using VBG2 reference and triggering safety switch-off path for safety relevant outputs.
- In case netB is shorted to ground there is fault detection while short to supply line is normal condition, short to VBG2 through V3V3PRE monitor inputs is not possible since the inputs are cascaded; in case a double fault is present (shorted cascade) it will cause a failure on the monitor circuit only, without affecting normal functionality until a third fault occurs.

## 14.2 Analog comparators BIST

For all the safety relevant monitors a self test is implemented to verify that the comparator can detect a variation of the monitored signal applied at its input. The basic implementation scheme is shown in *Figure 80*: comparator inputs are choppered by a diagnostic clock and the output of the comparator is xored with diagnostic clock itself: if the comparator is not able to toggle due to fault condition (internal or external) its output will start toggling following diagnostic clock and causing a self test failure.





Figure 80. Analog bist implementation

The analog bist is applied to the following analog comparators:

V3V3A OV, V3V3A UV, V3V3D OV, V3V3D UV (internal supply monitors) VDD5 OV, VDD5\_UV (VDD5 monitors)

The bist is run on MSC command *BIST\_EN*. The result is read and clear by MSC.

- On driver section BIST is implemented for diagnostic of main outputs: •
- OVC, OPL, STG comparators (injectors)
- STG comparator (igniter)
- The bist is run on MSC command. The result is read and cleared by MSC.



# 15 Stand-by memory

This memory is a general purpose memory registers array for microcontroller-data which is supposed to be saved during standby when ECU is switched off. Intention is to reduce the number of write cycles in microcontroller-flash.

In case of standby-power-supply failure the data is no longer valid. This condition can be detected reading flag *VB\_STBY\_UV* MSC\_READ13.FRAME2[0].

As long as the standby-power-supply is valid, no data is lost.

There are 15 memory-registers which can be used for application data. The 16th register is an address-register which cannot be used for application data.

Before writing application data into one of the memory-registers, the address of the memory-register must be written into the address-register with the *STBY\_NVM\_ADD\_REG* command.

After setting the address a *STBY\_NVM\_ADD\_REG* command can write the corresponding array byte.

Using the *STBY\_NVM\_ADD\_REG* command and thus updating the address-register is not necessary in case the previously written address is still correct, e.g. when application writes consecutively to the same register.

The memory-register-addresses can have values from 0 to 14. Value 15 is not used for write commands. This means *STBY\_NVM\_ADD\_REG* commands will have no effect when writing to address 15.

The application data is written with mentioned *STBY\_NVM\_ADD\_REG* command which writes one byte (8bit) of application data into the memory-register. To write more than one register, *STBY\_NVM\_ADD\_REG* and *STBY\_NVM\_ADD\_REG* sequences are necessary.

As the other registers above, the upstream reading of the registers is not done register-wise but in blocks of four registers. *MEM\_REG1 ... 4, MEM\_REG5 ... 8, MEM\_REG9 ... 12 and MEM\_REG13 ...* 15 are grouped in the four upstream blocks of Read16.

The address-register MEM\_ADR\_REG16 is located at the end of the memory and is the 16th register. As mentioned, it cannot be used for application data. It is the fourth byte of the upstream Read16 and can be read back with a read command for this block.

Before upstream-reading, the register-address must be set with the STBY\_NVM\_ADD\_REG command. If the previously written address is already the correct one, the STBY\_NVM\_ADD\_REG command is not necessary.

For upstream reading of the *MEM\_REGx and MEM\_ADR\_REG16* registers, the command RD\_COMMAND16 is used. The RD\_COMMAND16 command is the same for all four upstream blocks as the block to be read is defined via the address-register. The read-command will not only read the addressed register, but will read the complete four-byte upstream-block which contains the addressed register.

The *STBY\_NVM\_ADD\_REG* command allows to write a *MEM\_VALID* bit (D6) that can be set to 1 by the microcontroller to signal that the memory has been written and validated reading back data. If standby-power-supply is removed *MEM\_VALID* bit is reset.



# 16 DAC

Device integrates a 2-bit DAC, with 4 possible output voltages between 0V and VDD5\_IN. The selected level is determined by 2 bits DAC[0:1] into CONFIG\_REG\_7.

### **Conditions:**

5.5 V ≤ VB\_IN ≤ 18 V, 4.75 V ≤ VDD\_IO ≤ 5.25 V, T<sub>j</sub> -40 to 175 °C unless otherwise specified.

Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
V00	Output voltage 00	-	0.7		1	V	AD_TEST
V01	Output voltage 01	-	1.5		1.8	V	AD_TEST
V10	Output voltage 10	-	2.2		2.8	V	AD_TEST
V11	Output voltage 11	-	3.6		4.7	V	AD_TEST
t <sub>rise</sub>	Rising time	Transition from 00 to 11 10%-90% open	-	-	10	μs	AD_TEST
t <sub>fall</sub>	Falling time	Transition from 11 to 00 90%-10% open	-	-	10	μs	AD_TEST

Table 83. DAC electrical parameters



# 17 ADC

A 10-bit ADC converter is integrated into the device in order to give information about silicon temperature.

A 10-bit conversion can be read with  $READ_COMMAND12$  MSC frame. Conversion formula is T=MSCcode\*290/1024 - 63 (°C).

### Conditions:

5.5 V  $\leq$  VB\_IN  $\leq$  18 V, 4.75 V  $\leq$  VDD\_IO  $\leq$  5.25 V, T\_j -40 to 175 °C unless otherwise specified.

Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
ADC_bits	ADC effective number of bits	Guaranteed by design	-	10	-	-	-
T <sub>range</sub>	Internal junction temperature range	Guaranteed by design	-50	-	200	°C	-
T <sub>acc</sub>	Temperature accuracy	Guaranteed by design	-10	-	10	°C	-

### Table 84. ADC electrical parameters



# 18 Micro second channel (MSC) interface

# 18.1 Function description

The Micro Second Channel interface is an adapted high performance serial bus for power switch device.

L9788 has one Micro Second Channel slave controller capable of receiving up to 35 MHz downstream and transmitting up to 2.18 MBaud upstream.

MSC Clock is supported with synchronous continuous mode. Master clock and data are implemented by LVDS. Slave data out signal is implemented by LVTTL.





## Conditions:

5.5 V  $\leq$  VB\_IN  $\leq$  18 V, 4.75 V  $\leq$  VDD\_IO  $\leq$  5.25 V, T\_j -40 to 175 °C unless otherwise specified.

Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
t <sub>CK</sub>	Cycle time	Tested by SCAN/	25	-	-	ns	-
t <sub>setup</sub>	Data setup time	Tested by SCAN/	5	-	-	ns	-
t <sub>hold</sub>	Data hold time	Tested by SCAN/	5	-	-	ns	-
t <sub>switch</sub>	Switching time switching time for CL, EN and SI measured between 0.1*VVDD3 and 0.9*VVDD3	Tested by SCAN/	-	-	3	ns	-
t <sub>CKlow</sub>	CK low time	Tested by SCAN/	7.5	-	-	ns	-
t <sub>CKhigh</sub>	CK high time	Tested by SCAN/	7.5	-	-	ns	-

### Table 85. MSC communication timing parameters



Symbol	Parameter	Test condition	Min	Тур	Max	Unit	Pin
t <sub>ENsetup</sub>	EN setup time (i.e. time between falling edge of EN and next falling edge of CK)	Tested by SCAN/	5	-	-	ns	-
t <sub>ENhold</sub>	EN hold time (i.e. time between falling edge of CK and next rising edge of EN)	Tested by SCAN/	5	-	-	ns	-
t <sub>SDO</sub> /t <sub>CK</sub>	Data out cycle time F_DO_SEL (CONFIG_REG2 [1:2]) = "11" F_DO_SEL = "10" F_DO_SEL = "01" F_DO_SEL = "00"	Tested by SCAN/	-	128 64 32 16	-	-	-
fau	Clock range at CK as long as there is a clock at pins MSC_CK_P, MSC_CK_N. t <sub>CPP</sub> ≥ 2 * t <sub>CL</sub>	Tested by SCAN/	-	-	35	MHz	-
fск	Clock range at CK as long as there is a clock at pins MSC_CK_P, MSC_CK_N. t <sub>CPP</sub> ≥ 4 * t <sub>CL</sub>	Tested by SCAN/	-	-	40	MHz	-
-	tSDOdelay	Tested by SCAN/	-	-	160	ns	-

Table 85. MSC communication timing parameters (continued)

The MSC is used to receive the input command and data from CPU and to transmit an output data to CPU. Four signals are used according to the timing chart of *Figure 81*:

### EN: Bus Enable

There is one input for chip select at pin [EN] This signal is LVTTL Interface from Master to Slave. MSC uses inverted polarity for EN: a logic '1' is a 'passive level' and a logic '0' is a 'active level'. It is possible to drive multiple power devices with shared CL and DI lines and individual EN signal.

### **CL: Synchronous Serial Clock**

The clock pins are [CLP] and [CLN], the differential clock. [CLP]-[CLN] is referred to as CL. The maximum downstream clock rate is CL= 35 MHz.There is an internal resistor between pins [CLP] and [CLN].This signals are LVDS Interface from Master to Slave.

### **DI: Serial Input Data**

Differential inputs for downstream data are pins [DIP] and [DIN]; the differential input signal

[DIP]-[DIN] is referred to as DI. There is an internal resistor between pins [DIPP] and [DIN]. These signals are LVDS Interface from Master to Slave

### DO: Serial Output Data

There is one push-pull output for upstream data at pin [DO]. Upstream is done with a lower clock rate fDO, selectable by the microcontroller; after a reset the upstream clock rate is fDO = fCL/32.The upstream clock is synchronous with CL since it is derived from a clock divider.Therefore the CL signal must be always running independently whether a downstream transmission is running or not.This signal is LVTTL Interface from Slave to Master.













### Conditions:

5.5 V ≤ VB\_IN ≤ 18 V, 4.75 V ≤ VDD\_IO ≤ 5.25 V, T<sub>j</sub> -40 to 175 °C unless otherwise specified.

Symbol	Parameter	Test condition	Min	Тур	Мах	Unit	Pin
VCK_P,VCK_N	Input voltage range	Not to be tested. It is an application note.	0.8	-	1.6	V	MSC_CK_P MSC_CK_N
VCKdiff	Differential input voltage VCKdiff = VCK_P – VCK_N	Not to be tested. It is an application note.	150	-	450	mV	MSC_CK_P MSC_CK_N
VCKoff	Input voltage offset VCKoff =0.5*(VCK_P + VCK_N)	Not to be tested. It is an application note.	1	-	1.4	V	MSC_CK_P MSC_CK_N
Rck	EXTERNAL Resistor between CK_P and CK_N	Not to be tested. It is an application note.		100	-	Ω	MSC_CK_P MSC_CK_N
Rpu_N	Internal pull-up resistor	-	100	200	400	kΩ	MSC_CK_P MSC_CK_N
Rpd_P	Internal pulldown resistor	-	100	200	400	kΩ	MSC_CK_P MSC_CK_N
VCK_high	Differential input high detection level VCK_high= VCK_P_high – VCK_N_high	-	-	-	100	mV	MSC_CK_P MSC_CK_N
VCK_low	Differential input low detection level VCK_low= VCK_P_low – VCK_N_low	-	-100	-	-	mV	MSC_CK_P MSC_CK_N
VDI+,VDI-	Input voltage range	Not to be tested. It is an application note.	0.8	-	1.6	V	MSC_DI_P MSC_DI_N
VDIdiff	Differential input voltage VDIdiff = VDI_P-VDI_N	Not to be tested. It is an application note.	150	-	450	mV	MSC_DI_P MSC_DI_N
VDIoff	Input voltage offset VDIoff =0.5*(VDI_P +VDI_N)	Not to be tested. It is an application note.	1	-	1.4	V	MSC_DI_P MSC_DI_N
Rcl	Resistor between DI_P and DI_N	Not to be tested. It is an application note.	-	100	-	Ω	MSC_DI_P MSC_DI_N
Rpu_N	Internal pull-up resistor	-	100	200	400	kΩ	MSC_DI_P MSC_DI_N
Rpd_P	Internal pulldown resistor	-	100	200	400	kΩ	MSC_DI_P MSC_DI_N
VDI_high	Differential input high detection level VDI_high= VDI_P_high- VDI_N_high	-	-	-	100	mV	MSC_DI_P MSC_DI_N

Table 86. MSC electrical characteristics
--


			(				
Symbol	Parameter	Test condition	Min	Тур	Мах	Unit	Pin
VDI_low	Differential input low detection level VDI_low= VDI_P_low- VDI_N_low	-	-100	-	-	mV	MSC_DI_P MSC_DI_N
VDO_L	DO output low level	VDDIO=5V or 3.3V Isink current=2mA	-	-	0.5	V	MSC_DO
VDO_H	DO output high level	VDDIO =5V or 3.3V Isink current=2mA	VDDIO -0.5	-	-	V	MSC_DO
fDO	Maximum frequency	Tested by SCAN	fCK/128	fCK/64	fCK/16	MHz	MSC_DO
ENL	Low input level	-	-0.3	-	1.1	V	MSC_EN
ENH	High input level	-	2.3	-	VDD5 +0.3	V	MSC_EN
VHYST	Hysteresis	-	0.1	-		V	MSC_EN
IIN	Input current	-		-	32	μA	MSC_EN
RPU	Pull up resistor	-	50	-	250	kΩ	MSC_EN

Table 86. MSC electrical characteristics (continued)

# 18.2 Downstream communication

The enable input is active with inverted polarity - i.e. 'low level' during the active phases of command or data frames. An active enable signal validates the DI input signal. Outside the active phase (enable line is at high level) invalid data may occur at DI. The active phase of a downstream frame starts with the falling edge of the enable signal and ends with the rising edge of the enable signal. The enable signal changes its state with the rising edge of the clock CL. DI changes its state on rising edge and it is latched by L9788 on the falling edge of CL. Downstream frames are synchronous serial frames. They support enable signal and command/data selection bit as part of the frame. Command/data selection bit allows distinguishing frames as command and data frames in the receiver circuit. Command frames and data frames may be sent in any sequence with a passive phase of at least 2 CL-cycles after each frame.

## 18.2.1 Command frame

A command frame always starts with a high level bit (command selection bit). The number of the command bit of the active phase of a command frame NCB is fixed to 16. If the number of the command bit is not equal to NCB = 16 the frame will be ignored, the command will not be executed and the error flag (*TRANS\_L*) will be set. If the MSC command frame has an invalid command the flag "*CMD\_ERROR*" is set but no action on outputs is taken. The command frame is ignored.

The length of the command frame's passive phase tCPP must be a minimum of 2 \* tCL.





#### Table 87. MSC Interface command frame

bit	Description
0	='1': command selection bit
1-7	Command. LSB first!
8-15	Data for the command. LSB first!

#### 18.2.2 Data frame

A data frame always starts with a low level bit (data selection bit). The number of the data bit of the active phase of a data frame NDB is fixed to 31 bits:

If the number of the data bit is not equal to NDB = 31 the frame will be ignored and the error flag  $(TRANS_L)$  will be set, but no action on outputs is taken.

The length of the data frame's passive phase tCPP must be a minimum of 2 \* tCL.

#### Figure 85. MSC Data Frame bit stream



#### Content of DATA frame (transmitted LSB first)



bit	Description
0	='0':DATA selection bit
1-31	D0-D30 CONTROL REGISTER LSB first!

Table	88	MSC	Interface	Data	frame
Table		1000	muchace	σαια	manne

	Table 89. Control register														
	Control Register														
D0	D0         D1         D2         D3         D4         D5         D6         D7														
LSD-INJ1	SD-INJ1 LSD-INJ2 LSD-INJ3 LSD-INJ4 LSD-O2H1 - LSD-O2H2														
D8	D8         D9         D10         D11         D12         D13         D14         D15														
LSD-SOL1	LSD-SOL1 LSD-SOL2 LSD-LED1 LSD-LED2 LSD-RLY1 LSD-RLY2 LSD-RLY3 LSD-														
D16	D17	D18	D19	D20	D21	D22	D23								
LSD-RLY5	LSD-HSD- STR1	LSD-HSD- STR2	LSD-HSD- STR3	FET-PRD1	FET-PRD2	FET-PRD3	FET-PRD4								
D24	D25	D26	D27	D28	D29	D30	-								
FET-PRD5	IGN1	IGN2	IGN3	IGN4	IGN5	IGN6	-								

*Note:* If RLY4, STR2, STR3 are not configured as starter their status is controlled by the data in control register.

If they are configured as starter their status is controlled by MSC dedicated command.



# 18.3 Upstream communication

The serial data output [DO] is the synchronous serial data signal of the upstream channel.

The polarity for [DO] is ,normal polarity'- i.e. a low level bit at [DO] is stored in the  $\mu$ C as a logic ,0', and a high level bit at [DO] is stored in the  $\mu$ C as a logic ,1'. The serial data output is single-ended.

The frequency is derived from fCL by an internal divider to typ. fDO = fCL/32. It can be adjusted via *MSC* to fDO = fCL/16... fCL/128. The time for a bit is TSDO = 1/fDO.

Each upstream frame consists of 16 bit:

- 1 start bit, always '0'
- 4-bit-upstream address field (A[0..3] with LSB first)
- 8 bit data upstream data field (D[0..7] with LSB first)
- 1 upstream parity bit (with even parity for the complete data frame)
- 2 fDO stop bit, always '1'.

There are 16 commands to perform read accesses.

All the read command READ-N Upstream Block are composed of 4 continued frames sent to  $\mu C.$ 

Within the execution of these read commands an upstream data frame is sent after the 2 stop bits of the prior upstream data frame and one additional interframe bit waiting time. If a new read command is received while the up-stream communication is active, the 16 bit upstream on-going is completed and the new read command is canceled. At the end of the upstream frame the latched flags contained in the register are cleared automatically, if the frame is interrupted by new read command, flags will not be cleared. The time from the read command to the first upstream frame of the answer is less than 100  $\mu$ s.

Outside the upstream frame the DO output is high impedance







184/264



#### Figure 87. MSC upstream commands example

## 18.4 Micro Second Channel activity watchdog

MSC data frames are monitored to be sent in intervals shorter than tMSC\_mon. If L9788 receives no valid data frame for longer than tMSC\_mon, it will switch off all the drivers, removing driver enable command, and the error flag (*TRANS\_F*) is set to 1 and internal signal "OUT\_DIS" will be set to "0". Note: OUT\_DIS = *driver\_en* (Read11 frame 1); tMSC\_mon is the time needed to send OUT\_DIS, it is different from time needed to turn off drivers (which can be different depending on driver type, the maximum time to turn off all drivers is about 300  $\mu$ s).

To enable again the outputs, the  $\mu$ C has to read the *TRANS\_F* and then send the command Enable\_Driver, and then outputs are reactivated with the first correct data frame. If the fault flag is not cleared the Enable\_Driver command is ignored.

By default the Micro Second Channel activity watch dog is enabled and the monitoring time will start after writing of the internal signal OUT\_DIS bit by Enable\_Driver command. Each time L9788 receives a valid data frame the tMSC\_on timer is reset. This means that micro controller can drive the outputs only when the monitoring module is active.

It is also possible to enable /disable the Micro Second Channel activity watch dog through MSC\_ACT\_EN bit (CONFIG\_REG2 D0), 0= disable and 1 = enable (reset value).





#### Figure 88. MSC activity watchdog time diagram

#### Table 90. MSC Interface Micro Second Channel activity watchdog

Parameter	min	typ	max	unit
tMSC_mon	100	142	185	μs





# 18.5 Downstream frame Bit Map

MSC Interface DOWN STREAM FRAME Bit Map

			AD	DRE	SS						DA	TA			
	C0	C1	C2	C3	C4	C5	C6	D0	D1	D2	D3	D4	D5	D6	D7
RD_COMMAND1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
RD_COMMAND2	1	0	1	0	1	0	1	1	0	1	0	1	0	1	0
RD_COMMAND3	0	1	0	1	0	1	0	0	1	0	1	0	1	0	1
RD_COMMAND4	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0
RD_COMMAND5	1	0	1	0	1	0	1	1	0	0	1	1	0	0	1
RD_COMMAND6	1	0	1	0	1	0	1	0	1	1	0	0	1	1	0
RD_COMMAND7	0	1	0	1	0	1	0	1	0	0	1	1	0	0	1
RD_COMMAND8	0	1	0	1	0	1	0	0	1	1	0	0	1	1	0
RD_COMMAND9	1	0	1	0	1	0	1	1	1	1	0	1	1	1	0
RD_COMMAND10	1	0	1	0	1	0	1	0	0	0	1	0	0	0	1
RD_COMMAND11	0	1	0	1	0	1	0	1	1	1	0	1	1	1	0
RD_COMMAND12	0	1	0	1	0	1	0	0	0	0	1	0	0	0	1
RD_COMMAND13	1	0	1	0	1	0	1	0	1	1	1	0	1	1	1
RD_COMMAND14	1	0	1	0	1	0	1	1	0	0	0	1	0	0	0
RD_COMMAND15	0	1	0	1	0	1	0	0	1	1	1	0	1	1	1
RD_COMMAND16	0	1	0	1	0	1	0	1	0	0	0	1	0	0	0
CONFIG-REG 1	0	0	1	1	1	1	1	PHOLD_ EN	PHOLD_	TIME[0:1]	LED1_PD _EN	LED2_PD _EN	BOOST_ EN	WAKE_UP	_TIMER_ TOP[0:1]
CONFIG-REG 2	0	1	1	1	1	0	1	MSC_AC T_EN	F_DO_S	SEL[0:1]	VRS_MO DE_SEL	IGN_CUR RENT_CF G	IGN_DIA G	IPUPD_E N	IPUPD_ ODE

#### Table 91. MSC Interface DOWN STREAM FRAME Bit Map

187/264

DS12308 Rev 4

				Tab	ole 9	1. M	SC lı	nterf	ace DOWN	I STREAM	FRAME B	it Map (co	ntinued)			
188/264				AD	DRE	SS						DA	TA			
Ŧ		C0	C1	C2	C3	C4	C5	C6	D0	D1	D2	D3	D4	D5	D6	D7
	CONFIG-REG 3	1	1	1	1	0	0	1	RLY4_DL Y_OFF_E N	LSD/HSD _DRV1- CFG	LSD/HSD _DRV2- CFG	LSD/HSD _DRV3- CFG	SRT2_EN	STR3_EN	T_SEO_D	ELAY[0:1]
	CONFIG-REG 4	1	1	0	0	0	0	1	PRD1_I	DRV[0:1]	PRD2_I	DRV[0:1]	PRD3_I	DRV[0:1]	PRD4_II	DRV[0:1]
	CONFIG-REG 5	0	0	0	0	1	1	1	PRD5_I	DRV[0:1]	PI	RD1_VDS[0	:2]	PI	RD2_VDS[0	:2]
	CONFIG-REG 6	1	1	0	0	1	1	1	P	RD3_VDS[0	:2]	P	RD4_VDS[0	:2]	EOT_MO DE	IGN_LSD _DIS
	CONFIG-REG 7	0	0	1	1	0	0	1	PI	RD5_VDS[0	:2]	TRK_EN[ 1]	TRK_EN[ 2]	TRK_EN[ 3]	DAC	[0:1]
D	CONFIG-REG 8	1	0	1	1	0	1	1	VRS _DIAG	VRS_M	ODE[0:1]	VI	RS_HYS2[0	:2]	EN_FALLI NG_FILT	HYS_FB_ SEL
6123	CONFIG-REG 9-0	0	1	0	0	1	0	1	0	1		•	WDA_RES	PTIME[0:5]	•	
DS12308 Rev 4	CONFIG-REG 9-1	0	1	0	0	1	0	1	1	0	WDA_WI N_SEL	WDA_INI T				
4	CONFIG-REG 10	0	0	0	1	1	0	1				WDA_R	ESP[0:7]			
	CONFIG-REG 11	0	1	1	0	1	1	1	LIN/KLIN E SEL	LIN_ERR _EN[0]	LIN_ERR _EN[1]	LIN_ERR _EN[2]	LIN_TX_E N	LIN_TX_ DIS_FOR _WDA_E _RR	VDD5_OF F_SEL	O2H2_O C_FLT
	CONFIG-REG 12	1	0	0	1	0	0	1	TNL_RST _EN	VB_IN_O V_RST_E N	VDD5_O V_RST_E N	O2H1_O C_FLT	FILTER_ MODE	WAKE_U P_CAN_R ST	WAKE_U P_EOT_R ST	WK_IN_R ST
	CONFIG-REG 13	1	1	0	1	1	0	1		WDA_PW R_CNT_ OFF_DIS	IPUPD_E N_HLS1 IPUPD_E N_STR1	IPUPD_E N_HLS2 IPUPD_E N_STR2	IPUPD_E N_HLS3 IPUPD_E N_STR3	IDIAG_HI GH_INJ	IDIAG_HI GH_SOL	IDIAG_HI GH_PDR V
	CONFIG-REG 14	1	1	1	0	0	1	1	RLY1_UC	RLY2_UC	RLY3_UC	RLY4_UC	RLY5_UC	STR1_UC	STR2_UC	STR3_UC
5	CONFIG-REG15-0 (WUPT_0)	1	0	0	0	0	1	1	0	0		W	ake up time	er_SET_0[0:	:5]	

L9788

Micro second channel (MSC) interface

				Tab	ole 9'	1. M	SC lı	nterf	ace DOWN	STREAM	FRAME B	it Map (co	ntinued)			
<b>1</b>				AD	DRE	SS						DA	TA			
		C0	C1	C2	С3	C4	C5	C6	D0	D1	D2	D3	D4	D5	D6	D7
	CONFIG-REG15-1 (WUPT_1)	1	0	0	0	0	1	0	0	1		Wa	ake up time	r_SET_1[6:	11]	
													ke up timer	SET_2[12	:17]	
	CONFIG-REG15-2 (WUPT_3)	1	0	0	0	0	1	1	1	1		Wa	ke up timer	SET_3[18	:23]	
	CONFIG-REG16-0	0	0	1	0	0	1	1	0	1	PRD1_I	BLK[0:1]	PRD2_I	BLK[0:1]	PRD3_E	BLK[0:1]
	CONFIG-REG16-1	0	0	1	0	0	1	1	1	0	PRD4_I	BLK[0:1]	PRD5_I	BLK[0:1]	O2H_PD RV_1	O2H_PD RV_3
Ds	CONFIG-REG17-0	0	0	1	0	0	1	0	0	0		O2H1_SR	O2H1_O C_TH		O2H2_SR	O2H2_O C_TH
DS12308 Rev 4	CONFIG-REG17-1	0	0	1	0	0	1	0	1	1	CAN_EN	CAN_TX_ EN	CAN_WA KEUP_E N	CAN_PAT TERN_E N	CAN_RX _EN	CAN_2_5 _MB
ev 4	STBY_NVM_ADD_REG	0	1	0	0	1	1	0	0	1		STBY_NVN	M_ADD[0:3]		MEM_VA LID	
	STBY_NVM_DATA_REG	1	0	1	1	0	0	0				STBY_NVM	_DATA[0:7]	l		
	CONFIG-REG20	1	1	1	1	1	1	0	BIST_EN	FIN_WAK E	WAKE_U P_TIMER _EN_SEL	KEY_OC _RERTY_ MAX_EN	CAN_LO OP_EN	CAN_TDI	LIN_TX_ DOM_ER R_CFG	PDRV_02 H_DLY
	CONFIG-REG21	0	0	0	0	0	0	1	CAN_TX_ DOM_ER R_CFG	OL_RED	BUCK_SL OW_SR	CAN_TX D_DOM _EN	CAN_PE RM_REC _EN	CAN_PE RM_DOM _EN	CAN_RX D_REC_E N	CAN_AU TO_BIAS
	LOCK	1	0	0	1	1	1	1	0	1	0	1	0	1	0	1
	UNLOCK	1	0	0	1	1	1	1	1	0	1	0	1	0	1	0
	WDA_EN	1	0	0	1	1	1	1	0	1	1	0	0	1	1	0
100	WDA_DIS	1	0	0	1	1	1	1	1	0	0	1	1	0	0	1
189/264	SW-RESET	1	0	1	1	1	0	1	0	1	1	0	1	1	0	1

#### Table 91 MSC Interface DOWN STREAM FRAME Bit Man (continued)

L9788

Micro second channel (MSC) interface

190/264

			AD	DRE	SS						DA	ATA			
	C0	C1	C2	С3	C4	C5	C6	D0	D1	D2	D3	D4	D5	D6	D
EN-DRIVERS	0	1	1	0	0	0	1	1	0	0	1	1	0	0	1
DISABLE-DRIVERS	0	1	1	0	0	0	1	0	1	1	0	0	1	1	0
MRD_ON	0	1	1	0	0	0	1	1	1	0	0	0	1	1	1
MRD_OFF	0	1	1	0	0	0	1	0	0	1	1	1	0	0	0
MRD_UC	0	1	1	0	0	0	1	1	1	0	1	1	0	1	1
STR2_ON	0	1	0	0	1	0	0	0	0	1	0	1	0	1	0
STR2_OFF	0	1	0	0	1	0	0	1	1	0	1	0	1	0	1
STR3_ON	0	1	0	0	1	0	0	0	0	0	0	1	1	0	0
STR3_OFF	0	1	0	0	1	0	0	1	1	1	1	0	0	1	1
RLY4_ON	0	1	0	0	1	0	0	0	0	1	1	0	0	1	1
RLY4_OFF	0	1	0	0	1	0	0	1	1	0	0	1	1	0	0

## Legenda:

Locked bit Bit generated as pulse

Address Default value

Bit in satellite logic, not affected by reset matrix clear conditions

Locked bit: Bit generated as pulse Bit in satellite logic, not affected by reset matrix clear conditions.

#### 18.5.1 **CONFIG-REG 1**

L9788

	C 0	C 1	C 2	C 3	C 4	C 5	C 6	D0	D1	D2	D3	D4	D5	D6	D7	
CONFIG- REG 1	0	0	1	1	1	1	1	PHOLD_E N	PHOLD_ 1		LED1_ PD_EN	LED2_ PD_E N	BOOS T_EN	ER_ST	UP_TIM ART_ST [0:1]	
RW	DE	FAL	JLT					0 0 0 0 0 1 1 0								
	RE	SE.	T S(	DUF	RCE			D0:D5 v3v3a_ov, v3 after_run_res D6:D7 the read bits reset matrix	set, RSTN	_IN	_	_	_			
	AC	TIV	ATI	ON				D0:D7 bits active as level								
	сс	NT	ROI	_ AC	CCE	SS		not locked bits								

#### [6:7] WAKE\_UP\_TIMER\_START\_STOP [0:1]

Start/stop Wake\_up\_timer counter

- 10: (stop) wake up timer stops (default)
- 01: (start)  $\rightarrow$  10 (stop) wake up timer counter value hold
- 10: (stop)  $\rightarrow$  01 (start) wake up timer starts from h'000001
- wake up timer counter is running 01: (start)

Application note: after a start/stop command 500us must be waited to have the command be effective in the EOT clock domain.

[5] BOOST\_EN

Boost enable.

1: enabled (default)

0: disabled

[4] LED2\_PD\_EN

Enable the pull down current (open load diagnosis not available) for LED2 driver

0: pull down current disabled (LED mode enabled) (default)

1: enable

[3] LED1 PD EN

Enable the pull down current (open load diagnosis not available) for LED1 driver

0: pull down current disabled (LED mode enabled) (default)

1: enable

[2:1] PHOLD\_TIME[1:0]



DS12308 Rev 4

- Set the power hold timeout.
- 00: timeout disabled (default)
- 01: 500 ms
- 10: 5 minutes
- 11: 20 minutes
- [0] PHOLD\_EN

Enable the power hold function.

- 0: disabled (default)
- 1: enabled

# 18.5.2 CONFIG-REG 2

	C 0	C 1	C 2	C 3	C 4	C 5	C 6	D0	D1	D2	D3	D4	D5	D6	D7
CONFIG- REG 2	0	1	1	1	1	0	1	MSC_ACT _EN	F_DO L[0:	_	VRS_MODE _SEL	IGN_CU RRENT _CFG	IGN_ DIAG	IPUPD _EN	IPUPD_ MODE
RW	DE	FA	JLT					1	1	0	0	0	0	0	1
	RE	SE	T S	OUI	RCE	Ξ		D0:D7 v3v3a_ov, v3 after_run_res	_		3d_ov, v3v3d_u N	v, vdd5_uv	/, vddio_	uv, sw_r	eset,
	AC	TIV	ATI	ON				D0:D7 bits a	ctive as	level					
	СС	NT	RO	LA	CCE	SS		not locked bi	ts						

#### [7] IPUPD\_MODE

Enable the fast charge current I\_LS\_PU1 required by driver fast off diagnosis.

- 0: fast charge current disabled
- 1: fast charge current enabled (default)
- [6] IPUPD\_EN

Enable the driver off diagnosis and the currents I\_LS\_PU2, I\_LS\_PD1 required by it.

- 0: off diagnosis disabled (default)
- 1: off diagnosis enabled

[5] IGN\_DIAG.

- 0: IGN diagnosis off (default)
- 1: IGN diagnosis on
- [4] IGN\_CURRENT\_CFG.
- 0: I1\_HS\_IGN current selected 15-30 mA (default)
- 1: I2\_HS\_IGN current selected 5-15 mA



- [3] VRS\_MODE\_SEL: VRS mode
- 0: limited adaptive (default)
- 1: full adaptive
- [2:1] F\_DO\_SEL [1:0] Upstream clock ratio selection.
- 00: fDO= fCL/ 16
- 01: fDO= fCL/ 32(default)
- 10: fDO= fCL/ 64
- 11: fDO= fCL/ 128
- [0] MSC\_ACT\_EN: MSC activity monitoring enable
- 0: MSC activity monitoring function is disabled
- 1: MSC activity monitoring function is enabled (default)

## 18.5.3 CONFIG-REG 3

	C 0	C 1	C 2	C 3	C 4	C 5	C 6	D0	D1	D2	D3	D4	D5	D6	D7
CONFIG- REG 3	1	1 1 1 1 0 0 1 DEFAULT						RLY4_ DLY_ OFF_ EN	LSD/H SD_D RV1- CFG	LSD/H SD_D RV2- CFG	LSD/H SD_D RV3- CFG	SRT2_ EN	STR3_ EN	T_SEO	_DELAY[0: 1]
RW	DEI	FAUI	Т					1	1	1	1	1	1	0	0
	RESET SOURCE								ov, v3v3a et, after_i				, vdd5_u	v, vddio_	uv,
	AC	TIVA		N				D0:D7 k	oits active	e as leve					
	CO	NTR	OL A	ACC	ESS			locked I	oits						

#### [7:6] SEO\_DELAY\_DELAY[1:0]

Delay from KEY\_OFF for SEO function activation.

- 00: 100 ms (default)
- 01: 200 ms
- 10: 400 ms
- 11: 800 ms
- [5] STR3\_EN
- 0: disable
- 1: starter functions (DELAY OFF) enable for driver STR[3] (default)
- [4] STR2\_EN
- 0: disable



- L9788
- 1: starter functions (DELAY OFF) enable for driver STR[2] (default)
- [3] LSD/HSD\_DRV3-CFG
- 1: LOW-SIDE configuration for STR3 driver (default)
- 0: HIGH-SIDE configuration for STR3 driver
- [2] LSD/HSD\_DRV2-CFG
- 1: LOW-SIDE configuration for STR2 driver (default)
- 0: HIGH-SIDE configuration for STR2 driver
- [1] LSD/HSD\_DRV1-CFG
- 1: LOW-SIDE configuration for STR1 driver (default)
- 0: HIGH-SIDE configuration for STR1 driver
- [0] RLY4\_DLY\_OFF\_EN
- Enable delay off for RLY4 driver.
- 0: disabled
- 1: enabled (default)

## 18.5.4 CONFIG-REG 4

	C 0	C 1	C 2	C 3	C 4	C 5	C 6	D0	D1	D2	D3	D4	D5	D6	D7
CONFIG- REG 4	1	1	0	0	0	0	1	PRD1_I	DRV[0:1]	PRD2_II	DRV[0:1]	PRD3_II	DRV[0:1]	PRD4_II	DRV[0:1]
RW	DE	FAL	JLT					0	0	0	0	0	0	0	0
	RE	EFAULT							/, v3v3a_u _reset, RS		ov, v3v3d_	_uv, vdd5	_uv, vddi	o_uv, sw_r	eset,
	AC	ACTIVATION						D0:D7 bit	ts active a	s level					
	СС	CTIVATION ONTROL ACCESS						not locke	d bits						

[7:6] PRD4\_IDRV[1:0]
MOSFET pre-driver current driving strength
00: IDRV\_00 20mA (default)
01: IDRV\_01 10mA
10: IDRV\_10 4mA
11: IDRV\_11 2mA
[5:4] PRD3\_IDRV[1:0]
MOSFET pre-driver current driving strength
00: IDRV\_00 20mA (default)

01: IDRV\_01 10mA



- 10: IDRV\_10 4mA
- 11: IDRV\_11 2mA
- [3:2] PRD2\_IDRV[1:0]
- MOSFET pre-driver current driving strength
- 00: IDRV\_00 20mA (default)
- 01: IDRV\_01 10mA
- 10: IDRV\_10 4mA
- 11: IDRV\_11 2mA
- [1:0] PRD1\_IDRV[1:0]
- MOSFET pre-driver current driving strength
- 00: IDRV\_00 20mA (default)
- 01: IDRV\_01 10mA
- 10: IDRV\_10 4mA
- 11: IDRV\_11 2mA

## 18.5.5 CONFIG-REG 5

	C 0	C 1	C 2	C 3	C 4	C 5	C 6	D0	D1	D2	D3	D4	D5	D6	D7
CONFIG- REG 5	0						1	PRD5	_IDRV[0: 1]	PR	D1_VDS[0	:2]	PR	D2_VDS[0	:2]
RW	DE	DEFAULT						0	0	0	0	0	0	0	0
	RE	RESET SOURCE						-			1_ov, v3v3	d_uv, vdc	l5_uv, vddio	o_uv, sw_r	eset,
	AC	ACTIVATION						D0:D7	bits active	e as level					
	CC	CTIVATION CONTROL ACCESS						not loc	ked bits						

[7:5] PRD2\_VDS[2:0]
MOSFET pre-driver VDS threshold
000: VTH\_DS\_000 150mV (default)
001: VTH\_DS\_001 245mV
010: VTH\_DS\_010 325mV
011: VTH\_DS\_011 405mV
100: VTH\_DS\_100 525mV
101: VTH\_DS\_101 660mV
110: VTH\_DS\_110 950mV
[4:2] PRD1\_VDS[2:0]



DS12308 Rev 4

MOSFET pre-driver VDS threshold

000: VTH\_DS\_000 150mV (default)

001: VTH\_DS\_001 245mV

010: VTH\_DS\_010 325mV

011: VTH\_DS\_011 405mV

100: VTH\_DS\_100 525mV

101: VTH\_DS\_101 660mV

110: VTH\_DS\_110 950mV

[1:0] PRD5\_IDRV[1:0]

MOSFET pre-driver current driving strength

00: IDRV\_00 20mA (default)

01: IDRV\_01 10mA

10: IDRV\_10 4mA

11: IDRV\_11 2mA

# 18.5.6 CONFIG-REG 6

	C 0	C 1	C 2	C 3	C 4	C 5	C 6	D0	D1	D2	D3	D4	D5	D6	D7
CONFIG -REG 6	1	1	0	0	1	1	1	PR	D3_VDS	[0:2]	PRI	D4_VD	S[0:2]	EOT_MODE	IGN_LSD_DIS
RW	DE	FAL	JLT					0	0	0	0	0	0	1	1
	RE	SE	T S(	JUC	RCE	Ξ		after_r D6	_ov, v3v3 run_reset	, RSTN_	_IN		_	d5_uv, vddio_u Y and is not affe	
	AC	TIV	ATI	ON				D0:D7	bits activ	/e as lev	el				
	CC	NT	RO	LA	CCE	ESS		D0:D7	not locke	ed bits					

[7] IGN\_LSD\_DIS

Disable for LSD stage in igniter driver to be used with IGBT load

0: LSD enable

1: LSD disabled (default)

[6] EOT\_MODE

Bit going to Wake Up Timer Logic

Selection for EOT function



0: counter without wake up function EOT function 1

1: counter with wake up function EOT function 2 (default)

Application note: EOT\_MODE bit can be written only when *WAKE\_UP\_TIMER\_EN\_SEL*=0 (CONFIG\_REG20 D2, MSC Start/Stop) and *WAKE\_UP\_TIMER\_START\_STOP[0:1]*=10 (CONFIG\_REG1 D7-D6, Stop condition) when *WAKE\_UP\_TIMER\_START\_STOP[0:1]* is effective in EOT clock domain

[5:3] PRD4\_VDS[2:0]

MOSFET pre-driver VDS threshold

000: VTH\_DS\_000 150mV (default)

001: VTH\_DS\_001 245mV

010: VTH\_DS\_010 325mV

011: VTH\_DS\_011 405mV

100: VTH\_DS\_100 525mV

101: VTH\_DS\_101 660mV

110: VTH\_DS\_110 950mV

[2:0] PRD3\_VDS[2:0]

MOSFET pre-driver VDS threshold

000: VTH\_DS\_000 150mV (default)

001: VTH\_DS\_001 245mV

010: VTH\_DS\_010 325mV

011: VTH\_DS\_011 405mV

100: VTH\_DS\_100 525mV

101: VTH\_DS\_101 660mV

110: VTH\_DS\_110 950mV

#### 18.5.7 CONFIG-REG 7

	C 0	C 1	C 2	C 3	C 4	C 5	C 6	D0	D1	D2	D3	D4	D5	D6	D7
CONFIG- REG 7	0	0	1	1	0	0	0       1       PRD5_VDS[0:2]       TRK_EN[1]       TRK_EN[2]       TRK_EN[3]       DAC[0:         0       0       0       1       1       1       1						[0:1]		
RW	DE	FA	JLT												1
	RE	SE	T S	JUC	RCE	Ξ			_ov, v3\	/3a_uv, v et, RSTN	v3v3d_ov, v3v3 N_IN	3d_uv, vdd5_u	uv, vddio_uv, s	sw_rese	t,
	AC	TIV	ATI	ON				D0:D7	/ bits act	tive as le	evel				
	СС	NT	RO	LA	CCE	ESS		not lo	cked bits	S					

[7:6] DAC



DS12308 Rev 4

A/D test output voltage selection 00: 0.25\*Vref 01: 0.50\*Vref 10: 0.75\*Vref 11: 1.0\*Vref (default) [5] TRK\_EN[3] Enable for tracking regulator 3 0: disabled 1: enabled (default) [4] TRK\_EN[2] Enable for tracking regulator 2 0: disabled 1: enabled (default) [3] TRK\_EN[1] Enable for tracking regulator 1 0: disabled 1: enabled (default) [2:0] PRD5\_VDS[2:0] MOSFET pre-driver VDS threshold 000: VTH\_DS\_000 150mV (default) 001: VTH\_DS\_001 245mV 010: VTH\_DS\_010 325mV 011: VTH\_DS\_011 405mV 100: VTH\_DS\_100 525mV 101: VTH\_DS\_101 660mV 110: VTH\_DS\_110 950mV



## 18.5.8 CONFIG-REG 8

	C 0	C 1	C 2	C 3	C 4	C 5	C 6	D0	D1	D2	D3	D4	D5	D6	D7
CONFIG- REG 8									VF _MOD	RS 0E[0:1]		VRS YS2[(		EN_FALLING_FILT	HYS_FB_SEL
RW	DE	FAL	JLT					0	0	1	0	0	0	0	0
	DEFACE       C <thc< th="">       C       <thc< th=""> <thc< th=""> <thc< th=""> <thc< th=""></thc<></thc<></thc<></thc<></thc<>												ıv, sw_reset,		
	AC	TIV	ATI	NC				D0:D7	bits act	tive as l	evel				
	CC	NTI	ROI	AC	CE	SS		not loc	ked bits	6					

[7] HYS\_FB\_SEL:

0: VRS hyst. Feedback connected before adaptive filter (default)

1: VRS hyst. Feedback connected after adaptive filter

[6] EN\_FALLING\_FILT:

0: Falling edge filter disabled (default)

1: Falling edge filter enabled

[5:3] VRS\_HYST[2:0]

000: Hys current = 17  $\mu$ A (Hys VRS = 347 mV with 10 k $\Omega$  ext resistors) (default)

001: Hys current = 5  $\mu$ A (Hys VRS=100mV with 10 k $\Omega$  ext resistors)

010: Hys current = 10  $\mu$ A (Hys VRS=200mV with 10 k $\Omega$  ext resistors)

011: Hys current = 17  $\mu$ A (Hys VRS=347mV with 10 k $\Omega$  ext resistors)

100: Hys current = 32  $\mu A$  (Hys VRS=644mV with 10 k $\Omega$  ext resistors)

101: Hys current = 51  $\mu A$  (Hys VRS=967mV with 10 k $\Omega$  ext resistors)

110: Hys current = 17  $\mu A$  (Hys VRS=347mV with 10 k $\Omega$  ext resistors)

111: Hys current = 0  $\mu$ A (used only for test purpose)

[2:1] VRS\_MODE[1:0]

Internal auto-adaptive hysteresis OFF allows to configure hysteresis by MSC. Internal autoadaptive hysteresis ON selects higher hysteresis between the one configured by MSC and the one internally computed by peak voltage.

Internal auto-adaptive filter time ON works properly only in full adaptive mode, in limited adaptive mode filter time ON is fixed to 4 us. Internal auto-adaptive filter time OFF allows to bypass the filter in both modalities.

00: Internal auto-adaptive hysteresis OFF, internal auto-adaptive filter time OFF

- 01: Internal auto-adaptive hysteresis ON, internal auto-adaptive filter time OFF
- 10: Internal auto-adaptive hysteresis OFF, internal auto-adaptive filter time ON (default)



11: Internal auto-adaptive hysteresis ON, internal auto-adaptive filter time ON

[0] VRS\_DIAG: VRS diagnosis enable, only for full adaptive mode

0: diagnosis function is disabled (default)

1: diagnosis function is enabled

## 18.5.9 CONFIG-REG 9

	C 0	C 1	C 2	C 3	C 4	C 5	C 6	D0	D1	D2	D3	D4	D5	D6	D7
CONFIG- REG 9_0	0	1	0	0	1	0	1	0	1	WDA_R	ESPTIME	E[0:5]			
RW	DE	FAU	LT							1	1	1	1	1	1
	RE	SET	SO	URO	CE				ov, v3v3a_ •7, sw_re:					/dd5_uv,	vddio_uv,
	AC	TIVA		N				D2:D7 b	oits active	as level					
	со	NTF	ROL	ACC	CES	S		D2:D7 r	not locked	bits					

[7:2] WDA\_RESPTIME[5:0]

Response-time = WDA\_RESPTIME[5:0]) \*1.6 ms

The error counter is incremented by one on a controller write access to this register

	C 0	C 1	C 2	C 3	C 4	C 5	C 6	D0	D1	D2	D3	D4	D5	D6	D7
CONFIG -REG 9_1	0	1 0 0 1 0 EFAULT					1	1	0	WDA_WIN _SEL	WDA_INIT				
RW	DE	FAL	JLT							1	0				
	DEFAULT       I       0         RESET SOURCE       D2:D3         v3v3a_ov, v3v3a_uv, v3v3d_ov, v3v3d_uv, vdd5_ov, vdd5_uv, vddio_uv, err_cnt>7, sw_reset, after_run_reset, RSTN_IN												JV,		
	AC	TIV	ATI	ON						D2:	D3 bits active	e as level			
	CC	NT	RO	LAC	CCE	SS					D2:D3 locke	d bits			

[3] WDA\_INIT

Monitoring module reset

0: disabled (default)

1: enabled

[2] WDA\_WIN\_SEL

Select the time base for window watchdog generation



0: 39 kHz

1: 64 kHz (default)

## 18.5.10 CONFIG-REG 10

	C 0	C 1	C 2	C 3	C 4	C 5	C 6	D0	D1	D2	D3	D4	D5	D6	D7
CONFIG- REG 10	0	0	0	1	1	0	1	WDA_F	RESP[0:7]						
RW	DE	FAL	JLT					0	0	0	0	0	0	0	0
	RE	SE	ΓSC	JUF	RCE						_ov, v3v3d_ <sup>-</sup> un_reset, R		ov, vdd5_	uv, vddio_	uv,
	AC	TIV	ATI	ON				D0:D7	bits active	as level					
	CC	NT	ROI	LAC	CCE	SS		D0:D7	not locked	bits					

WDA\_RESP[0:7]

Q&A WD response according to Table 21.

## 18.5.11 CONFIG-REG 11

	C 0	C 1	C 2	C3	C 4	C 5	C 6	D0	D1	D2	D3	D4	D5	D6	D7
CONFIG -REG 11	0	1	1	0	1	1	1	LIN/KLIN E SEL	LIN_E RR_E N[0]	LIN_E RR_E N[1]	LIN_E RR_E N[2]	LIN_T X_EN	LIN_TX_D IS_FOR_ WDA_ER R	VDD5_O FF_SEL	O2H2_ OC_FL T
RW	DE	FAL	JLT	LT				0	0	0	0	0	1	0	0
	RE	RESET SOURCE						D0:D7 v3v3a_ov, v after_run_r			ov, v3v3	3d_uv, vd	d5_uv, vddio	_uv, sw_re	set,
	AC	CTIVATION						D0:D7 bits	active as	level					
	СС	CTIVATION						D0:D7 not l	ocked bit	ts					

[7] O2H2\_OC\_FLT
Select the OVC filter time for O2H2.
0: select I\_LS\_ocv\_flt (default)
1: select I\_LS\_ocv\_flt x 2
[6] VDD5\_OFF\_SEL
VDD5 disabled by VB\_IN UV:
0 VDD5 depends on VB\_IN (default)



DS12308 Rev 4

1: VDD5 does not depend on VB\_IN

[5] LIN\_TX\_DIS\_FOR\_WDA\_ERR

Disable the LIN transmitting when Watchdog ERR\_CNT>4

0: LIN transmitting stays enabled when Watchdog ERR\_CNT>4

1: LIN transmitting disabled when Watchdog ERR\_CNT>4 (default)

[4] LIN\_TX\_EN

Enable the LIN transmission function

0: disabled (default)

1: enabled

[3] LIN\_ERR\_EN[2]

LIN error handling permanent dominant

0; LIN error handling disabled (default)

1; LIN error handling enabled

[2] LIN\_ERR\_EN[1]

LIN error handling permanent recessive

0; LIN error handling disabled (default)

1; LIN error handling enabled

[1] LIN\_ERR\_EN[0]

LIN error handling permanent TX timeout

0; LIN error handling disabled (default)

1; LIN error handling enabled

[0] LIN/KLIN SEL

Select between LIN/K-LINE sel

0: LIN Mode (default)

1: K-LINE Mode



# 18.5.12 CONFIG-REG 12

	C 0	C 1	C 2	C 3	C 4	C 5	C 6	D0	D1	D2	D3	D4	D5	D6	D7
CONFIG- REG 12	1	0	0					TNL_R ST_EN	VB_IN _OV_R ST_EN	VDD5_ OV_RS T_EN	O2H1 _OC_ FLT	FILTER _MODE	WAKE_ UP_CAN _RST	WAKE_U P_EOT_ RST	WK_IN_ RST
RW	DE	DEFAULT						1	1	1	0	0	0	0	0
	RE	RESET SOURCE						v3v3a_c sw_rese			/3v3d_		3d_uv, vo	ld5_uv, v	ddio_uv,
	AC	TIV	/ATI	ON				D0:D7 bit		_	.,				
	СС	NT	RO	LA	CCE	SS		not locke	d bits						

[7] WK\_IN\_RST Activation of WK\_IN\_RST, active on level 1: clearing of WK IN DET 0: no functionality (default) [6] WAKE\_UP\_EOT\_RST Activation of WAKE\_UP\_EOT\_RST, active on level 1: clearing of WAKE\_UP\_EOT\_DET 0: no functionality (default) [5] WAKE\_UP\_CAN\_RST Activation of WAKE\_UP\_CAN\_RST, active on level 1: clearing of WAKE\_UP\_CAN\_DET 0: no functionality (default) [4] FILTER\_MODE Select the filter time (Tflt\_diagoff) of all the drivers. 0: selected Tflt\_diagoff1 (100us) (default) 1: selected Tflt\_diagoff2 (600us) [3] O2H1\_OC\_FLT Select the OVC filter time for O2H1. 0: select I\_LS\_ocv\_flt (default) 1: select I\_LS\_ocv\_flt x 2 [2] VDD5\_OV\_RST\_EN Enable the contribution of VDD5\_OV in the reset matrix 0: disabled



- 1: enabled (default)
- [1] VB\_IN\_OV\_RST\_EN

Enable the contribution of VB\_IN\_OV on BUCK /VDD5/ VTRK regulator in the reset matrix

0: disabled

1: enabled (default)

[0] TNL\_RST\_EN

enable the RSTN activation for TNL time on the positive edge of KEY\_IN

1: enable (default)

0: disable

# 18.5.13 CONFIG-REG 13

	C 0	C 1	C 2	C 3	C4	C 5	C 6	D0	D1	D2	D3	D4	D5	D6	D7
CONFIG- REG 13	1	1 0 1 1 0 1 EFAULT				1		WDA_PW R_CNT_ OFF_DIS	IPUPD_ EN_STR 1	IPUPD_ EN_STR 2	IPUPD_ EN_STR 3	IDIAG_ HIGH_ INJ	IDIAG_ HIGH_S OL	IDIAG_ HIGH_P DRV	
RW	DE	DEFAULT						0	0	0	0	0	1	1	1
	RESET SOURCE								)7 a_ov, v3v3a _run_reset,		l_ov, v3v3d	l_uv, vdd5_	_uv, vddio	_uv, sw_r	eset,
	ACTIVATION							D1:E	07 bits active	e as level					
	сс	ACTIVATION							ocked bit 07 not locked	d bits					

[7] IDIAG\_HIGH\_PDRV

Increase the currents required for pre-drivers off diagnosis.

0: I\_LS\_PU2 (40 µA (min) I\_LS\_PD1(60 µsA (min))

1: I\_LS\_PU3 (100 µA (min) I\_LS\_PD2(350 µsA (min)) (default)

[6] IDIAG\_HIGH\_SOL

Increase the currents required for Solenoids off diagnosis.

0: I\_LS\_PU2 (40 µA (min) I\_LS\_PD1(60 µsA (min))

1: I\_LS\_PU3 (100 µA (min) I\_LS\_PD2(350 µsA (min)) (default)

[5] IDIAG\_HIGH\_INJ

Increase the currents required for Solenoids off diagnosis.

0: I\_LS\_PU2 (40 µA (min) I\_LS\_PD1(60 µsA (min))

1: I\_LS\_PU3 (100 µA (min) I\_LS\_PD2(350 µsA (min)) (default)

[4] IPUPD\_EN\_STR3



Enable the driver off diagnosis and the currents required by it.

0: off diagnosis disabled (default)

1: off diagnosis enabled

[3] IPUPD\_EN\_STR2

Enable the driver off diagnosis and the currents required by it.

0: off diagnosis disabled (default)

1: off diagnosis enabled

[2] IPUPD\_EN\_STR1

Enable the driver off diagnosis and the currents required by it.

0: off diagnosis disabled (default)

1: off diagnosis enabled

[1] WDA\_PWR\_CNT\_OFF\_DIS

Disable the power down due to watchdog pwr\_cnt overflow.

0: enabled (default)

1: disabled

[0] Not used

## 18.5.14 CONFIG-REG 14

	C 0	C 1	C 2	C 3	C 4	C 5	C 6	D0		D1	D2	D3	D4	D5	D6	D7
CONFI G-REG 14	1	1	1	0	0	1	1	RLY1_ UC		RLY2_ UC	RLY3_ UC	RLY4_ UC	RLY5_ UC	STR1_ UC	STR2_ UC	STR3_ UC
RW	DE	FAL	JLT					0		0	0	0	0	0	0	0
	RE	SET	r S(	OUI	RCI	Ξ		_		a_uv, v3v RSTN_I	_	v3v3d_u	v, vdd5_u	v, vddio_u	∣v, sw_res	et,
	ACTIVATION							D0:D7 k	oits activ	e as puls	se					
	CC	ACTIVATION CONTROL ACCESS				5	D0:D7 r	not locke	d bits							

#### [7] STR3\_UC

 $0\rightarrow$ 1: micro command for fast diagnostic activation for relay driver STR3

0: no functionality (default)

1: no functionality

[6] STR2\_UC

 $0 \rightarrow 1$ : micro command for fast diagnostic activation for relay driver STR2

0: no functionality (default)



1: no functionality

[5] STR1\_UC

 $0 \rightarrow 1$ : micro command for fast diagnostic activation for relay driver STR1

0: no functionality (default)

1: no functionality

[4] RLY5\_UC

 $0 \rightarrow 1$ : micro command for fast diagnostic activation for relay driver RLY5

0: no functionality (default)

1: no functionality

[3] RLY4\_UC

 $0{\rightarrow}1{:}$  micro command for fast diagnostic activation for relay driver RLY4

0: no functionality (default)

1: no functionality

[2] RLY3\_UC

 $0 \rightarrow 1$ : micro command for fast diagnostic activation for relay driver RLY3

0: no functionality (default)

1: no functionality

[1] RLY2\_UC

 $0\rightarrow$ 1: micro command for fast diagnostic activation for relay driver RLY2

0: no functionality (default)

1: no functionality

[0] RLY1\_UC

 $0 \rightarrow 1$ : micro command for fast diagnostic activation for relay driver RLY1

0: no functionality (default)

1: no functionality



D7

0

0

0

0

D6

0

0

0

0

#### С С С С С С С D0 D1 D2 D5 D3 D4 0 1 2 3 4 5 6 CONFIG-REG15-0 0 0 0 0 1 0 0 Wake up timer\_SET\_0[0:5] 1 1 (WUPT\_0) RW DEFAULT 0 0 0 0 CONFIG-REG15-1 1 0 0 0 0 1 0 0 1 Wake up timer\_SET\_1[6:11] (WUPT\_1) RW DEFAULT 0 0 0 0 CONFIG-REG15-2 0 0 0 0 1 0 1 0 Wake up timer\_SET\_2[12:17] 1 (WUPT\_2)

1

D2:D7

reset matrix

## 18.5.15 CONFIG-REG 15

DEFAULT

DEFAULT

**RESET SOURCE** 

**CONTROL ACCESS** 

**ACTIVATION** 

1 0 0 0 1 1

Application note: the minimum time distance between two consecutive accesses to the Wake up timer SET registers is  $2.5 \ \mu s$ .

0

0

0

Wake up timer\_SET\_3[23:18]

0

The read bits are from satellite logic on VB STBY and are not affected by

0

0

0

0

Wake up timer\_SET\_x Bits go to, and are stored, in Wake Up Timer Logic.

1

D2:D7 bits active as level

D2:D7 not locked bits

Wake up timer\_SET\_x regs can be written only when *WAKE\_UP\_TIMER\_EN\_SEL*=0 (CONFIG\_REG20 D2, MSC Start/Stop) and *WAKE\_UP\_TIMER\_START\_STOP*[0:1]=10 (CONFIG\_REG1 D6-D7, Stop condition).



RW

CONFIG-REG15-3

(WUPT\_3) RW

## 18.5.16 CONFIG-REG 16

	C 0	C 1	C 2	C 3	C 4	C 5	C 6	D0	D1	D2	D3	D4	D5	D6	D7
CONFIG- REG 16-0	0	0	1	0	0	1	1	0	1	PRD1_I	BLK[0:1]	PRD2_B	LK[0:1]	PRD3_	BLK[0:1]
RW	DE	FA	JLT							1	0	1	0	1	0
CONFIG- REG 16-1	0	0	1	0	0	1	1	1	0	PRD4_I	BLK[0:1]	PRD5_B	LK[0:1]	O2H_P DRV_1	O2H_P DRV_3
RW	DE	FA	JLT							1	0	1	0	0	0
	RE	SE	ΓS	JUG	RCE	Ξ			/, v3v3a_u _reset, RS		ov, v3v3d_	_uv, vdd5_	uv, vddic	o_uv, sw_	reset,
	AC	TIV	ATI	ON				D2:D7 bit	ts active a	s level					
	СС	NT	RO	LA	CCE	SS		D2:D7 nc	t locked b	oits					

[7] O2H\_PDRV\_3

VDS comparator selection for ON diagnosis

0: PDRV3 takes VDS3 comparator and PDRV4 works as independent driver

1: PDRV3 takes VDS4 comparator and PDRV4 driver cannot be used

[6] O2H\_PDRV\_1

VDS comparator selection for ON diagnosis

0: PDRV1 takes VDS1 comparator and PDRV2 works as independent driver

1: PDRV1 takes VDS2 comparator and PDRV2 driver cannot be used

PRDx\_BLK[1:0]

Blanking time on VDS detection in ON state for Predriver

00: 6 µs

- 01: 12 µs (default)
- 10: 18 µs
- 11: 24 µs



## 18.5.17 CONFIG-REG 17

	C 0	C 1	C 2	C 3		C 5	C 6	D0	D1	D2	D3	D4	D5	D6	D7	
CONFIG- REG 17_0	0	0	1	0	0	1	0	0	0		O2H1_SR	O2H1_OC_TH		O2H2_SR	O2H2_OC_TH	
RW	DE	FA	ULI	T O							0	1	0	0	1	
	RE	SE	ΤS	OU	IRC	E	D2:D7 v3v3a_ov, v3v3a_uv, v3v3d_ov, v3v3d_uv, vdd5_uv, vddio_uv, sw_reset, after_run_reset, RSTN_IN									
	AC	ACTIVATION D2:D7 bits active as level														
	CC	DNT	RC	<mark>DL A</mark>	CC	ES	S	D2:[	)7 nc	ot loc	ked bits					

[7] O2H2\_OC\_TH

Select OVC threshold

0: threasold1 I\_ovc1\_o2h 4.5A typ

- 1: threasold2 I\_ovc2\_o2h 10A typ (default)
- [6] O2H2\_SR
- Select SR threshold
- 0: typ 0,5 V/us (default)
- 1: typ 4 V/us
- [4] O2H1\_OC\_TH

Select OVC threshold

0: threasold1 I\_ovc1\_o2h 4.5A typ

1: threasold2 I\_ovc2\_o2h 10A typ (default)

[3] O2H1\_SR

Select SR threshold

0: typ 0,5 V/µs (default)

1: typ 4 V/µs

	C 0	C 1	C 2	C 3	C 4	C 5	C 6	D0	D1	D2	D3	D4	D5	D6	D7
CONFIG- REG 17_1	0	0	1	0	0	1	0	1	1	CAN _EN	CAN_TX_ EN	CAN_WA KEUP_E N	CAN_PA TTERN_E N	CAN_RX _EN	CAN_2_5 _MB
RW	DE	DEFAULT						1	1	1	1	1	0		



C 0	C 1	C 2	C 3	C 4	C 5	C 6	D0	D1	D2	D3	D4	D5	D6	D7
RE	SE	T SC	DUR	CE						from satellit	e logic on V	B_STBY an	d are not aff	ected by
AC	TIV	ATIC	DN				D2:D	7 bits	active	as level				
СС	DNT	ROL	AC	CE	SS			96 not ocked	locked bit	bits				

#### [7] CAN\_2\_5\_MB

CAN mode selection:

0: CAN with 2Mbaud (default)

1: CAN FD with 5Mbaud with reduced EMC performance.

[6]CAN\_RX\_EN:

CAN Receiver enable:

0: disable

1: enable (default)

[5] CAN\_PATTERN\_EN

Normal pattern wake up enable:

0: disable

1: enable (default)

[4] CAN\_WAKEUP\_EN

Enable wake up by CAN:

0: disable

1: enable (default)

[3] CAN\_TX\_EN

CAN Transmitter enable:

0: disable

1: enable (default)

[2] CAN\_EN

CAN enable

0: disable

1: enable (default)

All Bits go to and are stored in CAN Logic

L9788



## 18.5.18 CONFIG-REG STBY\_NVM

	C 0	C 1	C 2			C 5	C 6	D0	D1	D2	D3	D4	D5	D6	D7
STBY_NVM _ADD_REG	0	1	0 0 1 1 0				0	0	1	ST	BY_NVI	M_ADD[	0:3]	MEM_VALID	
RW	DEFAULT									0	0	0	0	0	
	RE	SE	тs	ου	RC	Ξ		D2:D6 The read reset ma		rom sat	ellite loç	gic on VI	3_STBY	and are not affec	cted by
	AC	TIV	/ATI	ION				D2:D6 b	its active a	as level					
	СС	DNT	RO	LA	CCE	ESS		D2:D6 n	ot locked l	oits					

[6] MEM\_VALID

STBY NVM memory valid bit:

0: not valid (default)

1: valid

[5:2] STBY\_NVM\_ADD

STBY NVM write address

0000: address of the byte to write (default)

All Bits go to and are stored in Wake Up Timer Logic

	C 0	C 1	C 2	C 3	C 4		C 6	D0	D1	D2	D3	D4	D5	D6	D7
STBY_NVM_ DATA	1	0	1	1	0	0	0	STBY_N	VM_DAT	A[0:7]					
RW	DE	DEFAULT						0	0	0	0	0	0	0	0
	RE	RESET SOURCE						D0:D7 The reac reset ma		from sate	llite logic o	on VB_ST	BY and a	re not affe	ected by
	AC	CTI\	/ATI	ON				D0:D7 bi	ts active a	as level					
	C	DNT	RO	LA	CCI	ESS	6	D0:D7 n	ot locked	bits					

[7:0] STBY\_NVM\_ADD

Byte to write in STBY NVM

All Bits go to and are stored in Wake Up Timer Logic



## 18.5.19 CONFIG-REG 20

	C 0	C 1	C 2	C 3		C 5	C 6	D0	D1	D2	D3	D4	D5	D6	D7
CONFIG- REG 20	1	1	1	1	1	1	0	BIST_ EN	FIN_ WAK E	WAKE_ UP_TIM ER_EN _SEL	KEY_OC _RETRY _MAX_E N	CAN_LO OP_EN	CAN_T DI	LIN_TX_ DOM_E RR_CFG	
RW	DE	FAL	JLT					0	0	0	0	0	0	0	0
	RE	SE	T S(	OUI	RCE	Ξ		after_rui D2:D3	ov, v3v3a n_reset,	RSTN_IN	_	_	_	o_uv, sw_r not affecte	
	AC	TIV	ATI	ON				D0 bit ao D1:D7 b		pulse e as level					
	сс	NT	RO	LA	CCE	ESS		D0:D3 n D4:D7 k							

#### [7] PDRV\_O2H\_DLY

Selection of delay time for switching from low to high current in predriver on/off transitions in o2h configuration.

0: 150µs selected (default)

1: 300µs selected

[6] LIN\_TX\_DOM\_ERR\_CFG

LIN Tx enable after dominant error timeout:

0: re-enable as soon as Tx become recessive (default)

1: wait for error flag read

[5] CAN\_TDI

CAN transmission depends on WDA:

- 0: WDA does not affect CAN (default)
- 1: disable transmission if WDA\_INT active

[4] CAN\_LOOP\_EN

CAN looping mode enable:

0: disable (default)

1: enable

[3] KEY\_OC\_RETRY\_MAX\_EN

Enable a maximum number of retry after OVC, when wake up by key:



- 0: disable (default)
- 1: enable

Bits going to Wake Up Timer Logic

[2] WAKE\_UP\_TIMER\_EN\_SEL

Select the source of activation for the wake\_up\_timer

0: from MSC start/stop commands (default)

1: from KEY\_IN 1->0

Bits going to Wake Up Timer Logic

[1] FIN\_WAKE

0: satellite logics execute auto clear 1 second after power up (default)

1: micro confirmed power up, no auto clear after 1 second

[0] BIST\_EN

Bist enable for regulators

0: disable (default)

1: enable

## 18.5.20 CONFIG-REG 21

	C 0	C 1	C 2	C 3	C 4	C 5	C 6	D0	D1	D2	D3	D4	D5	D6	D7
CONFIG -REG 21	0	0	0	0	0	0	1	CAN_TX _DOM_E RR_CFG	OL_RED	BUCK _SLO W_SR	CAN_T XD_DO M_EN	CAN_PE RM_RE C_EN	CAN_ PERM _DOM _EN	CAN_ RXD_ REC_ EN	CAN_A UTO_BI AS
RW	DE	FAL	JLT					0	0	0	1	1	1	1	1
	AC	TIV	ATI	ON				after_run_ D3:D7	v3v3a_uv, reset, RST its are from	N_IN		_	_		
	CC	NT	ROI	LAC		ESS		D0:D7 bits	s active as	level					
	RE	SE	T SO	JUC	RCE	Ξ		D0 locked D1:D7 not	bit locked bits	8					

[7] CAN\_AUTO\_BIAS

0: auto biasing disabled

1: auto biasing enabled (default)

[6] CAN\_RXD\_REC\_EN

0: error handling disable



DS12308 Rev 4

1: error handling enable (default)

[5] CAN\_PERM\_DOM\_EN

0: error handling disable

1: error handling enable (default)

[4] CAN\_PERM\_REC\_EN

0: error handling disable

1: error handling enable (default)

[3] CAN\_TXD\_DOM \_EN

0: error handling disable

1: error handling enable (default)

All Bits going to CAN Logic

[2] BUCK\_SLOW\_SR

0: fast slew rate selected (default)

1: slow slew rate selected

[1] OL\_RED

Select open load current:

0:0.8 mA max (default)

1: 0.2 mA max

[0] CAN\_TX\_DOM\_ERR\_CFG

CAN Tx enable after dominant error timeout:

0: re-enable as soon as Tx become recessive (default)

1: wait for error flag read



# 18.5.21 Commands

## RD\_COMMAND1.. RD\_COMMAND16

These commands allow the reading of information that will be output on Upstream.

							<b>v-</b> .	Comm	unao						
Name			AD	DRE	SS						DA	TA			
Name	C0	C1	C2	C3	C4	C5	C6	D0	D1	D2	D3	D4	D5	D6	D7
RD_COMMAND1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
RD_COMMAND2	1	0	1	0	1	0	1	1	0	1	0	1	0	1	0
RD_COMMAND3	0	1	0	1	0	1	0	0	1	0	1	0	1	0	1
RD_COMMAND4	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0
RD_COMMAND5	1	0	1	0	1	0	1	1	0	0	1	1	0	0	1
RD_COMMAND6	1	0	1	0	1	0	1	0	1	1	0	0	1	1	0
RD_COMMAND7	0	1	0	1	0	1	0	1	0	0	1	1	0	0	1
RD_COMMAND8	0	1	0	1	0	1	0	0	1	1	0	0	1	1	0
RD_COMMAND9	1	0	1	0	1	0	1	1	1	1	0	1	1	1	0
RD_COMMAND10	1	0	1	0	1	0	1	0	0	0	1	0	0	0	1
RD_COMMAND11	0	1	0	1	0	1	0	1	1	1	0	1	1	1	0
RD_COMMAND12	0	1	0	1	0	1	0	0	0	0	1	0	0	0	1
RD_COMMAND13	1	0	1	0	1	0	1	0	1	1	1	0	1	1	1
RD_COMMAND14	1	0	1	0	1	0	1	1	0	0	0	1	0	0	0
RD_COMMAND15	0	1	0	1	0	1	0	0	1	1	1	0	1	1	1
RD_COMMAND16	0	1	0	1	0	1	0	1	0	0	0	1	0	0	0

#### Table 92. Commands



#### Lock Command

Registers that have this function are locked as default.

Registers are unlocked by the UNLOCK command and locked again by the LOCK command. Before the LOCK command the registers stay unlocked.

w	C0	C1	C2	C3	C4	C5	C6	D0	D1	D2	D3	D4	D5	D6	D7
LOCK	1	0	0	1	1	1	1	0	1	0	1	0	1	0	1

#### **Unlock Command**

Enables the write right to registers under lock.

w	C0	C1	C2	C3	C4	C5	C6	D0	D1	D2	D3	D4	D5	D6	D7
UNLOCK	1	0	0	1	1	1	1	1	0	1	0	1	0	1	0

#### Question and Answer Watch Dog Enable command

WD is enabled as default.

w	C0	C1	C2	C3	C4	C5	C6	D0	D1	D2	D3	D4	D5	D6	D7
WDA_EN	1	0	0	1	1	1	1	0	1	1	0	0	1	1	0

#### Question and Answer Watch Dog Disable command

w	C0	C1	C2	C3	C4	C5	C6	D0	D1	D2	D3	D4	D5	D6	D7
WDA_DIS	1	0	0	1	1	1	1	1	0	0	1	1	0	0	1

#### SW-Reset command

This command generates internal reset initiated by the CPU's software that clears all the configuration and diagnostic registers and switches off all the drivers.

w	C0	C1	C2	C3	C4	C5	C6	D0	D1	D2	D3	D4	D5	D6	D7
SW-RESET	1	0	1	1	1	0	1	0	1	1	0	1	1	0	1


## **EN\_Drivers command**

The command Enable Drivers sets the bit Drivers\_EN to "1" (UPS1 Frame 10 bit D1).

With Drivers\_EN =1 all drivers controlled through control register can be activated using the Data Frame.

After a reset or command Disable Drivers\_EN = "0" and all drivers are disabled.

w	C0	C1	C2	C3	C4	C5	C6	D0	D1	D2	D3	D4	D5	D6	D7
EN-DRIVERS	0	1	1	0	0	0	1	1	0	0	1	1	0	0	1

#### **Disable Driver**

w	C0	C1	C2	C3	C4	C5	C6	D0	D1	D2	D3	D4	D5	D6	D7
DISABLE-DRIVERS	0	1	1	0	0	0	1	0	1	1	0	0	1	1	0

## Main relay Driver ON

w	C0	C1	C2	C3	C4	C5	C6	D0	D1	D2	D3	D4	D5	D6	D7
MRD_ON	0	1	1	0	0	0	1	1	1	0	0	0	1	1	1

## Main relay Driver OFF

w	C0	C1	C2	C3	C4	C5	C6	D0	D1	D2	D3	D4	D5	D6	D7
MRD_OFF	0	1	1	0	0	0	1	0	0	1	1	1	0	0	0

## MRD\_OFF\_UC command

The Main Relay Driver is switched off for the time required to perform the off diagnosis and then switched on again. The command can be activated if firstly is unlocked.

w	C0	C1	C2	C3	C4	C5	C6	D0	D1	D2	D3	D4	D5	D6	D7
MRD_UC	0	1	1	0	0	0	1	1	1	0	1	1	0	1	1



### STR2 driver ON/OFF

It has effect only if delay-off function for this driver is active (Config3[4] = 1).

STR2_ON	0	1	0	0	1	0	0	0	0	1	0	1	0	1	0
STR2_OFF	0	1	0	0	1	0	0	1	1	0	1	0	1	0	1

## STR3 driver ON/OFF

It has effect only if delay-off function for this driver is active (Config3[5] = 1).

STR3_ON	0	1	0	0	1	0	0	0	0	0	0	1	1	0	0
STR3_OFF	0	1	0	0	1	0	0	1	1	1	1	0	0	1	1

## **RLY4 driver ON/OFF**

It has effect only if delay-off function for this driver is active (Config3[0] = 1).

RLY4_ON	0	1	0	0	1	0	0	0	0	1	1	0	0	1	1
RLY4_OFF	0	1	0	0	1	0	0	1	1	0	0	1	1	0	0





## 18.6 Upstream frame

See downstream paragraph for configuration register bits description. Bits highlighted in orange are clear on read. Bits highlighted in green come from satellite logics, they need VB\_STBY in order to be correctly read.

## 18.6.1 Upstream Bit Map Read1 (CONFIG-REG 1-4)

		ADDI	RESS	5				D	ATA				
	A0	A1	A2	A3	D0	D1	D2	D3	D4	D5	D6	D7	
FRAME1	0	0	0	0	CONFIG-	REG 1							
FRAME2	0	0	1	0	CONFIG-REG 2								
FRAME3	0	0	0	1	CONFIG-	REG 3							
FRAME4	0	0	1	1	CONFIG-	REG 4							
	sour	ce			logic on V	'B_IN (ma	ain logic)						
	acce	ess			read								

#### Table 93. MSC Interface Upstream Bit Map Read1

## Frame[1]

[7:6] WAKE\_UP\_TIMER\_START\_STOP:

Read start "10" or stop "01" status, (never read "00" or "11").

These bits are valid only if WUT is driven by MSC.



## 18.6.2 Upstream Bit Map Read2 (CONFIG-REG 5-8)

	A		RES	s				D	ATA			
	A0	A1	A2	<b>A</b> 3	D0	D1	D2	D3	D4	D5	D6	D7
FRAME1	0	0	0	0	CONFIG-	REG 5						-
FRAME2	0	0	1	0	CONFIG-	REG 6					EOT_MODE <sup>(1)</sup>	
FRAME3	0	0	0	1	CONFIG-I	REG 7	I					1
FRAME4	0	0	1	1	CONFIG-	REG 8						
source	1	1	1	1	logic on V FRAME[2]	B_IN (mai ]D[6]	AME[2]D[0: in logic) Wake Up T	-	2]D[7]			
access					read							

Table 94. MSC Interface Upstream Bit Map Read2

1. Bit in satellite logic.



## 18.6.3 Upstream Bit Map Read3 (CONFIG-REG 11-13, 16-0)

	Å	۱DD	RESS	S			I	DATA				
	A0	A1	A2	A3	D0	D1	D2	D3	D4	D5	D6	D7
FRAME1	0	0	0	0	CONFIG-REG	11						
					CONFIG-REG	12						
FRAME2	0	0	1	0								
FRAME3	0	0	0	1	CONFIG-REG	13						
110 00120	•	•	Ũ	•								
FRAME4	0	0	1	1	STR_DELAY_	OFF_STATUS	CONFIG	-REG 16	-0			
	0	0	1		STR2	STR3						
	sou	rce	-	-	logic on VB_IN	l (main logic)	-					
	acce	ess			read							

#### Table 95. MSC Interface Upstream Bit Map Read3

## FRAME[4]:

[1] 1:STR3 delay-off function active

0: STR3 delay-off function inactive

- [0] 1: STR2 delay-off function active
  - 0: STR2 delay-off function inactive



## 18.6.4 Upstream Bit Map Read4 (CONFIG-REG 16-1 + Wake up timer\_SET)

	A	DD	RES	S		DATA									
	A0	A1	A2	A3	D0	D1	D2	D3	D4	D5	D6	D7			
FRAME1	0	0	0	0	RLY4_DELAY_OFF_STATUS	MRD_STATUS	CONFI	G-RE	G 16_	1					
	U	0	0	0	RLY4	MRD									
					Wake up timer_SET [23:0]										
FRAME2	0	0	1	0	Wake up timer_SET_0[0:7] <sup>(1)</sup>										
FRAME3	0	0	0	1	Wake up timer_SET_1[8:15] <sup>(1)</sup>										
FRAME4	0	0	1	1	Wake up timer_SET_2[16:23] <sup>(1)</sup>										
	soure	ce			Wake up timer_SET_0[0:7] <sup>(1)</sup>										
	acce	SS			read										

## Table 96. MSC Interface Upstream Bit Map Read4

1. Bit in satellite logic.

## FRAME[1]:

[1] 1: Main Relay Driver On

0: Main Relay Driver Off

[0] 1: RLY4 delay-off function active

0: RLY4 delay-off function inactive

FRAME[2:4]: Wake Up Timer setting

Bits coming from WUT Logic

L9788



# 18.6.5 Upstream Bit Map Read5 (CONFIG-REG 17-0, WAKE\_UP\_TIMER VALUE)

	4	DDI	RES	S				DATA						
	A0	A1	A2	<b>A</b> 3	D0	D1	D2	D3	D4	D5	D6	D7		
FRAME1	0	0	0	0		TNL	CONFIC	G-REG 17_0						
	0	0	0	0		TNL_RESET <sup>(1)</sup>								
			•		TIMER CC	ONT VALUE[23:0]								
FRAME2	0	0	1	0	Wake up ti	mer _CNT_0[0:7]	(2)							
FRAME3	0	0	0	1	Wake up ti	ake up timer _CNT_1[8:15] <sup>(2)</sup>								
FRAME4	0	0	1	1	Wake up ti	mer _CNT_2[16:2	23] <sup>(2)</sup>							
source					FRAME[2:	3_IN (main logic)	p Timer I	ogic)						
access					FRAME[1] clear-on-re FRAME[1] read		2:7] FRA	ME[2:4]D[0:	7]					

## Table 97. MSC Interface Upstream Bit Map Read5

1. Clear on Read.

2. Bit in satellite logic.

#### FRAME[1]:

[1] 1: After run reset (TNL) happened

0: After run reset (TNL) not happened, clear on read

FRAME[2:4]: Wake Up Timer counting



## 18.6.6 Upstream Bit Map Read6 (DRIVER DIAGNOSIS)

	1											
			RESS	5				D	ATA			
	A0	A1	A2	A3	D0	D1	D2	D3	D4	D5	D6	D7
FRAME1	0	0	0	0	DIAG INJ	1			DIAG INJ	2		
	0	0	0	0	STA	STG	OPL	OVC	STA	STG	OPL	OVC
FRAME2	0	0 0 1				DIAG	G INJ3		DIAG INJ	4		
		0	1	0	STA	STG	OPL	OVC	STA	STG	OPL	OVC
FRAME3 0	0	0	0	1		DIAG	O2H1					
FRAME3	0	0	0	1	STA	STG	OPL	OVC				
FRAME4	0	0	1	1		DIAG	O2H2					
	0	0	1	1	STA	STG	OPL	OVC				
	source					B_IN (mai	n logic)					
	acce	ess			clear-on-r	ead						

Table 98. MSC Interface Upstream Bit Map Read6

Clear on Read

#### FRAME[1:4]: Driver diagnosis for driver

STA: driver diagnosis: error in driver status

The driver status is detected by reading the STG comparator in on and off, it should be aligned with command (msc command and enabling).

0: aligned, no error

1: not aligned, error

STG/STB: driver diagnosis: short to ground/battery

0: no fault (default)

1: for low-side and igniter drivers: short to ground fault

for high-side driver: short to battery fault

OPL: driver diagnosis: open load

0: no fault (default)

1: open load fault

OVC: driver diagnosis: over current

0: no fault (default)

1: over current faul

## 18.6.7 Upstream Bit Map Read7 (DRIVER DIAGNOSIS)

	A	DDF	RES	S				READ	03 DATA			
	<b>A</b> 0	<b>A</b> 1	A2	A3	D0	D1	D2	D3	D4	D5	D6	D7
FRAME1	0	0	0	0	DIAG LED	)1			DIAG LED	)2		
	0	0	0	0	STA	STG	OPL	OVC	STA	STG	OPL	OVC
FRAME2	0	0 1 0			MRD DIA	G			DIAG RLY	'1		
	0	0	'	0	STA	STG	OPL	OVC	STA	STG	OPL	OVC
FRAME3	0	0	0	1	DIAG RLY	2			DIAG RLY	′3		
FNAMES	0	0	0	1	STA	STG	OPL	OVC	STA	STG	OPL	OVC
FRAME4	0	0	1	1	DIAG RLY	'4			DIAG RLY	<i>'</i> 5		
	0	0 0		1	STA	STG	OPL	OVC	STA	STG	OPL	OVC
source	ource				logic on V	B_IN (mai	n logic)					
access					clear-on-re	ead						

Table 99. MSC Interface Upstream Bit Map Read7

Clear on Read

## 18.6.8 Upstream Bit Map Read8 (DRIVER DIAGNOSIS)

### Table 100. MSC Interface Upstream Bit Map Read8

	A	DDI	RES	s				READ	04 DATA			
	A0	A1	A2	<b>A</b> 3	D0	D1	D2	D3	D4	D5	D6	D7
FRAME1	0	0	0	0	DIAG STF	R1			DIAG STF	R2		
	0	U	0	0	STA	STG/STB	OPL	OVC	STA	STG/STB	OPL	OVC
FRAME2	0	0 0 1			DIAG STF	3			DIAG PRI	D1		
FNAIVIEZ	0	0		0	STA	STG/STB	OPL	OVC	STA	STG	OPL	OVC
FRAME3	0	0	0	1	DIAG PRI	02			DIAG PRI	03		
FRANCES	0	0	0	1	STA	STG	OPL	OVC	STA	STG	OPL	OVC
FRAME4	0	0	1	1	DIAG PRI	04			DIAG PRI	D5		
	0	U	'	1	STA	STG	OPL	OVC	STA	STG	OPL	OVC
source	source				logic on V	B_IN (main l	logic)					
access					clear-on-re	ead						

Clear on Read



## 18.6.9 Upstream Bit Map Read9 (DRIVER DIAGNOSIS)

	A	DDI	RES	S				READ	4 DATA			
	<b>A</b> 0	A1	A2	<b>A</b> 3	D0	D1	D2	D3	D4	D5	D6	D7
FRAME1	0	0	0	0	DIAG IGN	1			DIAG IGN	2		
	0	0	0	0	STA	STG	OPL	OVC	STA	STG	OPL	OVC
FRAME2	0	0 1 0			DIAG IGN	3			DIAG IGN	4		
FNAMEZ	0	0		0	STA	STG	OPL	OVC	STA	STG	OPL	OVC
FRAME3	0	0	0	1	DIAG IGN	5			DIAG IGN	6		
FRAMES	0	U	0	1	STA	STG	OPL	OVC	STA	STG	OPL	OVC
FRAME4	0	0	1	1	DIAG SOL	_1			DIAG SOL	.2		
	0	0		1	STA	STG	OPL	OVC	STA	STG	OPL	OVC
source	ource				logic on V	B_IN (main	logic)					
access					clear-on-re	ead						

## Table 101. MSC Interface Upstream Bit Map Read9

Clear on Read



## 18.6.10 Upstream Bit Map Fast Read10 (SAFETY WDA)

		ADD	RES	S				D	ΑΤΑ			
	A0	A1	A2	A3	D0	D1	D2	D3	D4	D5	D6	D7
FRAME1	0	0	0	0	WDA REQU	LO						
	Ŭ	U	Ŭ	U	REQU[0:3]				ERR_CN	IT[0:2]		WDA_INT
					WDA REQU	HI						
FRAME2	0	0	1	0	RESP_TO O_EARLY	NO_RE SP	RESP_E RR	RESP_C	NT[0 :1]			
FRAME3	0	0	0	1	WDA PWR_	RST_CNT						
FRAMES	0	0	0	1	RST_CNT[0	:2]		PWR_CN	NT[0:2]			WDA_RST
					WDA RESP	ГІМЕ						
FRAME4	0	0	1	1	RESPTIME[(	0:5]					WDA_ WIN_S EL	WDA_INIT
source					logic on VB_	IN (main l	ogic)					
source					FRAME[1]D[ FRAME[3]D[ read FRAME[2]D[ clear-on-read	[0:7] FRAM	//E[4]D[0:		2]D[2] FR4	AME[2]D[4:	7]	

 Table 102. MSC Interface Upstream Bit Map Read10

Clear on Read

## FRAME[1]: WATCHDOG REQULO

[7] WDA\_INT
1: ERR\_CNT[2:0]>4
Default: 1
[6:4] ERR\_CNT[2:0]
Value of ERR\_CNT[2:0]
Default: 0x6
[3:0] REQU[3:0]
4-bit question
FRAME[2]: WATCHDOG REQUHI
[7:6] RESP\_CNT[1:0]
Counter for receiving the 4 response bytes
Default: 0xC



[5] RESP\_ERR

1: 1 byte of 32-bit response is incorrect: one of the response bytes in the current sequencer run is wrong, reading WDA status register after the 4th byte write implies that this flag will always be read as 0.

reset to zero at each sequencer-run

[4] RESP\_Z0

1: Controller set response time to 0ms

a correct response within the time window nevertheless increments the error counter by one 0: Response-time is greater than 0ms

[3] CHRT

1: Controller has changed response time

reset to zero after a read access and after the next sequencer run

[2] W\_RESP

1: if one of the RESP\_BYTEx was incorrect during the previous sequencer run;

0: otherwise

[1] NO\_RESP

1: in case of no response at all timer is restarted automatically

reset to zero after a read access

[0] RESP\_TOO\_EARLY

1: in case the 4 response bytes arrive before time window starts during the previous sequencer run;

Reset to zero at each sequencer run

## FRAME[3]: WATCHDOG PWR\_RST\_CNT

[7] WDA\_RST

See reset matrix

[5:3] PWR\_CNT[2:0]

Current value of PWR\_CNT register

[2:0] RST\_CNT[2:0]

Current value of RST\_CNT register

## FRAME[4]: WATCHDOG RESPTIME

[7:6] CONFIG-REG9\_1

[5:0] RESPTIME[5:0]

CONFIG-REG9\_0



## 18.6.11 Upstream Bit Map Read11 (SAFETY+BIST+VRS+LIN+ASIC\_REV)

	A	DDI	RES	S				DATA				
	A0	A1	A2	A3	D0	D1	D2	D3	D4	D5	D6	D7
					SAFETY/VF	RS						
FRAME1	0	0	0	0	TRANS_L	TRANS_F	CMD_ERR	FREQ _ERR	CLK_ MON_ FAULT	OSC_S TUCK	OL_ RED	VRS_DIAG
FRAME2	0	0	1	0	BIST							
	0	0	1	0	V3V3	VDD5	IGN1	IGN2	IGN3	IGN4	IGN5	IGN6
					BIST/LIN							
FRAME3	0	0	0	1	BIST_END	INJ1	INJ2	INJ3	INJ4	DRIVER _EN	LIN/ KLINE STAT US	LOCK
FRAME4	0	0	1	1	ASIC REVIS	SION[0:7]						
FRAIVIE4	0	U	1	1	1	1	0	0	0	1	0	0
source					logic on VB	_IN (main lo	gic)					
access					read	[0:5] FRAME	3][5:7] FRAM E[1]D[7] FRAI		-	1E[3]D[0:4	]	

Table 103. MSC Interface Upstream Bit Map Read11

Clear on Read

## FRAME[1]: SAFETY/VRS

[0] TRANS\_L

Wrong command frame or data frame down stream length (longer than 16 bits)

0: no fault (default)

1: down stream frame length incorrect

[1] TRANS\_F

No valid the data frame for longer than tMSC\_mon

0: no fault (default)

1: no data stream within tMSC\_mon time out

[2] CMD\_ERR

This bit is address error(C0-C5) of previous command Frame

0: no fault (default)

1: command error



[3] FREQ\_ERR

0: no fault (default) 1: clocks out of frequency or stucked [4] CLK\_MON\_FAULT Main OSC and checker OSC running with more than +/- 30% freq difference 0: no fault (default) 1: clocks out of frequency or stucked (drivers disabled) [5] OSC STUCK Main OSC or checker OSC stuck 0: no fault (default) 1: clocks stucked (drivers disabled) [6] OL\_RED CONFIG\_REG21 BIT 1 [7] VRS\_DIAG VRS diagnosis result 0: no fault detected (default) 1: generic fault detected FRAME[2]: BIST [0] BIST\_V3V3 Bist result for V3V3 regulator 0: bist pass (default) 1: bist fail [1] BIST VDD5 Bist result for VDD5 regulator 0: bist pass (default) 1: bist fail [2:7] BIST\_IGN Bist result for Igniter drivers 0: bist pass (default) 1: bist fail FRAME[3]: BIST/LIN [0] BIST\_END End of Bist operation

0: bist not end



1: bist end

[1:4] BIST\_INJ

Bist result for INJECTOR drivers

0: bist pass (default)

1: bist fail

[5] DRIVER\_EN

Drivers enabled or disabled by MSC command

0: drivers disabled (default)

1: drivers enabled

[6] LIN\_KLINE\_STATUS

LIN / K-LINE Mode (CONFIG-REG11 [0])

0: LIN mode (default)

1: KLINE mode

[7] MSC LOCK

MSC command and bit lock

0: unlocked

1: locked (default)

#### FRAME [4]: ASIC REVISION FOR BC

[0:7] ASIC\_REVISION



## 18.6.12 Upstream Bit Map Read12 (PHOLD+POWER\_UP+ADC)

	Å	ADDF	RESS	8				D	ATA			
	A0	<b>A</b> 1	A2	A3	D0	D1	D2	D3	D4	D5	D6	D7
					PHOLD		<u>.</u>	• •	• •		• •	
FRAME1	0	0	0	0	PHOLD _TIME STATUS	PHOLD TIMER [0]	PHOLD TIMER [1]	PHOLD TIMER [2]	PHOLD TIMER [3]	PHOLD TIMER [4]	PHOLD TIMER[5]	PHOLD TIMER[6]
					PHOLD							
FRAME2	0	0	1	0	PHOLD TIMER [7]	PHOLD TIMER [8]	PHOLD TIMER [9]	PHOLD TIMER [10]	PHOLD TIMER [11]	PHOLD TIMER [12]	PHOLD TIMER [13]	PHOLD TIMER [14]
					POWER	UP				EOT_ST ATUS	ADC	
FRAME3	0	0	0	1	KEY_IN _DET	WK_IN _DET	WAKE_ UP_EO T_DET	WAKE_ UP_CAN _DET	FAULT_ WARN	EOT <sup>(1)</sup>	ADC[0]	ADC[1]
FRAME4	0	0	1	1	ADC							
	0	0	1	-	ADC[2]	ADC[3]	ADC[4]	ADC[5]	ADC[6]	ADC[7]	ADC[8]	ADC[9]
					FRAME[1 FRAME[4		RAME[2]D[	0:7] FRAM	E[3]D[0:4]	FRAME[3][	D[6:7]	
source					logic on V FRAME[3	— ·	in logic)					
					-		(Wake Up	Timer logic	)			
access					read							

Table 104. MSC Interface Upstream Bit Map Read12

1. Bit in satellite logic.

## FRAME[1:2]: POWER\_HOLD TIMER

It is the counter used to reach the timeout selected by PHOLD\_TIME[0:1] configuration bits.

The run time is derived from the PHOLD\_TIMER[14:0] according to the formula:

run time = PHOLD\_TIMER[14:0] \* 279 ms

## FRAME[3]: POWER\_UP

[0] KEY\_IN\_DET

Latch status of activation of KEY\_IN signal

0: low level detected on KEY\_IN signal

1: high level on KEY\_IN signal

[1] WK\_IN\_DET

Latch status of activation of WK\_IN signal.

0: no positive edge detected on WK\_IN signal



1: positive edge on WK\_IN signal

[2] WAKE\_UP\_EOT\_DET

Latch status of activation of Wake\_Up\_Timer counter

0: Wake\_Up\_Timer end counting not detected

1: Wake\_Up\_Timer end counting detected

[3] WAKE\_UP\_CAN\_DET

Latch status of activation of CAN signal

0: no wake up activity detected on CAN

1: wake up activity detected on CAN

[4] FAULT\_WARN

0: no fault warning active

1: at least one of fault warning contributors (oscillator fault, v3v3pre\_mon\_ov, v3v3pre\_mon\_uv, v3v3pre\_ov, v3v3pre\_uv, v3v3ana\_ov, v3v3ana\_uv, v3v3dig\_ov, v3v3dig\_uv, gnd\_dig\_loss) is active.

[5] EOT\_STATUS:

1: EOT active (WAKE\_UP\_TIMER\_START\_STOP[0:1] = 01, start)

0: EOT inactive (WAKE\_UP\_TIMER\_START\_STOP[0:1] = 10, stop)

[6:7] ADC[0:1]

#### FRAME[4]

[0:7] ADC[2:9]

Temperature= (ADC[9:0] \* 293 / 1024) - 63 [°C]



## 18.6.13 Upstream Bit Map Read13 (SUPPLY UV/OV)

	A	DDF	RES	S				D	ATA			
	A0	A1	A2	<b>A</b> 3	D0	D1	D2	D3	D4	D5	D6	D7
FRAME					SUPPLY (	OVERVOL	TAGE/UNI	DERVOLTA	GE			
1	0	0	0	0		V3V3A_ UV	V3V3A_ OV	V3V3D_ UV	V3V3D_ OV	VB_IN_ UV	VB_IN_ OV 1	VB_IN_ OV 2
					SUPPLY (	OVERVOL	TAGE/UNI	DERVOLTA	GE			
FRAME 2	0	0	1	0	VB_STB Y_UV <sup>(1)</sup>	GND_ DIG_ LOSS	VDDIO_ UV	VDD5_ UV	VDD5_ OV	VPRE_ UV	VPRE_ OV	
					SUPPLY (	OVERVOL	TAGE/UNI	DERVOLTA	GE			
FRAME 3	0	0	0	1	WAKE_ UP_CAN _DET_ AUTO	TRIM_ VALID	TRK_ STB[1]	TRK_ STB[2]	TRK_ STB[3]	TRK_ OVC[1]	TRK_ OVC[2]	TRK_ OVC [3]
					SUPPLY (	OVERVOL	TAGE/UNI	DERVOLTA	GE			
FRAME 4	10 101111				EXT_ TRK_UV	INT_ TRK_ UV[1]	INT_ TRK_ UV[2]	INT _TRK_ UV[3]	EXT_ TRK_OV	INT_ TRK_OV [1]	INT_ TRK_O V[2]	INT_ TRK_ OV[3]
source					logic on V FRAME[2]	B_IN (maiı D[0]	n logic)	7] FRAME	[3]D[0:7] F	RAME[4]D[	0:7]	
access					FRAME[3] read FRAME[1] clear-on-re	D[0:7] FR	AME[2]D[(	):7] FRAME	[3]D[0] FR	AME[3]D[2:	7] FRAME	[4]D[0:7]

Table 105. MSC Interface Upstream Bit Map Read13

1. Bit in satellite logic.

#### Clear on Read

## FRAME[1:4]: SUPPLY OVERVOLTAGE/UNDERVOLTAGE

0: no fault (default)

1: overvoltage/undervoltage detected on the corresponding pin

VB\_STBY\_UV is functional only if VB\_STBY is present, if VB\_STBY is totally disconnected no diagnosis related to VB\_STBY will be available (bit latched in wut logic).

GND\_DIG\_LOSS comparator for digital ground level

0: the digital ground supply is connected to ground.

1: the digital ground supply is disconnected from ground.

TRIM\_VALID



0: trimming content not written or not valid (parity check fail) (default)

(in this case the trimming content is anyway used)

1: trimming content written and valid

WAKE\_UP\_CAN\_DET\_AUTO

0: No Wakeup pattern detected in sleep mode with UCHIP-ON and CAN\_AUTO\_BIAS = 1(CONFIG-REG 21 D7) (default)

1: Wakeup pattern detected

## 18.6.14 Upstream Bit Map Read14 (THERMAL WARNING AND CAN)

	A	DDI	RES	S				DA	ATA			
	A0	A1	A2	<b>A</b> 3	D0	D1	D2	D3	D4	D5	D6	D7
FRAME1	0	0	0	0	OVERTEN	MPERATUR	RE					
FRAMET	0	0	0	0	OVT[1]	OVT[2]	OVT[3]	OVT[4]	OVT[5]	OVT[6]	OVT[7]	OVT[8]
FRAME2	0	0	1	0	OVERTEN	<b>MPERATUR</b>	RE					
	0	0		0	OVT[9]	OVT[10]	OVT[11]	OVT[12]	OVT[13]	OVT[14]	OVT[15]	OVT[16]
					OVERTEN	<b>MPERATUR</b>	RE		CONFIG-F	REG 17_1		
FRAME3	0	0	0	1	OVT[17]	OVT[18]	OVT[19]	VDD_ CAN_OV	CAN_EN	CAN_TX _EN <sup>(1)</sup>	CAN_ RX_EN	CAN_ WAKEU P_EN <sup>(1)</sup>
					CONFIG-I	REG 17_1	CAN DIA	G				
FRAME4	E4 0 0 1 1				CAN_ PATTER N_EN <sup>(1)</sup>	CAN_ 2_5_MB ⑴	CAN_ TXD_ DOM <sup>(1)</sup>	CAN_ PERM_ REC <sup>(1)</sup>	CAN_ PERM DOM <sup>(1)</sup>	CAN_ RXD REC <sup>(1)</sup>	CAN_ SILENT	CAN_ SUP_L OW <sup>(1)</sup>
source					logic on V FRAME[3]	]D[0:7] FRA B_IN (mair ]D[4:7] FRA B_STBY ((	n logic) ∖ME[4]D[0	:7] FRAME	[3]D[0:2]			
access	access					]D[4:7] FR# ]D[0:7] FR# ead		:1] :7] FRAME	[3]D[0:3] FF	RAME[4]D[2	2:7]	

Table 106. MSC Interface Upstream Bit Map Read14

1. Bit in satellite logic.

Clear on Read

#### FRAME[1:3]: OVERTEMPERATURE

0: no fault (default)

1: overtemperature detected on the corresponding block

FRAME[3:4]:



[3]: VDD\_CAN\_OV

0: no fault

1: VDD\_CAN \_OV overvoltage detected

CONFIG\_REG 17-1

FRAME[4]: CAN DIAG, see CAN section for detailed description.

## 18.6.15 Upstream Bit Map Read15 (MEM\_STBY\_CONFIG+CONFIG\_REG20+UCs)

 Table 107. MSC Interface Upstream Bit Map Read15

	A	DDI	RES	S				ſ	DATA			
	A0	A1	A2	<b>A</b> 3	D0	D1	D2	D3	D4	D5	D6	D7
					LIN_ERRO	R		STBY_N	VM_ADD_R	EG		
FRAME1	0	0	0	0	LIN_ PERM_ REC	LIN_ PERM_ DOM	LIN_ TXD_ DOM	STBY_N	VM_ADD[0:	3] <sup>(1)</sup>		MEM_ VALID <sup>(1)</sup>
					CONFIG_F	REG_21	•					
FRAME2	0 0 1			0	BUCK_ SLOW_ SR	CAN_ TXD_ DOM _EN <sup>(1)</sup>	CAN_ PERM_ REC_ EN <sup>(1)</sup>	CAN_ PERM_ DOM_ EN <sup>(1)</sup>	CAN_ RXD_ REC_EN <sup>(</sup>	CAN_ AUTO BIAS <sup>(1)</sup>	KEY_ IN_PIN _FLT	WAKE_ IN_PIN_ FLT
					CONFIG-REG 20							
FRAME3	0	0	0	1	$\begin{array}{c c c c c c c c c c c c c c c c c c c $						PDRV_ O2H_ DLY	
					CONFIG-R	EG 14 (U	COMMAN	IDS STAT	US)			
FRAME4	0	0	1	1	RLY1_UC	RLY2_ UC	RLY3_ UC	RLY4_U C	RLY5_UC	STR1_UC	STR2_ UC	STR3_ UC
source					FRAME[1][ FRAME[4][ logic on VE	D[0:7]		)] FRAME	[2]D[6:7] FR	AME[3]D[1] I	FRAME[3]	[4:7]
access						D[3:7] FR/ D[0:2] ad	AME[2]D[(	):7] FRAM	E[3]D[0:7] F	RAME[4]D[0	:7]	

1. Bit in satellite logic.

Clear on Read

## FRAME [1]

[7] MEM\_VALID (see 4.19)

1: memory has been written and validated by micro by reading back data.



0: memory was not validated or standby-power-supply is removed

[6:3] STBY\_NVM\_ADD

[2] 1: LIN TxD dominant timeout error occurs

0: no LIN TxD dominant timeout error occurs

Clear on read

[1] 1: LIN permanent dominant error occurs

0: no LIN permanent dominant error occurs

Clear on read

[0] 1: LIN permanent recessive error occurs

0: no LIN permanent recessive error occurs

Clear on read

#### FRAME[2]

[7] 1: The WK\_IN pin (filtering on low to high transition) is at high state.

- 0: The WK\_IN pin (filtering on high to low transition) is at low state.
- [6] 1: The KEY\_IN pin (filtering on low to high transition) is at high state.

0: The KEY\_IN pin (filtering on high to low transition) is at low state.

## FRAME[3]

### FRAME[4]

[7:0] µcommands:

1 if driver µcommand is still active and driver is off, 0 otherwise

0 if driver µcommand is still active and driver is on, 1 otherwise

See driver section for detailed description of µcommands.



## 18.6.16 Upstream Bit Map Read16 (MEM\_STBY\_DATA)

	A	DDI	RES	S				D	ATA						
	A0	<b>A</b> 1	A2	A3	D0	D1	D2	D3	D4	D5	D6	D7			
FRAME1	0	0	0	0	MEM_STE	M_STBY_DATA(Byte0) <sup>(1)</sup>									
FRAME2	0	0	1	0	MEM_STE	M_STBY_DATA(Byte1) <sup>(1)</sup>									
FRAME3	0	0	0	1	MEM_STE	M_STBY_DATA(Byte2) <sup>(1)</sup>									
FRAME4	0	0	1	1	MEM_STE	M_STBY_DATA(Byte3) <sup>(1)</sup>									
source			1	1	logic on V	B_STBY (	Wake Up T	imer logic) <sup>(</sup>	(1)						
access					read										

Table 108. MSC Interface Upstream Bit Map Read16

1. Bit in satellite logic.

## FRAME[1:4]: BYTES READ FROM MEM+STBY



## **19** Package information

In order to meet environmental requirements, ST offers these devices in different grades of *ECOPACK* packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK is an ST trademark.

## 19.1 LQFP100 (14x14x1.4 mm exp. pad down) package information







Symbol         Min.         Typ.         Max.         Notes: $\Theta$ 0°         3.5°         6°         - $\Theta1$ 0°         -         -         - $\Theta2$ 10°         12°         14°         - $\Theta3$ 10°         12°         14°         - $\Theta3$ 10°         12°         14°         - $A4$ -         1.40         1.60         15 $A4$ 0.05         -         0.15         12 $A2$ 1.35         1.40         1.45         15 $b$ 0.17         0.22         0.27         9,11 $b1$ 0.17         0.20         0.23         11 $c$ 0.09         -         0.20         11 $c1$ 0.09         -         0.20         11 $c1$ 0.09         -         0.20         11 $c1$ 0.09         -         0.16         11 $D1$ 16.00 BSC         4         14         14 $D2$ VARIATIO		LQFP100 (14x14)			
θ1         0°         -         -           θ2         10°         12°         14°         -           θ3         10°         12°         14°         -           A         -         1.40         1.60         15           A         -         1.40         1.60         15           A1         0.05         -         0.15         12           A2         1.35         1.40         1.45         15           b         0.17         0.22         0.27         9,11           b1         0.17         0.20         0.23         11           c         0.09         -         0.20         11           c1         0.09         -         0.16         11           D         16.00 BSC         4         4           D1         16.00 BSC         5,2         2           D2         VARIATIONS         13         14           e         0.50 BSC         -         -           E         16.00 BSC         4         4           E1         14.00 BSC         5,2         2           E2         VARIATIONS         13         14 <th>Symbol</th> <th>Min.</th> <th>Тур.</th> <th>Max.</th> <th>- Notes:</th>	Symbol	Min.	Тур.	Max.	- Notes:
$\Theta_2$ $10^\circ$ $12^\circ$ $14^\circ$ $ \Theta_3$ $10^\circ$ $12^\circ$ $14^\circ$ $ A$ $ 1.40$ $1.60$ $15$ $A1$ $0.05$ $ 0.15$ $12$ $A2$ $1.35$ $1.40$ $1.45$ $15$ $b$ $0.17$ $0.22$ $0.27$ $9,11$ $b1$ $0.17$ $0.20$ $0.23$ $11$ $c$ $0.09$ $ 0.20$ $11$ $D1$ $0.09$ $ 0.20$ $11$ $D1$ $16.00$ BSC $5,2$ $22$ $  E$ $16.00$ BSC $    -$ </td <td>θ</td> <td>0°</td> <td>-</td>	θ	0°	-		
Θ3         10°         12°         14°         .           A         -         1.40         1.60         15           A1         0.05         -         0.15         12           A2         1.35         1.40         1.45         15           b         0.17         0.22         0.27         9,11           b1         0.17         0.20         0.23         11           c         0.09         -         0.20         11           c1         0.09         -         0.20         11           c1         0.09         -         0.16         11           D         16.00 BSC         4         11           D1         16.00 BSC         5,2         2           D2         VARIATIONS         13         13           D3         VARIATIONS         14         4           e         0.50 BSC         -         -           E         16.00 BSC         4         4           E1         14.00 BSC         5,2         2           E2         VARIATIONS         14         -           L         0.45         0.60         0.75	θ1	0°	-	-	-
A         -         1.40         1.60         15           A1         0.05         -         0.15         12           A2         1.35         1.40         1.45         15           b         0.17         0.22         0.27         9,11           b1         0.17         0.20         0.23         11           c         0.09         -         0.20         11           c1         0.09         -         0.16         11           D         16.00 BSC         4         16         11           D         16.00 BSC         5,2         5,2           D2         VARIATIONS         13         13           D3         VARIATIONS         14           e         0.50 BSC         -           E         16.00 BSC         4           E1         14.00 BSC         5,2           E2         VARIATIONS         14           L         0.45         0.60         0.75           L1         1.00 REF         -         -           N         100         16         -           R2         0.08         -         -	θ2	10°	12°	14°	-
A1       0.05       -       0.15       12         A2       1.35       1.40       1.45       15         b       0.17       0.22       0.27       9,11         b1       0.17       0.20       0.23       11         c       0.09       -       0.20       11         c1       0.09       -       0.16       11         D       16.00 BSC       4       4         D1       16.00 BSC       5, 2         D2       VARIATIONS       13         D3       VARIATIONS       14         e       0.50 BSC       -         E       16.00 BSC       4         E1       14.00 BSC       5, 2         E2       VARIATIONS       13         E3       VARIATIONS       13         E3       VARIATIONS       14         L       0.45       0.60       0.75         L1       1.00 REF       -       -         N       100       16       -         R1       0.08       -       -         R2       0.08       -       -         S       0.20       -       <	θ3	10°	12°	14°	-
A2       1.35       1.40       1.45       15         b       0.17       0.22       0.27       9, 11         b1       0.17       0.20       0.23       11         c       0.09       -       0.20       11         c1       0.09       -       0.16       11         D       16.00 BSC       4         D1       16.00 BSC       5, 2         D2       VARIATIONS       13         D3       VARIATIONS       14         e       0.50 BSC       -         E       16.00 BSC       -         E       14.00 BSC       5, 2         E2       VARIATIONS       13         L       0.45       0.60       0.75         L1       1.00 REF       -       -         N       100       -       -         R2       0.08       -       0.	А	-	1.40	1.60	15
b         0.17         0.22         0.27         9,11           b1         0.17         0.20         0.23         11           c         0.09         -         0.20         11           c1         0.09         -         0.16         11           D         -         0.16         11           D         -         0.16         11           D1         -         0.00 BSC         4           D1         -         0.50 BSC         5, 2           D2         VARIATIONS         13           D3         VARIATIONS         14           e         0.50 BSC         -           E         16.00 BSC         4           E1         14.00 BSC         5, 2           E2         VARIATIONS         13           E3         VARIATIONS         14           L         0.45         0.60         0.75           L1         1.00 REF         -         -           N         100         -         -           R2         0.08         -         0.20           S         0.20         -         -         -	A1	0.05	-	0.15	12
b1         0.17         0.20         0.23         11           c         0.09         -         0.20         11           c1         0.09         -         0.16         11           D         16.00 BSC         4           D1         16.00 BSC         5,2           D2         VARIATIONS         13           D3         VARIATIONS         14           e         0.50 BSC         -           E         16.00 BSC         4           E1         14.00 BSC         -           E2         VARIATIONS         13           E3         VARIATIONS         13           E3         VARIATIONS         14           L         0.45         0.60         0.75           L1         1.00 REF         -         -           N         100         16         -           R1         0.08         -         -           S         0.20         -         -           S         0.20         -         -           Gaa         0.20         -         -           Gaa         0.20         -         -	A2	1.35	15		
c         0.09         -         0.20         11           c1         0.09         -         0.16         11           D         16.00 BSC         4           D1         16.00 BSC         5,2           D2         VARIATIONS         13           D3         VARIATIONS         14           e         0.50 BSC         -           E         16.00 BSC         4           E         0.50 BSC         -           E1         14.00 BSC         4           E1         14.00 BSC         5,2           E2         VARIATIONS         13           E3         VARIATIONS         13           E3         VARIATIONS         14           L         0.45         0.60         0.75           L1         1.00 REF         -         -           N         100         16         -           R1         0.08         -         -           S         0.20         -         -           R2         0.08         -         -           S         0.20         -         -           Dbbb         0.20         -	b	0.17	9, 11		
c1         0.09         -         0.16         11           D         16.00 BSC         4           D1         16.00 BSC         5,2           D2         VARIATIONS         13           D3         VARIATIONS         14           e         0.50 BSC         -           E         16.00 BSC         4           E1         14.00 BSC         4           E1         14.00 BSC         4           E1         14.00 BSC         5,2           E2         VARIATIONS         13           E3         VARIATIONS         13           E3         VARIATIONS         14           L         0.45         0.60         0.75           L1         1.00 REF         -         -           N         100         16         -           R1         0.08         -         -           R2         0.08         -         0.20         -           S         0.20         -         -         -           Bbb         0.20         -         -         -           Ccc         0.08         0.08         1,7	b1	0.17	11		
D     16.00 BSC     4       D1     16.00 BSC     5, 2       D2     VARIATIONS     13       D3     VARIATIONS     14       e     0.50 BSC     -       E     16.00 BSC     4       E1     14.00 BSC     4       E2     VARIATIONS     13       E3     VARIATIONS     14       L     0.45     0.60     0.75       L1     1.00 REF     -       N     100     16       R1     0.08     -     -       R2     0.08     -     -       S     0.20     -     -       Tolerance of form and position       aaa     0.20     -     1, 7	С	0.09	11		
D1       16.00 BSC       5, 2         D2       VARIATIONS       13         D3       VARIATIONS       14         e       0.50 BSC       -         E       16.00 BSC       4         E1       14.00 BSC       4         E2       VARIATIONS       13         E3       VARIATIONS       13         E3       VARIATIONS       13         E4       0.45       0.60       0.75         L1       0.45       0.60       0.75         N       100 REF       -       -         N       100       16       -         R1       0.08       -       -       -         R2       0.08       -       0.20       -       -         S       0.20       -       -       -       -         aaa       0.20       -       -       -       -         bbb       0.20       -       -       1, 7         Aaa       0.20       0.20       1, 7       1, 7	c1	0.09	11		
D2       VARIATIONS       13         D3       VARIATIONS       14         e       0.50 BSC       -         E       16.00 BSC       4         E1       14.00 BSC       5, 2         E2       VARIATIONS       13         E3       VARIATIONS       13         E3       VARIATIONS       14         L       0.45       0.60       0.75         L1       0.45       0.60       0.75       -         N       100 REF       -       -       -         N       100       16       -       -       -         R2       0.08       -       -       -       -         S       0.20       -       -       -       -         aaa       0.20       -       -       -       -         bbb       0.20       -       -       -       -         aaa       0.20       -       -       -       1, 7	D		4		
D3       VARIATIONS       14         e       0.50 BSC       -         E       16.00 BSC       4         E1       14.00 BSC       5, 2         E2       VARIATIONS       13         E3       VARIATIONS       14         L       0.45       0.60       0.75         L1       0.45       0.60       0.75       -         N       100 REF       -       -         N       100       16       -       -         R1       0.08       -       -       -         R2       0.08       -       -       -         S       0.20       -       -       -         aaa       0.20       -       -       1,7         bbb       0.20       0.08       1,7       1,7	D1		5, 2		
e         0.50 BSC         -           E         16.00 BSC         4           E1         14.00 BSC         5, 2           E2         VARIATIONS         13           E3         VARIATIONS         14           L         0.45         0.60         0.75         -           L1         0.45         0.60         0.75         -           N         100 REF         -         -         -           N         100         16         16         16           R1         0.08         -         -         -           S         0.20         -         -         -           S         0.20         -         -         -           aaa         0.20         -         -         -           bbb         0.20         0.20         -         -         -           1, 7         0.08         0.08         1, 7         -	D2		13		
E         16.00 BSC         4           E1         14.00 BSC         5, 2           E2         VARIATIONS         13           E3         VARIATIONS         14           L         0.45         0.60         0.75         -           L1         1.00 REF         -         -         -           N         100         16         -         -           R1         0.08         -         -         -           R2         0.08         -         0.20         -         -           R2         0.08         -         0.20         -         -           S         0.20         -         -         -         -           Bbb         0.20         -         -         -         -           CCC         0.08         0.20         -         -         -	D3		14		
E1         14.00 BSC         5, 2           E2         VARIATIONS         13           E3         VARIATIONS         14           L         0.45         0.60         0.75         -           L1         0.45         0.00 REF         -         -           N         100         16         16         -           R1         0.08         -         -         -           R2         0.08         -         0.20         -           S         0.20         -         -         -           S         0.20         -         -         -           aaa         0.20         -         -	е		-		
E2         VARIATIONS         13           E3         VARIATIONS         14           L         0.45         0.60         0.75         -           L1         1.00 REF         -         -           N         100         16         16           R1         0.08         -         -           R2         0.08         -         0.20         -           S         0.20         -         -         -           Tolerance of form and position           aaa         0.20         -         -           bbb         0.20         0.20         -         1, 7           Ccc         0.08         0.08         1, 7         1, 7	E		4		
E3         VARIATIONS         14           L         0.45         0.60         0.75         -           L1         1.00 REF         -         -         -           N         100         16         16           R1         0.08         -         -         -           R2         0.08         -         0.20         -         -           S         0.20         -         -         -         -           Tolerance of form and position           aaa         0.20         -         -         1, 7           bbb         0.08         0.08         1, 7         1, 7	E1		14.00 BSC		5, 2
L         0.45         0.60         0.75         -           L1         1.00 REF         -         -           N         100         16         16           R1         0.08         -         -         -           R2         0.08         -         0.20         -           S         0.20         -         -         -           Tolerance of form and position           aaa         0.20         0.20	E2		VARIATIONS		13
L1         1.00 REF         -           N         100         16           R1         0.08         -         -           R2         0.08         -         0.20         -           S         0.20         -         -         -           Tolerance of form and position           aaa         0.20         -         -           bbb         0.20         -         1,7	E3		VARIATIONS		14
N         100         16           R1         0.08         -         -           R2         0.08         -         0.20         -           S         0.20         -         -         -           Tolerance of form and position           aaa         0.20           bbb         0.20         -         1,7	L	0.45	0.60	0.75	-
R1         0.08         -         -         -           R2         0.08         -         0.20         -           S         0.20         -         -         -           Tolerance of form and position           aaa         0.20         -           bbb         0.20         -         -         -           Colspan="3">0.20         1,7	L1		-		
R2         0.08         -         0.20         -           S         0.20         -         -         -           Tolerance of form and position           Aaaa         0.20         -           bbb         0.20         0.20         1,7           ccc         0.08         1,7	N		16		
S         0.20         -         -         -           Tolerance of form and position           aaa         0.20         -         -           bbb         0.20         -         1, 7           ccc         0.08         -         1, 7	R1	0.08 -		-	-
Tolerance of form and position           aaa         0.20           bbb         0.20           ccc         0.08	R2	0.08		0.20	-
aaa         0.20           bbb         0.20           ccc         0.08	S				-
bbb         0.20           ccc         0.08		Tole	-	sition	
0.08 1, 7	aaa				
ccc 0.08	bbb		1, 7		
ddd 0.08	CCC				
	ddd				

 Table 109. LQFP100 (14x14x1.4 mm exp. pad down) package mechanical data

## Notes:

- 1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
- 2. The Top package body size may be smaller than the bottom package size up to 0.15 mm.
- 3. Datum A-B and D to be determined at datum plane H.
- 4. To be determined at seating datum plane C.



- 5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
- 6. Details of pin 1 identifier are optional but must be located within the zone indicated.
- 7. All Dimensions are in millimeters.
- 8. No intrusion allowed inwards the leads.
- 9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
- 10. Exact shape of each corner is optional.
- 11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 12. A1 is defined as the distance from the seating plane to the lowest point on the package body.
- 13. Dimensions D2 and E2 show the maximum exposed metal area on the package surface where the exposed pad is located (if present). It includes all metal protrusions from exposed pad itself.
- 14. Dimensions D3 and E3 show the minimum solderable area, defined as the portion of exposed pad which is guaranteed to be free from resin flashes/bleeds, bordered by internal edge of inner groove.
- 15. The optional exposed pad is generally coincident with the top or bottom side of the package and not allowed to protrude beyond that surface.
- 16. "N" is the number of terminal positions for the specified body size.

## 19.2 LQFP100 (14x14x1.4 mm exp. pad down) marking information

1 igule 30. LQI F 100 (14x 14x 1.4 iii	n exp. pau uown) marking mormation
PACKAGE FACE : TOP	LEGEND
	Unmarkable Surface
	Marking Composition Field
С	a - 105946 - EJECTOR
Þ	b - 105947 - NO MARK PKG AREA
	A-107166 - Second_lvl_intct
	B-107167 - 2D MATRIX CODE
	C-107165 - MARKING AREA
	D-107164 - MARKING AREA
K L	E - 107163 - Assy Plant (PP)
a	F - 107162 - Assy Year (Y)
	G-107161 - Assy Week (WW)
	H - 107160 - Diffusion Traceability Plant (WX)
	I - 107159 - Test & Finishing Plant (TF)
	J - 107157 - BE Sequence $(LLL)$
	K - 107156 - COUNTRY OF ORIGIN (MAX CHAR ALLOWED = 3)
	L - 107158 - SS SUBLOT ASSY

Figure 90. LQFP100 (14x14x1.4 mm exp. pad down) marking information

Parts marked as 'ES' are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



## Appendix A Device behavior

## A.1 Summary of all drivers block

Drivers	;	Min OVC value (A)	Rdson (Ω)	Vclamp Typ (V)	STB	STG	OPL	ovc
INJ		3	0.6	55	$\checkmark$	$\checkmark$	$\checkmark$	
SOL		3	0.47	55	$\checkmark$	$\checkmark$	$\checkmark$	
O2H		3/7.8	0.2	50	$\checkmark$	$\checkmark$	$\checkmark$	
RLY		1	1.5	50	$\checkmark$	$\checkmark$	$\checkmark$	
HSLS	HS	1	1.5	-3.5	$\checkmark$	$\checkmark$	$\checkmark$	
11515	LS	1	1.5	45	$\checkmark$	$\checkmark$	$\checkmark$	
LED		0.07	20	45	$\checkmark$	$\checkmark$	$\checkmark$	
MRD		1	-	50	$\checkmark$	$\checkmark$	$\checkmark$	
IGN		0.1	7	-	$\checkmark$	$\checkmark$	$\checkmark$	
PreMOS	6	-	-	-	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$

### Table 110. Summary of all drivers block

## A.2 Slew rate and on/off delay time



Ton\_OUTX is the on delay time of OUTX; Toff\_OUTX is the off delay time of OUTX;

SR\_ON is the on slew rate of OUTX;

SR\_OFF is the off slew rate of OUTX.



## A.3 Power up/down scenarios



Figure 92. Power up and power down with deglitch concept (not permanent battery)







DS12308 Rev 4

244/264



Figure 94. Power up permanent battery without boost and cranking



Figure 95. Power up permanent battery with boost and cranking





#### Figure 96. Power up with WK\_IN and power down with WK\_IN in not permanent battery condition

#### Figure 97. Power up with WK\_IN and power down with WK\_IN in permanent battery condition





DS12308 Rev 4

246/264



# Figure 98. Power up with WAKE\_UP\_EOT/CAN and power down with WAKE\_UP\_EOT/CAN (Scenario 9 and 10)

# Figure 99. Power up with WAKE\_UP\_EOT/CAN and power down with WAKE\_UP\_EOT/CAN (Scenario 24 and 25)







#### Figure 100. Main relay driver timeout

#### Figure 101. Power HOLD



According to reset matrix power down is also produced by Watchdog PWR\_CNT counter overflow during KEY\_IN low. In these cases the power down sequence is actuated without considering VDD5 undervoltage.



## A.4 Main relay scenario





Figure 103. Overcurrent OVC permanent after VB present with KEY\_IN high







### Figure 104. Overcurrent OVC permanent after VB present with KEY\_IN high - unlimited retry

# Figure 105. Overcurrent OVC removed before Tres activation with KEY\_IN high and Overcurrent OVC permanent in PHOLD







## Figure 106. Overcurrent not permanent battery OVC not permanent before VB present with WK\_IN/WAKE\_UP\_EOT/CAN detection (scenario 17)

Figure 107. Overcurrent not permanent battery OVC not permanent before VB present with WK\_IN/WAKE\_UP\_EOT/CAN detection (scenario 18)







#### Figure 108. Overcurrent not permanent battery OVC not permanent after VB present with WK\_IN/WAKE\_UP\_EOT/CAN detection - no retry

# Figure 109. Overcurrent in permanent battery restart conditions during KEY or WK\_IN or WK\_UP\_EOT/CAN detection



*Note:* In permanent battery when power on by KEY the MSC CMD can only restart driver after OVC. The MSC CMD OFF has no effect.




#### Figure 110. Overcurrent in permanent battery PHOLD

## Figure 111. Overtemperature in permanent battery restart conditions during KEY or WK\_IN or WAKE\_UP\_EOT/CAN detection







Figure 112. Overtemperature in permanent battery PHOLD

Figure 113. Overtemperature (permanent fault) in not permanent battery Power on by KEY detection



DS12308 Rev 4

47

L9788



# Figure 114. Overtemperature (not permanent fault) in not permanent battery Power on by KEY detection

Figure 115. Overtemperature in not permanent battery Power on by WK\_IN or WAKE\_UP\_EOT/CAN detection



L9788

57

DS12308 Rev 4



Figure 116. Overtemperature in not permanent battery Power on by PHOLD





### Appendix B Application diagrams



Application diagrams

L9788



Application diagrams

L9788



259/264

### B.1 Bill of material

Symbol	Parameter	Min	Тур	Max	Unit	Note
C39	Battery filter capacitor	-	4.7	-	nF	-
D3	Reverse battery protection diode	-	-	-	-	Choice: STTH4R02
D5,D7	TVS diode	-	-	-	-	Choice: TPSMB36A
C42	battery decoupling capacitor	-	100		nF	
C41	battery decoupling capacitor	-	100		μF	
L2	Boost inductance	-	-	-	-	see Table 28
Q10	Boost MOSFET	-	-	-	-	choice: STD20NF06L see <i>Table</i> 27 and <i>Table</i> 28
D4	Boost diode	-	-	-	-	choice: STPS10H100C see Table 28
C36	Cout_boost	36	40	150	μF	see Table 28
C53	Cout_boost_ALU	0	330	470	μF	see Table 28
R33	Rg	-	2.2	-	Ω	see Table 28
R34	Rg_pd	-	150	-	kΩ	see Table 28
C37	External charge pump capacitor	80	100	120	nF	see Table 39
R35	Rsense	10	22	30	kΩ	see Table 28
C43	filter capacitor	-	100	-	nF	Optional
R36	KEY_IN protection resistor	-	1	-	kΩ	-
R37	WK_IN protection resistor	-	1	-	kΩ	-
C46, C47, C48, C49,C44, C54	filter capacitor	-	100	-	nF	-
C38	CBST	-	47	-	nF	see Table 30
L3	Lvpre	15	22	29	μH	see Table 30
D6	Dvbuck_CTRL	-	-	-	-	Choice: STPS5L60-Y see <i>Table 30</i>
C40	Cvpre	15	40	150	μF	see Table 30
Q11	-	-	-	-	-	choice: STD20NF06L see <i>Table 34</i> and <i>Table 35</i>
C45	CVDD5	5	20	60	μF	see Table 35

### Table 111. Bill of material



Table 111. Bill of material (continued)								
Symbol	Parameter	Min	Тур	Max	Unit	Note		
C50,C51,C52	CVS1/2/3	0.38	0.47	20	μF	see Table 32		
R1,R2,R3,R4,R5, R11	IGBT gate resistor	-	1	-	kΩ	-		
R6,R7,R8,R9,R10, R12	IGBT Gate discharge resistor	-	4.7	0	kΩ	-		
C1,C2,C3,C4,C5,C6	filter capacitor	-	1.5	-	nF	-		
R13,R14	MSC differential line adapting resistor	-	100	-	Ω	-		
R15	WDA pull-up external resistor	50	-	250	kΩ	See Table 24		
Q7, Q8A, Q8B, Q9A, Q9B	-	-	-	-	-	choice: STL15DN4F		
C7,C8,C9,C10,C11,C1 2,C13,C14,C15,C16,C 17,C18,C19,C20,C21	filter capacitor	-	4.7	-	nF	-		
R16, R17	-	-	5.1	-	kΩ	See Table 46		
C22,C23	decoupling capacitor	-	100	-	nF	-		
R22,R23	protection resistor	-	1	-	kΩ	-		
C27, C32	filter capacitor (VRS sensor configuration)	-	100	-	pF	-		
C30	filter capacitor (VRS sensor configuration)	-	470	-	pF	-		
R26,R27	filter resistor (VRS sensor configuration)	-	33	-	kΩ	-		
C31	filter capacitor (VRS sensor configuration)	-	100	-	nF	-		
R25,R28	Protection and reference resistors (VRS sensor configuration)	-	10 1%	-	kΩ	see Section 11.2		
C35	filter capacitor (Hall sensor configuration)	-	1	-	nF	-		
R29	pull-up resistor (Hall sensor configuration)	-	27	-	kΩ	-		
R30	Protection and reference resistor (Hall sensor configuration)	-	27	-	kΩ	-		
R31,R32	Protection and reference resistor (Hall sensor configuration)	-	33	-	kΩ	-		
C33,C34	filter capacitor	-	470	-	pF	place close to pin		
L1	CAN Choke	-	-	-	-	choice: ACT45B-101		

 Table 111. Bill of material (continued)



Symbol	Parameter	Min	Тур	Мах	Unit	Note	
R19, R20	CAN termination resistor	-	60	-	Ω	-	
C26	CAN termination capacitor	-	4.7	-	nF	-	
C24,C25	-	-	47	-	pF	-	
D2A	-	-	-	-	-	27V TVS	
D1	Vser Diode	-	-	-	-	Choice: BAS21	
R24	Lin pull-up resistor	-	1	-	kΩ	-	
C28	-	-	-	-	-	Choice: 220pF	
C29	-	-	-	-	-	Choice: 1 nF (K-Line), 680 pF (LIN)	

Table 111. Bill of material (continued)



## **Revision history**

Date	Revision	Changes
30-Jan-2018	1	Initial release.
20-Jun-2018	2	Updated Figure 47: Safety switch off on page 121.
03-Dec-2018	3	Updated: – Table 11 (parameter IVB_STBY_ EOT_enable and IVB_STBY_EOT_enable; – " <b>DO: Serial Output Data</b> " on page 178; – Section 18.3: Upstream communication on page 184.
30-May-2022	4	Updated: – <i>Figure 90: LQFP100 (14x14x1.4 mm exp. pad down) marking information;</i> – <i>Table 109: LQFP100 (14x14x1.4 mm exp. pad down) package mechanical data.</i> Document changed from "Restricted" to "Public".

Table 112.	Document revision	historv
	Boodinont rovioion	motory



#### IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics – All rights reserved

DS12308 Rev 4

