

L9333

QUAD LOW SIDE DRIVER

- WIDE OPERATING SUPPLY VOLTAGE RANGE FROM 4.5V UP TO 32V FOR TRANSIENT 45V
- VERY LOW STANDBY QUIESCENT CURRENT TYPICALLY < 2µA
- INPUT TO OUTPUT SIGNAL TRANSFER FUNCTION PROGRAMMABLE
- HIGH SIGNAL RANGE FROM -14V UP TO 45V FOR ALL INPUTS
- 3.3V CMOS COMPATIBLE INPUTS
- DEFINED OUTPUT OFF STATE FOR OPEN INPUTS
- FOUR OPEN DRAIN DMOS OUTPUTS, WITH $R_{DSon} = 1.5\Omega$ FOR $V_S > 6V$ AT 25°C
- OUTPUT CURRENT LIMITATION
- CONTROLLED OUTPUT SLOPE FOR LOW EMI
- OVERTEMPERATURE PROTECTION FOR EACH CHANNEL
- INTEGRATED OUTPUT CLAMPING FOR FAST INDUCTIVE RECIRCULATION V_{FB} > 45V

MULTIPOWER BCD TECHNOLOGY MULTIPOWER BCD TECHNOLOGY SO20 (12+4+4) DIE ORDERING NUMBERS: L9333MD (SO20 12+4+4) L9333DIE1 (DIE) STATUS MONITORING FOR

- OVERTEMPERATURE
- DISCONNECTED GROUND OR SUPPLY VOLTAGE

DESCRIPTION

The L9333 is a monolithic integrated quad low side driver. It is intended to drive lines, lamps or relais in automotive or industrial applications.



L9333

PIN CONNECTION (Top view)



PIN FUNCTION

Pin N°	Pin Name	Description
1	IN 1	Input 1
2	IN 2	Input 2
3	DIAG	Diagnostic
4, 5, 6, 7, 14, 15, 16, 17	GND	Ground
8	VS	Supply Voltage
9	IN 3	Input 3
10	IN 4	Input 4
11	EN	Enable
12	OUT4	OUTPUT4
13	OUT 3	OUTPUT 3
18	OUT 2	OUTPUT 2
19	OUT 1	OUTPUT 1
20	PRG	Programming



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
VS	Supply voltage DC Supply voltage Pulse (T = 400ms)	-0.3 to 32 -0.3 to 45	V V
dV _S /dt	Supply voltage transient	-10 to +10	V/µs
V _{IN} , V _{EN} , V _{PRG}	Input, Enable, Programming Pin voltage	-14 to 45	V
V _{OUT}	Output voltage	-0.3 to 45 ¹⁾	V
V _{DIAG}	Diagnostic output voltage	-0.3 to 45	V

Note 1) : In flyback phase the output voltage can reach 60V.

ESD - PROTECTION

Parameter	Value against GND	Unit
Supply pins and signal pins	± 2	KV
Output pins	± 4	KV

Note: Human-Body-Model according to MIL 883C. The device widthstand ST1 class level.

THERMAL DATA

Symbol	Parameter	Min	Тур	Мах	Unit
T _{JSD}	Temperature shutdown threshold			220	°C
T _{JSDhys}	Temperature shutdown hysteresis		20		К
SO 12+4+4					
R _{th} (j-p)	Thermal resistance junction to pins			15	°C/W
R _{th (j-a)}	Thermal resistance junction to ambient ²⁾			50	°C/W

Note 2) : With 6cm^2 on board heat sink area.

LIFE TIME

Symbol	Parameter	Condition	Value	Unit
t _B	useful life time	$V_{S} \le 14V$ EN = low	20	years
t _b	operating life time	$4.5V \le V_S \le 32V$ EN = high	5000	hours

57

OPERATING RANGE:

Within the operating range the IC operates as described in the circuit description, including the diagnostic table.

Symbol	Parameter	Condition	Min	Max	Unit
Vs	Supply voltage		4.5	32	V
V _{IN} , V _{EN} , V _{PRG}	Input voltage		-14	45	V
V _{OUT}	Output voltage	Voltage will be limited by internal Z- Diode clamping	-0.3	60	V
V _{DIAG}	Diagnostic output voltage		-0.3	45	V
TJ	Junction temperature		-40	150	°C

ELECTRICAL CHARACTERISTCS

The electrical characteristics are valid within the defined Operating Conditions, unless otherwise specified. The function is guaranteed by design until T_{JSDon} switch-on-threshold.

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
SUPPLY						
Ι _Q	Quiescent current	$\label{eq:VS} \begin{array}{l} V_S \leq 14 V; \ V_{EN} \leq 0.3 V \\ T_{amb} \ 85 \ ^\circ C \end{array}$		< 2	10	μΑ
		$\label{eq:VS} \begin{array}{l} V_S \leq 14 \text{V}; \ V_{EN} \leq 0.3 \text{V} \\ T_a \ 150^\circ\text{C} \end{array}$			50	μΑ
		$V_S \le 14V$; EN = high, Output = off EN = high, Output = on		1	2 3.5	mA mA
Inputs, IN	1 - IN4; Programming, PRG					
VINIow	Input voltage LOW		-14		1	V
V _{INhigh}	Input voltage HIGH		2		45	V
I _{IN}	Input current	$0V \le V_{IN} \le 45V^{-3)}$	-25		50	μA
R _{IN}	Input impedance	$V_{IN} < 0V; V_{IN} > V_S$	10	60		kΩ

Note 3) : Current direction depends on the programming setting (PRG=high leads into a positive current see also Blockdiagram page 1)

Enable EN	١				
V _{ENlow}	Input voltage LOW		-14	1	V
VENhigh	Input voltage HIGH		2	45	V
R _{EN}	Input impedance	-14V < V _{EN} < 1.5V	5		kΩ
I _{EN}	Input current	1.5V < V _{EN} < 45V	5	80	μA

ELECTRICAL CHARACTERISTCS (continued)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Outputs	OUT1- OUT4	I		1		
R _{DSon}	Output ON-resistor	$V_{\rm S} > 6V, I_{\rm O} = 0.3A$		1.7	3.8	Ω
I _{OLeak}	Leakage current	$V_{O} = V_{S} = 14V; T_{a} < 125^{\circ}C$		1	5	μA
		$V_{O} = V_{S} = 14V; T_{a} < 150^{\circ}C$			25	μA
V _{OClamp}	Output voltage during clamping	$E_{FB} \le 2mJ$; 10 mA < I _O < 0.3A	45	52	60	V
I _{OSC}	Short-circuit current	V _S > 6V	400	700	1000	mA
CO	internal output capacities	V _O > 4.5V			100	pF
Diagnost	ic Output DIAG					
V _{Dlow}	Output voltage LOW	I _{DL} = 0.6mA			0.8	V
I _{Dmax}	Max. output current	internal current limitation; V _D = 14V	1	5	15	mA
I _{DLeak}	Leakage current	$V_D = V_S = 14 \text{ V}; \text{ T}_a < 125 \text{ °C}$		0.1	1	μΑ
		$V_D = V_S = 14 \text{ V}; \text{ T}_a < 150 \text{ °C}$			5	μA
Timing C	Characteristics ⁴⁾					
t _{d,on}	On delay time	V _S = 14V		2	3.5	μs
t _{d,off}	Off delay time	$C_{ext} = 0F; L_{ext} = 0H$		3	4.5	μs
t _{set}	Enable settling time	only testing condition			20	μs
t _{d,DIAG}	ON or OFF Diagnostic delay time	10mA ≤ I ₀ ≤ 200mA			10	μs
Sout	Output voltage slopes		2.5	9	16	V/µs

Note : All parameters are measured at 125°C. Note 4) : See also Fig.3 Timing Characteristics





Note 5) : Output voltage slope not controlled for enable low!

FUNCTIONAL DESCRIPTION

The L9333 is a quad low side driver for lines, lamps or inductive loads in automotive and industrial applications.

The logic input levels are 3.3V CMOS compatible. This allows the device to be driven directly by a microcontroller. For the noise immunity, all input thresholds have a hysteresis of typ. 100mV. Each input (IN, EN and PRG) is protected to withstand voltages from -14V to 45V. The device is activated with a 'high' signal on ENable. ENable 'low' switches the device into the sleep mode. In this mode the quiescent current is typically less than 2μ A. A high signal on PRoGramming input changes the signal transfer polarity from noninverting to the inverting mode. This pin can be connected either to V_S or GND. If these pins are not connected, the forced status of the PRG and EN pin is low. For packaged applications it is still recommended to connect all input pins to ground respective VS to avoid EMC influence. The forced condition leads to a mode change if the PRG pin was high before the interruption. Independent of the PRoGramming input, the OUTput switches off, if the signal INput pin is not connected. This function is verified using a leakage current of 5μ A (sink for PRG=high; source for PRG=low) during circuit test.

Each output driver has a current limitation of min 0.4A and an independent thermal shut-down. The thermal shut-down deactivates that output, which exceeds temperature switch off level. When the junction temperature decreases 20K below this temperature threshold the output will be activated again. This 20K is the hysteresis of the thermal shutdown function. The Gates, of the output DMOS transistors are charged and discharged with a current source. Therefore the output slope is limited. This reduces the electromagnetic radiation. For inductive loads an output voltage clamp of typically 52V is implemented.

The DIAGnostic is an open drain output. The logic status depends on the PRoGramming pin. If the PRG pin is 'low' the DIAG output becomes low, if the device works correctly. At thermal shut-down of one channel or if the ground is disconnected the DIAGnostic output becomes high. If the PRG pin is 'high' this output is switched off at normal function and switched on at overtemperature. For the fault condition of interrupted ground, the potential of VS and Diagnostic should be equal.

Pins	EN	PRG	IN	OUT	DIAG
Normal function	Н	L	L	L (on)	L (on)
	Н	L	Н	H (off)	L (on)
	Н	Н	L	H (off)	H (off)
	Н	Н	Н	L (on)	H (off)
	L	Х	Х	H (off)	H (off)
Overtemperature, disconnected ground or supply voltage	Н	L	Х	H (off) *	H (off)
Overtemperature	Н	Н	Х	H(off) *	L(on)

DIAGNOSTIC TABLE

X = not relevant

* selective for each channel at overtemperature

έτ/





Figure 3. Application for non Inverting Transfer Polarity



Note We recommend to use the device for driving inductive loads with flyback energy $E_{FB} \leq 2mJ$.

EMC SPECIFICATION

EMS (electromagnetic susceptibility)

Measurement setup:

DUT mounted on a specific application board is driven in a typical application circuit (see below). Two devices are stimulated by a generator to read and write bus signals. They will be monitored externally to ensure proper function.

Measurement method:

- a) The two bus lines are transferred 2m under a terminated stripline. That's where they were exposed to the RF-field. Stripline setup and measurement method is described in DIN 40839-4 or ISO 11452-5.
- b) DUT mounted on the same application board is exposed to RF through the tophole of a TEM-cell. Measurement method according SAE J1752.
- c) The two bus lines are transferred into a BCI current injection probe. Setup and measurement method is described in ISO 11452-4.

Failure criteria:

Failure monitoring is done by envelope measurement of the logic signals with a LeCroy oscilloscope with acceptance levels of 20% in amplitude and 2% time.

Limits:

The device is measured within the described setup and limits without fail function. The Electromagnetic Susceptivity is not tested in production.

a) Field strength under stripline of > 250V/m in the frequency range 1 - 400MHz modulation: AM 1kHz 80%.

b) Field strength in TEM-cell of > 500V/m in the frequency range 1 - 400MHz modulation: AM 1kHz 80%.

c) RF-currents with BCI of > 100mA in the frequency range 1 - 400MHz modulation: AM 1kHz 80%. **Measured Circuit**

The EMS of the device was verified in the below described setup.

Figure 4.



\$7

DIM.	mm			inch			
	MIN. TYP. MAX. MIN. TYP.		MAX.				
А	2.35		2.65	0.093		0.104	
A1	0.1		0.3	0.004		0.012	
В	0.33		0.51	0.013		0.020	
С	0.23		0.32	0.009		0.013	
D	12.6		13	0.496		0.512	
E	7.4		7.6	0.291		0.299	
е		1.27			0.050		
Н	10		10.65	0.394		0.419	
h	0.25		0.75	0.010		0.030	
L	0.4		1.27	0.016		0.050	
к		(۵° (min.)	B° (max.))		





AT PAD



57

12/13

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics (8) 2001 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A. http://www.st.com