

# ispLSI<sup>®</sup> and pLSI<sup>®</sup> 1032E

**High-Density Programmable Logic** 

## Features

- HIGH DENSITY PROGRAMMABLE LOGIC
- 6000 PLD Gates
- 64 I/O Pins, Eight Dedicated Inputs
- 192 Registers
- High Speed Global Interconnect
- Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
- Small Logic Block Size for Random Logic
- HIGH PERFORMANCE E<sup>2</sup>CMOS<sup>®</sup> TECHNOLOGY
- fmax = 125 MHz Maximum Operating Frequency
- tpd = 7.5 ns Propagation Delay
- TTL Compatible Inputs and Outputs
- Electrically Erasable and Reprogrammable
- Non-Volatile
- 100% Tested at Time of Manufacture
- Unused Product Term Shutdown Saves Power
- ispLSI OFFERS THE FOLLOWING ADDED FEATURES
- In-System Programmable (ISP™) 5-Volt Only
- Increased Manufacturing Yields, Reduced Time-to-Market and Improved Product Quality
- Reprogram Soldered Devices for Faster Prototyping
- OFFERS THE EASE OF USE AND FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD PROGRAMMABLE GATE ARRAYS
- Complete Programmable Device Can Combine Glue Logic and Structured Designs
- Enhanced Pin Locking Capability
- Four Dedicated Clock Input Pins
- Synchronous and Asynchronous Clocks
- Programmable Output Slew Rate Control to Minimize Switching Noise
- Flexible Pin Placement
- Optimized Global Routing Pool Provides Global Interconnectivity

#### • ispLSI DEVELOPMENT TOOLS

ispVHDL<sup>™</sup> Systems

- VHDL/Verilog-HDL/Schematic Design Options
- Functional/Timing/VHDL Simulation Options
- ispDS<sup>™</sup> Software
- Lattice HDL or Boolean Logic Entry
- Functional Simulator and Waveform Viewer
- ispDS+<sup>™</sup> HDL Synthesis-Optimized Logic Fitter
- Supports Leading Third-Party Design Environments for Schematic Capture, Synthesis and Timing Simulation
- Static Timing Analyzer
- ISP Daisy Chain Download Software

### **Functional Block Diagram**



# Description

The ispLSI and pLSI 1032E are High Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 1032E features 5-Volt in-system programmability and in-system diagnostic capabilities. The ispLSI 1032E device offers non-volatile reprogrammability of the logic, as well as the interconnects to provide truly reconfigurable systems. It is architecturally and parametrically compatible to the pLSI 1032E device, but multiplexes four input pins to control in-system programming. A functional superset of the ispLSI and pLSI 1032 architecture, the ispLSI and pLSI 1032E devices add two new global output enable pins.

The basic unit of logic on the ispLSI and pLSI 1032E devices is the Generic Logic Block (GLB). The GLBs are labeled A0, A1...D7 (see Figure 1). There are a total of 32 GLBs in the ispLSI and pLSI 1032E devices. Each GLB has 18 inputs, a programmable AND/OR/Exclusive OR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any GLB on the device.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A. Tel. (503) 681-0118; 1-800-LATTICE; FAX (503) 681-3037; http://www.latticesemi.com

Copyright © 1997 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



### **Functional Block Diagram**

#### Figure 1. ispLSI and pLSI 1032E Functional Block Diagram



The devices also have 64 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually programmed to be a combinatorial input, registered input, latched input, output or bi-directional I/O pin with 3-state control. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA. Each output can be programmed independently for fast or slow output slew rate to minimize overall output switching noise.

Eight GLBs, 16 I/O cells, two dedicated inputs and one ORP are connected together to make a Megablock (see figure 1). The outputs of the eight GLBs are connected to a set of 16 universal I/O cells by the ORP. Each ispLSI and pLSI 1032E device contains four Megablocks.

The GRP has, as its inputs, the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells. All of these signals are made available to the inputs of the GLBs. Delays through the GRP have been equalized to minimize timing skew.

Clocks in the ispLSI and pLSI 1032E devices are selected using the Clock Distribution Network. Four dedicated clock pins (Y0, Y1, Y2 and Y3) are brought into the distribution network, and five clock outputs (CLK 0, CLK 1, CLK 2, IOCLK 0 and IOCLK 1) are provided to route clocks to the GLBs and I/O cells. The Clock Distribution Network can also be driven from a special clock GLB (C0 on the ispLSI and pLSI 1032E devices). The logic of this GLB allows the user to create an internal clock from a combination of internal signals within the device.



# Absolute Maximum Ratings <sup>1</sup>

Supply Voltage V <sub>cc</sub> 0.5 to +7.0V
Input Voltage Applied2.5 to V <sub>CC</sub> +1.0V
Off-State Output Voltage Applied2.5 to V <sub>CC</sub> +1.0V
Storage Temperature65 to 150°C
Case Temp. with Power Applied55 to 125°C
Max. Junction Temp. (T <sub>J</sub> ) with Power Applied 150°C

1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

### **DC Recommended Operating Conditions**

SYMBOL	PARAMETER				MAX.	UNITS
Vcc		Commercial	$T_A = 0^{\circ}C$ to + 70°C	4.75	5.25	V
VCC	Supply Voltage Industrial $T_A = -40^{\circ}C$ to $+ 85^{\circ}C$	4.5	5.5	V		
VIL	Input Low Voltage			0	0.8	V
VIH	Input High Voltage			2.0	V <sub>cc</sub> +1	V

Table 2-0005/1032E

# Capacitance (T<sub>A</sub>=25°C, f=1.0 MHz)

SYMBOL	PARAMETER	TYPICAL	UNITS	TEST CONDITIONS
	Dedicated Input, I/O, Y1, Y2, Y3, Clock Capacitance (Commercial/Industrial)	8	pf	$V_{CC} = 5.0V, V_{PIN} = 2.0V$
<b>C</b> <sub>2</sub>	Y0 Clock Capacitance	15	pf	$V_{CC}$ = 5.0V, $V_{PIN}$ = 2.0V

Table 2-0006/1032E

# **Data Retention Specifications**

PARAMETER	MINIMUM	MAXIMUM	UNITS
Data Retention	20	_	Years
ispLSI Erase/Reprogram Cycles	10000	_	Cycles
pLSI Erase/Reprogram Cycles	100	_	Cycles

Table 2-0008/1032E



## **Switching Test Conditions**

Input Pulse Levels	GND to 3.0V				
Input Rise and Fall Time	-125	≤ 2 ns			
10% to 90%	Others	≤ 3 ns			
Input Timing Reference Levels	1.5V				
Ouput Timing Reference Levels	1.	5V			
Output Load	See Figure 2				
3-state levels are measured 0.5\/ from	Table 2-0003/1032E				

3-state levels are measured 0.5V from steady-state active level.

### **Output Load Conditions (see Figure 2)**

	TEST CONDITION	R1	R2	CL					
Α		470Ω	390Ω	35pF					
Б	Active High	~	390Ω	35pF					
B	Active Low	470Ω	390Ω	35pF					
с	Active High to Z at <b>V</b> <sub>OH</sub> -0.5V	~	390Ω	5pF					
	Active Low to Z at <b>V</b> <sub>OL</sub> +0.5V	470Ω	390Ω	5pF					
Table 2-0004/1032E									

### **DC Electrical Characteristics**

### **Over Recommended Operating Conditions**

SYMBOL	PARAMETER	CONDITIO	MIN.	TYP. <sup>3</sup>	MAX.	UNITS	
VOL	Output Low Voltage	I <sub>OL</sub> = 8 mA		_	_	0.4	V
<b>V</b> он	Output High Voltage	I <sub>OH</sub> = -4 mA		2.4	_	-	V
lı∟	Input or I/O Low Leakage Current	$0V \le V_{IN} \le V_{IL}(Max.)$	_	_	-10	μA	
Ін	Input or I/O High Leakage Current	$3.5V \le V_{IN} \le V_{CC}$	_	_	10	μA	
IL-isp	ispEN Input Low Leakage Current	$0V \le V_{IN} \le V_{IL}$	_	_	-150	μA	
IL-PU	I/O Active Pull-Up Current	$0V \le V_{IN} \le V_{IL}$		_	_	-150	μA
OS <sup>1</sup>	Output Short Circuit Current	$V_{\rm CC} = 5V, V_{\rm OUT} = 0.5V$		_	_	-200	mA
CC <sup>2, 4</sup>	On and the Damage Original Company	V <sub>IL</sub> = 0.5V, V <sub>IH</sub> = 3.0V	Commercial	_	190	-	mA
100	Operating Power Supply Current	f <sub>CLOCK</sub> = 1 MHz	Industrial	_	190	-	mA
				1	1	Table 2	-0007/1032

1. One output at a time for a maximum duration of one second. V<sub>OUT</sub> = 0.5V was selected to avoid test problems by tester ground degradation. Characterized but not 100% tested.

2. Measured using eight 16-bit counters.

3. Typical values are at  $V_{CC}$ = 5V and T<sub>A</sub>= 25°C.

 Maximum I<sub>CC</sub> varies widely with specific device configuration and operating frequency. Refer to the Power Consumption section of this data sheet and Thermal Management section of the Lattice Semiconductor Data Book or CD-ROM to estimate maximum I<sub>CC</sub>.



\*CL includes Test Fixture and Probe Capacitance.



# **External Timing Parameters**

### **Over Recommended Operating Conditions**

	TEST <sup>4</sup>	<b>#</b> <sup>2</sup>		-1	25	-1	00	
PARAMETER	COND.	#-		MIN.	MAX.	MIN.	MAX.	UNITS
<b>t</b> pd1	А	1	Data Propagation Delay, 4PT Bypass, ORP Bypass	_	7.5	_	10.0	ns
<b>t</b> pd2	Α	2	Data Propagation Delay, Worst Case Path	_	10.0	_	12.5	ns
<b>f</b> max (Int.)	А	3	Clock Frequency with Internal Feedback <sup>3</sup>	125	-	100	-	MHz
<b>f</b> max (Ext.)	-	4	Clock Frequency with External Feedback $\left(\frac{1}{tsu2 + tco1}\right)$	91.0	-	71.0	-	MHz
<b>f</b> max (Tog.)	-	5	Clock Frequency, Max. Toggle $\left(\frac{1}{\text{twh} + \text{tw1}}\right)$	167	-	125	-	MHz
<b>t</b> su1	-	6	GLB Reg. Setup Time before Clock,4 PT Bypass	5.0	-	7.0	-	ns
<b>t</b> co1	А	7	GLB Reg. Clock to Output Delay, ORP Bypass	-	5.0	_	6.0	ns
<b>t</b> h1	_	8	GLB Reg. Hold Time after Clock, 4 PT Bypass	0.0	-	0.0	-	ns
<b>t</b> su2	_	9	GLB Reg. Setup Time before Clock	6.0	-	8.0	-	ns
<b>t</b> co2	_	10	GLB Reg. Clock to Output Delay	_	6.0	_	7.0	ns
<b>t</b> h2	-	11	GLB Reg. Hold Time after Clock	0.0	-	0.0	-	ns
<b>t</b> r1	A	12	Ext. Reset Pin to Output Delay	-	10.0	_	13.5	ns
<b>t</b> rw1	-	13	Ext. Reset Pulse Duration	5.0	-	6.5	-	ns
<b>t</b> ptoeen	В	14	Input to Output Enable	-	12.0	-	15.0	ns
<b>t</b> ptoedis	С	15	Input to Output Disable	-	12.0	-	15.0	ns
<b>t</b> goeen	В	16	Global OE Output Enable	-	7.0	-	9.0	ns
<b>t</b> goedis	С	17	Global OE Output Disable	-	7.0	_	9.0	ns
<b>t</b> wh	-	18	External Synchronous Clock Pulse Duration, High	3.0	-	4.0	-	ns
twl	-	19	External Synchronous Clock Pulse Duration, Low	3.0	-	4.0	-	ns
<b>t</b> su3	-	20	I/O Reg. Setup Time before Ext. Sync Clock (Y2, Y3)	3.0	-	3.5	-	ns
<b>t</b> h3	_	21	I/O Reg. Hold Time after Ext. Sync. Clock (Y2, Y3)	0.0	-	0.0	-	ns

1. Unless noted otherwise, all parameters use the GRP, 20 PTXOR path, ORP and Y0 clock.

Table 2-0030A/1032E

2. Refer to Timing Model in this data sheet for further details.

3. Standard 16-bit counter using GRP feedback.

4. Reference Switching Test Conditions section.



# **External Timing Parameters**

	TEST <sup>4</sup>	<b>#</b> <sup>2</sup>	DECODIPTION <sup>1</sup>	-9	<del>)</del> 0	-8	80	-7	<b>'</b> 0	
PARAMETER	COND.	#		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNITS
<b>t</b> pd1	А	1	Data Propagation Delay, 4PT Bypass, ORP Bypass	-	10.0	_	12.0	_	15.0	ns
<b>t</b> pd2	А	2	Data Propagation Delay, Worst Case Path	-	12.5	_	15.0	-	17.5	ns
<b>f</b> max (Int.)	А	3	Clock Frequency with Internal Feedback <sup>3</sup>	90.0	-	80.0	-	70.0	-	MHz
<b>f</b> max (Ext.)	Ι	4	Clock Frequency with External Feedback $\left(\frac{1}{tsu2 + tco1}\right)$	69.0	-	61.0	_	56.0	-	MHz
<b>f</b> max (Tog.)	Ι	5	Clock Frequency, Max. Toggle $\left(\frac{1}{twh + tw1}\right)$	125	-	111	_	100	-	MHz
<b>t</b> su1	-	6	GLB Reg. Setup Time before Clock,4 PT Bypass	7.5	-	8.5	-	9.0	-	ns
<b>t</b> co1	А	7	GLB Reg. Clock to Output Delay, ORP Bypass	-	6.0	5	6.5	-	7.0	ns
<b>t</b> h1	I	8	GLB Reg. Hold Time after Clock, 4 PT Bypass	0.0	- 9	0.0	5 -	0.0	-	ns
<b>t</b> su2	-	9	GLB Reg. Setup Time before Clock	8.5		10.0	_	11.0	-	ns
<b>t</b> co2	Ι	10	GLB Reg. Clock to Output Delay	-	7.0	ĽI.	7.5	_	8.0	ns
<b>t</b> h2	Ι	11	GLB Reg. Hold Time after Clock	0.0	Ċ	0.0	_	0.0	-	ns
<b>t</b> r1	А	12	Ext. Reset Pin to Output Delay	-	13.5	h	14.0	-	15.0	ns
trw1	Ι	13	Ext. Reset Pulse Duration	6.5		8.0	_	10.0	-	ns
<b>t</b> ptoeen	В	14	Input to Output Enable		15.0	-	16.5	-	18.0	ns
<b>t</b> ptoedis	С	15	Input to Output Disable	5	15.0	-	16.5	-	18.0	ns
<b>t</b> goeen	В	16	Global OE Output Enable	1	9.0	_	10.0	-	12.0	ns
<b>t</b> goedis	С	17	Global OE Output Disable	-	9.0	_	10.0	-	12.0	ns
<b>t</b> wh	Ι	18	External Synchronous Clock Pulse Duration, High	4.0	-	4.5	-	5.0	-	ns
twl	I	19	External Synchronous Clock Pulse Duration, Low	4.0	-	4.5	_	5.0	-	ns
<b>t</b> su3	-	20	I/O Reg. Setup Time before Ext. Sync Clock (Y2, Y3)	3.5	-	3.5	_	4.0	-	ns
<b>t</b> h3	-	21	I/O Reg. Hold Time after Ext. Sync. Clock (Y2, Y3)	0.0	-	0.0	_	0.0	-	ns

1. Unless noted otherwise, all parameters use the GRP, 20 PTXOR path, ORP and Y0 clock.

Table 2-0030B/1032E

2. Refer to Timing Model in this data sheet for further details.

3. Standard 16-bit counter using GRP feedback.

4. Reference Switching Test Conditions section.



	<b>#</b> <sup>2</sup>	DECODIDITION	1	25	1	00	
PARAM.	#	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	UNITS
Inputs							
<b>t</b> iobp	22	I/O Register Bypass	-	0.3	_	0.3	ns
<b>t</b> iolat	23	I/O Latch Delay	-	1.9	_	2.3	ns
<b>t</b> iosu	24	I/O Register Setup Time before Clock	3.0	-	3.5	-	ns
<b>t</b> ioh	25	I/O Register Hold Time after Clock	0.0	_	0.0	_	ns
<b>t</b> ioco	26	I/O Register Clock to Out Delay	_	4.6	_	5.0	ns
<b>t</b> ior	27	I/O Register Reset to Out Delay	-	4.6	_	5.0	ns
<b>t</b> din	28	Dedicated Input Delay	-	2.3	_	2.7	ns
GRP							
<b>t</b> grp1	29	GRP Delay, 1 GLB Load	-	1.8	-	1.9	ns
<b>t</b> grp4	30	GRP Delay, 4 GLB Loads	-	2.0	-	2.4	ns
<b>t</b> grp8	31	GRP Delay, 8 GLB Loads	-	2.3	-	2.4	ns
<b>t</b> grp16	32	GRP Delay, 16 GLB Loads	_	2.8	_	3.0	ns
<b>t</b> grp32	33	GRP Delay, 32 GLB Loads	_	3.8	_	4.2	ns
GLB					•		
<b>t</b> 4ptbpc	34	4 Prod.Term Bypass Path Delay (Combinatorial)	_	3.9	_	5.3	ns
<b>t</b> 4ptbpr	35	4 Prod. Term Bypass Path Delay (Registered)	_	4.0	_	5.3	ns
<b>t</b> 1ptxor	36	1 Prod.Term/XOR Path Delay	_	3.6	_	4.6	ns
t20ptxor	37	20 Prod. Term/XOR Path Delay	_	5.0	_	5.8	ns
<b>t</b> xoradj	38	XOR Adjacent Path Delay <sup>3</sup>	_	5.0	_	6.3	ns
<b>t</b> gbp	39	GLB Register Bypass Delay	-	0.4	_	1.0	ns
<b>t</b> gsu	40	GLB Register Setup Time before Clock	0.1	-	0.5	_	ns
<b>t</b> gh	41	GLB Register Hold Time after Clock	4.5	_	5.8	_	ns
<b>t</b> gco	42	GLB Register Clock to Output Delay	-	2.3	-	2.5	ns
<b>t</b> gro	43	GLB Register Reset to Output Delay	_	4.9	_	6.2	ns
<b>t</b> ptre	44	GLB Prod.Term Reset to Register Delay	-	3.9	-	4.5	ns
<b>t</b> ptoe	45	GLB Prod. Term Output Enable to I/O Cell Delay	_	5.4	_	7.2	ns
<b>t</b> ptck	46	GLB Prod. Term Clock Delay	2.9	4.0	3.5	4.7	ns
ORP							
<b>t</b> orp	47	ORP Delay	_	1.0	_	1.0	ns
<b>t</b> orpbp	48	ORP Bypass Delay	_	0.0	_	0.0	ns

1. Internal Timing Parameters are not tested and are for reference only.

Table 2-0036A/1032E

2. Refer to Timing Model in this data sheet for further details.

3. The XOR adjacent path can only be used by hard macros.



	2 بر	# <sup>2</sup> DESCRIPTION	-9	0	-8	-80		-70	
PARAM.	#-	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNITS
Inputs									
<b>t</b> iobp	22	I/O Register Bypass	-	0.3	_	0.3	-	0.3	ns
<b>t</b> iolat	23	I/O Latch Delay	-	2.3	-	2.7	-	3.3	ns
<b>t</b> iosu	24	I/O Register Setup Time before Clock	3.5	-	3.5	-	4.0	_	ns
<b>t</b> ioh	25	I/O Register Hold Time after Clock	0.0	-	0.0	-	0.0	_	ns
tioco	26	I/O Register Clock to Out Delay	-	5.0	-	5.4	-	6.1	ns
<b>t</b> ior	27	I/O Register Reset to Out Delay	-	5.0	-	5.4	-	6.0	ns
<b>t</b> din	28	Dedicated Input Delay	-	2.6	-	2.8	-	2.8	ns
GRP						•			
<b>t</b> grp1	29	GRP Delay, 1 GLB Load	-	2.1	1	2.2	-	2.5	ns
<b>t</b> grp4	30	GRP Delay, 4 GLB Loads	-	2.3	Θ	2.5	-	2.5	ns
<b>t</b> grp8	31	GRP Delay, 8 GLB Loads	-	2.6	4	2.8	-	3.2	ns
<b>t</b> grp16	32	GRP Delay, 16 GLB Loads	-	3.2	0	3.5	_	4.0	ns
<b>t</b> grp32	33	GRP Delay, 32 GLB Loads	-	4.4	2-2	4.8	_	5.6	ns
GLB					9	)	•	1	
<b>t</b> 4ptbpc	34	4 Prod.Term Bypass Path Delay (Combinatorial)	-	5.7		7.1	_	8.8	ns
<b>t</b> 4ptbpr	35	4 Prod. Term Bypass Path Delay (Registered)	_	6.1		6.7	_	7.2	ns
<b>t</b> 1ptxor	36	1 Prod.Term/XOR Path Delay	_	5.6	N-	6.6	_	8.3	ns
t20ptxor	37	20 Prod. Term/XOR Path Delay	-	6.8	Ľ-	7.8	_	8.7	ns
<b>t</b> xoradj	38	XOR Adjacent Path Delay <sup>3</sup>	-0	7.1	-	8.2	_	9.2	ns
<b>t</b> gbp	39	GLB Register Bypass Delay	1	0.4	-	1.3	_	1.6	ns
<b>t</b> gsu	40	GLB Register Setup Time before Clock	0.2	_	0.5	_	0.5	_	ns
<b>t</b> gh	41	GLB Register Hold Time after Clock	6.8	_	7.9	-	8.8	_	ns
<b>t</b> gco	42	GLB Register Clock to Output Delay	-	2.9	-	2.9	_	2.9	ns
<b>t</b> gro	43	GLB Register Reset to Output Delay	_	6.3	_	6.4	_	6.8	ns
<b>t</b> ptre	44	GLB Prod.Term Reset to Register Delay	_	5.1	_	5.5	_	5.8	ns
<b>t</b> ptoe	45	GLB Prod. Term Output Enable to I/O Cell Delay	-	7.1	-	8.0	_	9.0	ns
<b>t</b> ptck	46	GLB Prod. Term Clock Delay	4.1	5.3	4.5	5.8	4.8	6.2	ns
ORP	-								
<b>t</b> orp	47	ORP Delay	-	1.0	-	1.0	-	1.0	ns
<b>t</b> orpbp	48	ORP Bypass Delay	_	0.0	_	0.0	_	0.0	ns
									<u> </u>

1. Internal Timing Parameters are not tested and are for reference only.

Table 2-0036B/1032E

2. Refer to Timing Model in this data sheet for further details.

3. The XOR adjacent path can only be used by hard macros.



			-1	-125		-100	
PARAM.	#	DESCRIPTION		MAX.	MIN.	MAX.	UNITS
Outputs							
<b>t</b> ob	49	Output Buffer Delay	-	1.3	_	2.0	ns
tsl	50	Output Buffer Delay, Slew Limited Adder	-	9.9	-	10.0	ns
<b>t</b> oen	51	I/O Cell OE to Output Enabled	-	4.3	_	5.1	ns
<b>t</b> odis	52	I/O Cell OE to Output Disabled	_	4.3	_	5.1	ns
<b>t</b> goe	53	Global OE	2.7	_	3.9	ns	
Clocks			·				
<b>t</b> gy0	54	Clk Delay, Y0 to Global GLB Clk Line (Ref. clk)	1.4	1.4	1.5	1.5	ns
<b>t</b> gy1/2	55	Clk Delay, Y1 or Y2 to Global GLB Clk Line		1.4	1.5	1.5	ns
<b>t</b> gcp	56	Clk Delay, Clock GLB to Global GLB Clk Line	0.8	1.8	0.8	1.8	ns
<b>t</b> ioy2/3	57	Clk Delay, Y2 or Y3 to I/O Cell Global Clk Line	0.0	0.0	0.0	0.0	ns
tiocp	58	Clk Delay, Clk GLB to I/O Cell Global Clk Line 0.8 1.8 0.8					ns
Global F	Rese	et			•		
tgr	59 Global Reset to GLB and I/O Registers – 2.8 –					4.3	ns
Internal T	imin	p Parameters are not tested and are for reference only.				Table 2-0	0037A/1032

1. Internal Timing Parameters are not tested and are for reference only.

9



			-9	-90		-80		-70	
PARAM.	#	DESCRIPTION		MAX.	MIN.	MAX.	MIN.	MAX.	UNITS
Outputs									
<b>t</b> ob	49	Output Buffer Delay	-	1.7	ā	2.1	_	2.6	ns
<b>t</b> sl	50	Output Buffer Delay, Slew Limited Adder – 10.0 🗲 10.0					_	10.0	ns
<b>t</b> oen	51	I/O Cell OE to Output Enabled - 5.3 - 5					_	6.2	ns
<b>t</b> odis	52	I/O Cell OE to Output Disabled - 5.3 - 5.7					-	6.2	ns
<b>t</b> goe	53	Global OE – 3.70 – 4.3						5.8	ns
Clocks									
<b>t</b> gy0	54	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	1.4	1.4	1.5	1.5	1.5	1.5	ns
<b>t</b> gy1/2	55	Clock Delay, Y1 or Y2 to Global GLB Clock Line	2.4	2.9	2.6	3.1	1.5	1.5	ns
<b>t</b> gcp	56	Clock Delay, Clock GLB to Global GLB Clock Line	0.8	1.8	0.8	1.8	0.8	1.8	ns
<b>t</b> ioy2/3	57	Clock Delay, Y2 or Y3 to I/O Cell Global Clock Line	0.0	0.0	0.0	0.0	0.0	0.0	ns
<b>t</b> iocp	58	Clock Delay, Clock GLB to I/O Cell Global Clock Line	0.8	1.8	0.8	1.8	0.8	1.8	ns
Global Reset									
<b>t</b> gr	59	Global Reset to GLB and I/O Registers	2	4.5	_	4.5	_	4.6	ns
. Internal T	imin	g Parameters are not tested and are for reference only.						Table 2-0	0037B/1032

1. Internal Timing Parameters are not tested and are for reference only.

10



### ispLSI and pLSI 1032E Timing Model



### Derivations of tsu, th and tco from the Product Term Clock<sup>1</sup>

<b>t</b> su	:	= Logic + Reg su - Clock (min)
	:	= $(tiobp + tgrp4 + t20ptxor) + (tgsu) - (tiobp + tgrp4 + tptck(min))$
	:	= (#22 + #30 + #37) + (#40) - (#22 + #30 + #46)
2	.2 ns	= (0.3 + 2.0 + 5.0) + (0.1) - (0.3 + 2.0 + 2.9)
<b>t</b> h	:	= Clock (max) + Reg h - Logic
	=	= $(tiobp + tgrp4 + tptck(max)) + (tgh) - (tiobp + tgrp4 + t20ptxor)$
	=	= (#22 + #30 + #46) + (#41) - (#22 + #30 + #37)
3	3.5 ns :	= (0.3 + 2.0 + 4.0) + (4.5) - (0.3 + 2.0 + 5.0)
<b>t</b> co	:	= Clock (max) + Reg co + Output
	=	= (tiobp + tgrp4 + tptck(max)) + (tgco) + (torp + tob)
	=	= (#22 + #30 + #46) + (#42) + (#47 + #49)
10	).9 ns =	= (0.3 + 2.0 + 4.0) + (2.3) + (1.0 + 1.3)
rivatio	one of	tsu th and too from the Clock GLB1

#### Derivations of tsu, th and tco from the Clock GLB<sup>1</sup>

<b>t</b> su 2.9 ns	= Logic + Reg su - Clock (min) = ( $tiobp + tgrp4 + t20ptxor$ ) + ( $tgsu$ ) - ( $tgy0(min) + tgco + tgcp(min)$ ) = ( $#22 + #30 + #37$ ) + ( $#40$ ) - ( $#54 + #42 + #56$ ) s = ( $0.3 + 2.0 + 5.0$ ) + ( $0.1$ ) - ( $1.4 + 2.3 + 0.8$ )
<b>t</b> h 2.7 ns	= Clock (max) + Reg h - Logic = $(tgy0(max) + tgco + tgcp(max)) + (tgh) - (tiobp + tgrp4 + t20ptxor)$ = $(#54 + #42 + #56) + (#41) - (#22 + #30 + #37)$ s = $(1.4 + 2.3 + 1.8) + (4.5) - (0.3 + 2.0 + 5.0)$
<b>t</b> co 5.5 ns	= Clock (max) + Reg co + Output = $(tgy0(max) + tgco + tgcp(max)) + (tgco) + (torp + tob)$ = $(#54 + #42 + #56) + (#42) + (#47 + #49)$ s = $(1.4 + 2.3 + 1.8) + (2.3) + (1.0 + 1.3)$

1. Calculations are based upon timing specifications for the ispLSI and pLSI 1032E-125.

Table 2-0042a/1032E



### Maximum GRP Delay vs GLB Loads



### **Power Consumption**

Power consumption in the ispLSI and pLSI 1032E device depends on two primary factors: the speed at which the device is operating, and the number of product terms

used. Figure 3 shows the relationship between power and operating speed.





Typical current at 5V, 25°C

 $\rm I_{\,cc}$  can be estimated for the ispLSI and pLSI 1032E using the following equation:

I <sub>cc</sub>(mA) = 15 + (# of PTs \* 0.59) + (# of nets \* Max freq \* 0.0078)

Where:

# of PTs = Number of Product Terms used in design
# of nets = Number of Signals used in device
Max freq = Highest Clock Frequency to the device (in MHz)

The  $I_{CC}$  estimate is based on typical conditions (V<sub>CC</sub> = 5.0V, room temperature) and an assumption of four GLB loads on average exists. These values are for estimates only. Since the value of  $I_{CC}$  is sensitive to operating conditions and the program in the device, the actual  $I_{CC}$  should be verified.

0127/1032E



# **Pin Description**

NAME	PLCC PIN NUMBERS	TQFP PIN NUMBERS	DESCRIPTION
$\begin{array}{c} \mbox{I/O} \ 0 - \mbox{I/O} \ 3 \\ \mbox{I/O} \ 4 - \mbox{I/O} \ 7 \\ \mbox{I/O} \ 12 - \mbox{I/O} \ 15 \\ \mbox{I/O} \ 16 - \mbox{I/O} \ 19 \\ \mbox{I/O} \ 20 - \mbox{I/O} \ 23 \\ \mbox{I/O} \ 24 - \mbox{I/O} \ 23 \\ \mbox{I/O} \ 28 - \mbox{I/O} \ 31 \\ \mbox{I/O} \ 28 - \mbox{I/O} \ 35 \\ \mbox{I/O} \ 36 - \mbox{I/O} \ 39 \\ \mbox{I/O} \ 36 - \mbox{I/O} \ 39 \\ \mbox{I/O} \ 44 - \mbox{I/O} \ 43 \\ \mbox{I/O} \ 44 - \mbox{I/O} \ 51 \\ \mbox{I/O} \ 52 - \mbox{I/O} \ 55 \\ \mbox{I/O} \ 56 - \mbox{I/O} \ 59 \\ \mbox{I/O} \ 60 - \mbox{I/O} \ 63 \end{array}$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Input/Output Pins - These are the general purpose I/O pins used by the logic array.
GOE 0/IN 4	67	66	This is a dual function pin. It can be used either as Global Output Enable for all I/O cells or it can be used as a dedicated input pin.
GOE 1/IN 5	84	87	This is a dual function pin. It can be used either as Global Output Enable for all I/O cells or it can be used as a dedicated input pin.
IN 6, IN 7	2, 19	89, 10	Dedicated input pins to the device.
ispEN**/NC	23	14	Input - Dedicated in-system programming enable input pin. This pin is brought low to enable the programming mode. The MODE, SDI, SDO and SCLK options become active.
SDI*/IN 0	25	16	Input - This pin performs two functions. When ispEN is logic low, it functions as an input pin to load programming data into the device. SDI/IN 0 is also used as one of the two control pins for the isp state machine. It is a dedicated input pin when ispEN is logic high.
MODE*/IN 1	42	37	Input - This pin performs two functions. When spEN is logic low, it functions as pin to control the operation of the isp state machine. It is a dedicated input pin when spEN is logic high.
SDO*/IN 2	44	39	Output/Input - This pin performs two functions. When ispEN is logic low, it functions as an output pin to read serial shift register data. It is a dedicated input pin when ispEN is logic high.
SCLK*/IN 3	61	60	Input - This pin performs two functions. When ispEN is logic low, it functions as a clock pin for the Serial Shift Register. It is a dedicated input pin when ispEN is logic high.
RESET	24	15	Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device.
Y0	20	11	Dedicated Clock input. This clock input is connected to one of the clock inputs of all of the GLBs on the device.
Y1	66	65	Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB on the device.
Y2	63	62	Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB and/or any I/O cell on the device.
Y3	62	61	Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any I/O cell on the device.
GND VCC	1, 22, 43, 64 21, 65	13, 38, 63, 88 12, 64	Ground (GND) Vcc
NC		1, 2, 24, 25, 26, 27, 49, 50, 51, 52, 74, 75, 76, 77, 99, 100	No connect.

\* ispLSI 1032E only

\*\* ispEN for ispLSI 1032E; NC for pLSI 1032E, must be left floating or tied to V<sub>CC</sub>, must not be grounded or tied to any other signal.

Table 2-0002A/1032E



Specifications ispLSI and pLSI 1032E

### **Pin Configurations**

#### ispLSI and pLSI 1032E 84-Pin PLCC Pinout Diagram



\* Pins have dual function capability for ispLSI 1032E only (except pin 23, which is ispEN only).

\*\* Pins have dual function capability which is software selectable.

0123-32-isp



# **Pin Configurations**

### ispLSI 1032E 100-Pin TQFP Pinout Diagram



\* Pins have dual function capability.

\*\* Pins have dual function capability which is software selectable.

0766A-32E-isp



### Part Number Description



### ispLSI and pLSI 1032E Ordering Information

COMMERCIAL								
FAMILY	fmax (MHz)	<b>t</b> pd (ns)	ORDERING NUMBER	PACKAGE				
	125	7.5	ispLSI 1032E-125LJ	84-Pin PLCC				
	125	7.5	ispLSI 1032E-125LT	100-Pin TQFP				
	100	10	ispLSI 1032E-100LJ	84-Pin PLCC				
ispLSI	100	10	ispLSI 1032E-100LT	100-Pin TQFP				
ISPEO	90	10	ispLSI 1032E-90LJ*	84-Pin PLCC				
	90	10	ispLSI 1032E-90LT*	100-Pin TQFP				
	80	12	ispLSI 1032E-80LJ*	84-Pin PLCC				
	80	12	ispLSI 1032E-80LT*	100-Pin TQFP				
	70	15	ispLSI 1032E-70LJ	84-Pin PLCC				
	70	15	ispLSI 1032E-70LT	100-Pin TQFP				
	125	7.5	pLSI 1032E-125LJ	84-Pin PLCC				
	100	10	pLSI 1032E-100LJ	84-Pin PLCC				
pLSI	90	10	pLSI 1032E-90LJ*	84-Pin PLCC				
	80	12	pLSI 1032E-80LJ*	84-Pin PLCC				
	70	15	pLSI 1032E-70LJ	84-Pin PLCC				

Table 2-0041A/1032E

\*ispLSI 1032E-100 recommended for new designs.

0.

INDUSTRIAL							
FAMILY	fmax (MHz)	<b>t</b> pd (ns)	ORDERING NUMBER	PACKAGE			
ispLSI	70	15	ispLSI 1032E-70LJI	84-Pin PLCC			
ISPESI	70	15	ispLSI 1032E-70LTI	100-Pin TQFP			
-	Table 2-0041B/1032E						

# 



Copyright © 1997 Lattice Semiconductor Corporation.

E<sup>2</sup>CMOS, GAL, ispGAL, ispLSI, pLSI, pDS, Silicon Forest, UltraMOS, Lattice Semiconductor, L (stylized) Lattice Semiconductor Corp., L (stylized) and Lattice (design) are registered trademarks of Lattice Semiconductor Corporation. Generic Array Logic, ISP, ispATE, ispCODE, ispDOWNLOAD, ispDS, ispDS+, ispGDS, ispGDX, ispHDL, ispJTAG, ispStarter, ispSTREAM, ispTEST, ispTURBO, ispVECTOR, ispVerilog, ispVHDL, Latch-Lock, LHDL, pDS+, RFT, Total ISP and Twin GLB are trademarks of Lattice Semiconductor Corporation. ISP is a service mark of Lattice Semiconductor Corporation. All brand names or product names mentioned are trademarks or registered trademarks of their respective holders.

Lattice Semiconductor Corporation (LSC) products are made under one or more of the following U.S. and international patents: 4,761,768 US, 4,766,569 US, 4,833,646 US, 4,852,044 US, 4,855,954 US, 4,879,688 US, 4,887,239 US, 4,896,296 US, 5,130,574 US, 5,138,198 US, 5,162,679 US, 5,191,243 US, 5,204,556 US, 5,231,315 US, 5,231,316 US, 5,237,218 US, 5,245,226 US, 5,251,169 US, 5,272,666 US, 5,281,906 US, 5,295,095 US, 5,329,179 US, 5,331,590 US, 5,336,951 US, 5,353,246 US, 5,357,156 US, 5,359,573 US, 5,394,033 US, 5,394,037 US, 5,404,055 US, 5,418,390 US, 5,493,205 US, 0194091 EP, 0196771B1 EP, 0267271 EP, 0196771 UK, 0194091 GB, 0196771 WG, P3686070.0-08 WG. LSC does not represent that products described herein are free from patent infringement or from any third-party right.

The specifications and information herein are subject to change without notice. Lattice Semiconductor Corporation (LSC) reserves the right to discontinue any product or service without notice and assumes no obligation to correct any errors contained herein or to advise any user of this document of any correction if such be made. LSC recommends its customers obtain the latest version of the relevant information to establish, before ordering, that the information being relied upon is current.

LSC warrants performance of its products to current and applicable specifications in accordance with LSC's standard warranty. Testing and other quality control procedures are performed to the extent LSC deems necessary. Specific testing of all parameters of each product is not necessarily performed, unless mandated by government requirements.

LSC assumes no liability for applications assistance, customer's product design, software performance, or infringements of patents or services arising from the use of the products and services described herein.

LSC products are not authorized for use in life-support applications, devices or systems. Inclusion of LSC products in such applications is prohibited.

LATTICE SEMICONDUCTOR CORPORATION 5555 Northeast Moore Court Hillsboro, Oregon 97124 U.S.A. Tel.: (503) 681-0118 FAX: (503) 681-3037 http://www.latticesemi.com