Supertex inc.

64-Channel Serial to Parallel Converter With High Voltage Push-Pull Outputs

Features

- Processed with HVCMOS® technology
- Output voltages to 180V
- Low power level shifting
- Shift register speed:

6.0MHz @ V_{DD} = 5.0V 12MHz @ V_{DD} = 12V

- Latched data outputs
- Output polarity and blanking
- CMOS compatible inputs
- Forward and reverse shifting options

General Description

The HV3418 is a low voltage serial to high voltage parallel converter with push-pull outputs. This device has been designed for use as a printer driver for inkjet applications. It can also be used in any application requiring multiple output, high voltage, low current sourcing and sinking capabilities.

The device consists of a 64-bit shift register, 64 latches, and control logic to perform the polarity select and blanking of the outputs. A DIR pin controls the direction of data shift through the device. With DIR grounded, $D_{IO}A$ is Data-In and $D_{IO}B$ is Data-Out; data is shifted from $HV_{OUT}64$ to $HV_{OUT}1$. When DIR is at logic high, $D_{IO}B$ is Data-In and $D_{IO}A$ is Data-Out: data is then shifted from $HV_{OUT}64$. Data is shifted through the shift register on the low to high transition of the clock. Data output buffers are provided for cascading-devices. Operation of the shift register is not affected by the LE (latch enable), BL (blanking), or the POL(polarity) inputs. Transfer of data from the shift register to the latch occurs when the LE-(latch enable) is high. The data in the latch is stored during LE transition from high to low.



Functional Block Diagram

Ordering Information

Part Number	Package Option	Packing		
HV3418PG-G	80-Lead PQFP	66/Tray		

-G denotes a lead (Pb)-free / RoHS compliant package

Absolute Maximum Ratings

Parameter	Value
Supply voltage, V _{DD}	-0.5V to +15V
Output voltage, V _{PP}	V _{DD} to +200V
Logic input levels	-0.5V to V_{DD} +0.5V
Ground current ¹	1.5A
High voltage supply current ¹	1.3A
Continuous total power dissipation ²	1200mW
Operating temperature range	-40°C to +85°C
Storage temperature range	-65°C to +150°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to GND.

Notes:

- 1. Connection to all power and ground pads is required. Duty cycle is limited by the total power dissipated in the package.
- For operation above 25°C ambiant derate linearly to maximum operating temperature at 20mW/°C.

Pin Configuration



Product Marking

 HV3418PG LLLLLLLLL YYWW CCCCCCCC AAA 	L = Lot Number YY = Year Sealed WW = Week Sealed C = Country of Origin A = Assembler ID = "Green" Packaging
---	--

80-Lead PQFP

Package may or may not include the following marks: Si or 🁘

Typical Thermal Resistance

Package	$oldsymbol{ heta}_{ja}$
80-Lead PQFP	37°C/W

Max

Units

Recommended Operating Conditions Sym Parameter Min Typ V_pp Logic supply voltage V_pp = 5.0V 4.5 5.0

V	V_{DD}Logic supply voltageV_{PP}High voltage supplyV_{IH}High-level input voltageV_{IL}Low-level input voltage	V _{DD} = 5.0V	4.5	5.0	5.5	V
V _{DD}		V _{DD} = 12V	10.8	12.0	13.2	V
V _{PP}	High voltage supply		60	-	180	V
V _{IH}	High-level input voltage		V _{DD} - 0.9	-	V _{DD}	V
V _{IL}	Low-level input voltage		0	-	0.9	V
T _A	Operating free-air temperature	9	-40	-	+85	°C

Power-up sequence should be the following:

1. Connect ground

- 2. Apply V_{DD}
- 3. Set all inputs (Data, CLK, Enable, etc.) to a known state
- 4. Apply V_{PP}

The V_{PP} should not drop below V_{DD} or float during operation.

Power-down sequence should be the reverse of the above.

HV3418

DC Electrical Characteristics (Over recommended operating conditions unless otherwise noted)

Sym	Parameter		Min	Max	Units	Conditions
I _{DD}	V _{DD} supply current		-	25	mA	f_{CLK} = 12MHz, f_{DATA} = 12MHz, \overline{LE} = low
I _{DDQ}	Quiescent V _{DD} supply	y current	-	200	μA	All $V_{IN} = 0$ or V_{DD}
	I _{pp} High voltage supply current			0.50	mA	$V_{_{\rm PP}}$ = 180V. All outputs high.
I _{PP}	High voltage supply	current	-	0.50	IIIA	V_{PP} = 180V. All outputs low.
I _{IH}	High-level logic input	-	10	μA	$V_{IH} = V_{DD}$	
I	Low-level logic input	-	-10	μA	V _{IL} = 0V	
V	High level output	HV _{OUT}	155	-	V	V _{PP} = 180V, IHV _{OUT} = -5.0mA,
V _{OH}	nigit level output	D _{OUT}	V _{DD} - 1.0V	-	V	$ID_{OUT} = -100 \mu A^{OUT}$
V		HV _{OUT}	-	25	v	V _{PP} = 180V, IHV _{OUT} = +5.0mA,
V _{OL}	V _{oL} Low level output	D _{OUT}	-	1.0	V	$ID_{OUT} = +100\mu A^{OUT}$
			-	V _{DD} + 1.5	V	I _{oL} = +5.0mA
V _{oc}	HV _{out} clamp voltage	-	-1.5	V	I _{oL} = -5.0mA	

AC Electrical Characteristics (For V_{DD} = 12V. Values in parentheses are for V_{DD} = 5.0V, V_{PP} = 180V, T_A = 25°C)

Sym	Parameter	Min	Max	Units	Conditions
f _{ськ}	Clock frequency	-	12 (6.0)	MHz	
t _w	Clock width high or low	40 (83)	-	ns	
t _{su}	Data set-up time before clock rises	25 (35)	-	ns	
t _H	Data hold time after clock rises	10 (30)	-	ns	
t _{wLE}	LE pulse width	62 (80)	-	ns	
t _{DLE}	Delay time clock to LE high to low	25 (35)	-	ns	
t _{sle}	LE set-up time before clock rises	30 (40)	-	ns	
$t_{ON,} t_{OFF}$	Time from LE to HV_{out}	-	1.0 (1.5)	μs	C _L = 20pF
t _{DHL}	Delay time clock to data high to low	-	50 (110)	ns	C _L = 20pF
t _{DLH}	Delay time clock to data low to high	-	75 (160)	ns	C _L = 20pF
t _R , t _F	All logic inputs	-	5.0	ns	

Notes:

1.Shift register speed can be as low as DC as long as data set-up and hold time meet the spec.2.AC characteristics are guaranteed only under $V_{DD} = 12V$ and $V_{DD} = 5.0V$.

HV3418

Input and Output Equivalent Circuits



Switching Waveforms



Function Table

			nputs				Outputs						
Function	Data	CLK	LE	BL	POL	DIR	Shift	Reg	HV C	outputs	Data Out		
	Data	ULK		DL		DIK	1	264	1	264	*		
All on	Х	Х	Х	L	L	Х	*	**	Н	НН	*		
All off	Х	Х	Х	L	Н	Х	*	**	L	LL	*		
Invert mode	Х	Х	L	Н	L	Х	*	**	*	**	*		
Load S/R	H or L	1	L	Н	Н	Х	H or L	**	*	**	*		
Load/store	Х	Х	↓	Н	Н	Х	*	**	*	**	*		
data in latches	Х	Х	↓	Н	L	Х	*	**	*	**	*		
Transparent	L	1	Н	Н	Н	Х	L	**	L	**	*		
latch mode	Н	1	Н	Н	Н	Х	Н	**	Н	**	*		
I/O relation	D _{IO} A	1	Х	Х	Х	L	$Q_N \rightarrow$	Q _{N+1}		-	D _{IO} B		
	D _{IO} B	1	Х	Х	Х	Н	$Q_N \rightarrow$	Q _{N+1}		-	D _{IO} A		

Notes:

H = high level, L = low level = 0V, X = irrelevant, \uparrow = low-to-high transition, \downarrow = high-to-low transition. * = dependent on previous stage's state before the last CLK or last LE high.

HV3418

Pin Description

Pin #	Function	Pin #	Function	Pin #	Function
1	HV _{out} 41/24	28	N/C	55	ΗV _{ουτ} 15/50
2	HV _{out} 42/23	29	BL	56	ΗV _{ουτ} 16/49
3	HV _{OUT} 43/22	30	POL	57	ΗV _{ουτ} 17/48
4	HV _{OUT} 44/21	31	VDD	58	ΗV _{ουτ} 18/47
5	HV _{OUT} 45/20	32	DIR	59	ΗV _{ουτ} 19/46
6	HV _{out} 46/19	33	LGND	60	ΗV _{ουτ} 20/45
7	HV _{OUT} 47/18	34	OGND	61	ΗV _{ουτ} 21/44
8	HV _{OUT} 48/17	35	N/C	62	ΗV _{ουτ} 22/43
9	HV _{OUT} 49/16	36	N/C	63	ΗV _{ουτ} 23/42
10	HV _{out} 50/15	37	CLK	64	ΗV _{ουτ} 24/41
11	HV _{out} 51/14	38	LE	65	ΗV _{ουτ} 25/40
12	HV _{out} 52/13	39	D _{IO} B	66	ΗV _{ουτ} 26/39
13	HV _{OUT} 53/12	40	VPP	67	ΗV _{ουτ} 27/38
14	HV _{out} 54/11	41	HV _{out} 1/64	68	ΗV _{ουτ} 28/37
15	HV _{out} 55/10	42	HV _{out} 2/63	69	ΗV _{ουτ} 29/36
16	ΗV _{ουτ} 56/9	43	HV _{0UT} 3/62	70	ΗV _{ουτ} 30/35
17	ΗV _{ουτ} 57/8	44	HV _{out} 4/61	71	ΗV _{ουτ} 31/34
18	HV _{out} 58/7	45	ΗV _{ουτ} 5/60	72	HV _{OUT} 32/33
19	HV _{out} 59/6	46	ΗV _{ουτ} 6/59	73	HV _{OUT} 33/32
20	ΗV _{ουτ} 60/5	47	ΗV _{ουτ} 7/58	74	ΗV _{ουτ} 34/31
21	HV _{out} 61/4	48	ΗV _{ουτ} 8/57	75	ΗV _{ουτ} 35/30
22	HV _{out} 62/3	49	HV _{out} 9/56	76	ΗV _{ουτ} 36/29
23	HV _{out} 63/2	50	HV _{out} 10/55	77	ΗV _{ουτ} 37/28
24	ΗV _{ουτ} 64/1	51	HV _{out} 11/54	78	ΗV _{ουτ} 38/27
25	VPP	52	HV _{out} 12/53	79	ΗV _{ουτ} 39/26
26	D _{IO} A	53	HV _{out} 13/52	80	HV _{out} 40/25
27	N/C	54	HV _{OUT} 14/51		

Notes:

Pin designation for DIR = H/L Example: for DIR = H. Pin 1 is HV

for DIR = H, Pin 1 is HV_{out} 41 for DIR = L, Pin 1 is HV_{out} 24

80-Lead PQFP Package Outline (PG)

20.00x14.00mm body, 3.40mm height (max), 0.80mm pitch, 3.90mm footprint



Note:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symb	ol	Α	A1	A2	b	D	D1	Е	E1	е	L	L1	L2	θ	θ1
Dimen-	MIN	2.80*	0.25	2.55	0.30	23.65*	19.80*	17.65*	13.80*		0.73			0 0	5°
sion	NOM	-	-	2.80	-	23.90	20.00	17.90	14.00	0.80 BSC	0.88	1.95 REF	0.25 BSC	3.5 ⁰	-
(mm)	MAX	3.40	0.50*	3.05	0.45	24.15*	20.20*	18.15*	14.20*	200	1.03		200	7 °	16 ⁰

JEDEC Registration MO-112, Variation CB-1, Issue B, Sept.1995.

* This dimension is not specified in the JEDEC drawing.

Drawings not to scale.

Supertex Doc. #: DSPD-80PQFPPG, Version C041309.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>http://www.supertex.com/packaging.html</u>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2013 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.

