MOSFET, Single N-Channel, POWERTRENCH®

40 V, 10 A, 14 mΩ

General Description

This device has been designed to provide maximum efficiency and thermal performance for synchronous buck converters. The low $r_{DS(on)}$ and gate charge provide excellent switching performance.

Features

- Max $r_{DS(on)} = 14 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 10 \text{ A}$
- Max $r_{DS(on)} = 18 \text{ m}\Omega$ at $V_{GS} = 4.5 \text{ V}$, $I_D = 8.5 \text{ A}$
- Low Profile 0.8 mm maximum in the new package MicroFET 2 x 2 mm
- Free from halogenated compounds and antimony oxides
- RoHS Compliant

Application

• DC-DC Buck Converters

MOSFET MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Ratings	Unit
V _{DS}	Drain to Source Voltage	40	٧
V_{GS}	Gate to Source Voltage	±20	٧
I _D	Orain Current – Continuous T _A = 25°C 10 (Note 1a)		Α
	- Pulsed (Note 3)	80	
P_{D}	Power dissipation T _A = 25°C (Note 1a)		W
	Power dissipation T _A = 25°C (Note 1b)	0.9	
T _{J,} T _{STG}			°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS


Symbol	Parameter	Ratings	Unit
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	52	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1b)	145	




ON Semiconductor®

www.onsemi.com

ELECTRICAL CONNECTION



Single N-Channel MOSFET



MicroFET 2x2 (WDFN6 2x2, 0.65P) CASE 511DB

MARKING DIAGRAM



&Z = Assembly Plant Code &2 = Numeric Date Code

&K = Lot Code

051 = Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 1 of this data sheet.

PACKAGE MARKING AND ORDERING INFORMATION

Device Marking	Device	Package	Shipping [†]	
051	FDMA8051L	MicroFET 2x2	3000 Units/ Tape & Reel	

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit	
OFF CHARA	CTERISTICS	•	•				
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	40			V	
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25°C		22		mV/°C	
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 32 V, V _{GS} = 0 V			1	μΑ	
I _{GSS}	Gate-to-Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			100	nA	
ON CHARAC	CTERISTICS						
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	1.0	1.6	3.0	V	
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25°C		-5		mV/°C	
r _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = 10 V, I _D = 10 A		11	14	mΩ	
		V _{GS} = 4.5 V, I _D = 8.5 A		14	18		
		V _{GS} = 10 V, I _D = 10 A, T _J = 125°C		15	19		
9 _{FS}	Forward Transconductance	V _{DD} = 5 V, I _D = 10 A		35		S	
DYNAMIC C	HARACTERISTICS						
C _{iss}	Input Capacitance	V _{DS} = 20 V, V _{GS} = 0 V, f = 1MHz		901	1260		
C _{oss}	Output Capacitance	7		251	350	pF	
C _{rss}	Reverse Transfer Capacitance			16	25	1	
R _g	Gate Resistance		0.1	0.6	1.8	Ω	
SWITCHING	CHARACTERISTICS		•		•	•	
td _(on)	Turn – On Delay Time	V _{DD} = 20 V, I _D = 10 A,		6.4	13	ns	
t _r	Rise Time	V_{GS} = 10 V, R_{GEN} = 6 Ω		1.8	10		
t _{D(off)}	Turn – Off Delay Time	7		17	31		
t _f	Fall Time	7		1.8	10	1	
Qg	Total Gate Charge	V _{GS} = 0V to 10 V		14	20	nC	
Qg	Total Gate Charge	V _{GS} = 0V to 4.5 V		6.4	9.0	1	
Q _{gs}	Total Gate Charge	V _{DD} = 20 V, i _D = 10 A		2.4	3.7	1	
Q _{gd}	Gate to Source Charge			1.8	2.5		
DRAIN-SOU	IRCE DIODE CHARACTERISTICS						
V _{SD}	Source to Drain Diode Forward Voltage	V _{GS} = 0 V, I _S = 2 A (Note 2)		0.7	1.2	V	
		V _{GS} = 0 V, I _S = 10 A (Note 2)		0.8	1.2	1	
t _{rr}	Reverse Recovery Time	I _F = 10 A, di/dt = 100 A/μs		23	37	ns	
Q _{rr}	Reverse Recovery Charge			6.7	14	nC	


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTES:

R_{θ,JA} is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 × 1.5 in. board of FR-4 material. R_{θ,JC} is guaranteed by design while R_{θ,JA} is determined by the user's board design.



 a) 52°C/W when mounted on a 1 in² pad of 2 oz copper.



b) 145°C/W when mounted on a minimum pad of 2 oz copper.

- 2. Pulse Test: Pulse Width < 300 μ s, Duty cycle < 2.0%.
- 3. Pulsed I_D limited by junction temperature, td<= 100 μS, please refer to SOA curve for more details.

TYPICAL CHARACTERISTICS T_J = 25°C unless otherwise noted




Figure 1. On Region Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 4. On-Resistance vs. Gate to Source Voltage

TYPICAL CHARACTERISTICS T_J = 25°C unless otherwise noted (continued)




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 9. Forward Bias Safe Operating Area




Figure 10. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS T_J = 25°C unless otherwise noted (continued)






Figure 11. Single Pulse Junction-to-Ambient Transient Thermal Response Curve


POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

WDFN6 2x2, 0.65P CASE 511DB ISSUE O


DATE 31 AUG 2016








RECOMMENDED LAND PATTERN OPT 1





BOTTOM VIEW

RECOMMENDED LAND PATTERN OPT 2

NOTES:

- A. DOES NOT FULLY CONFORM TO JEDEC REGISTRATION MO-229 DATED AUG/2003
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994

DOCUMENT NUMBER:	98AON13617G	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	WDFN6 2X2, 0.65P		PAGE 1 OF 1	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative