



Order







**ESD224** SLVSEB4-FEBRUARY 2018

# ESD224 Low Clamping 4-Channel ESD Protection Device for HDMI Interface

#### Features 1

- IEC 61000-4-2 Level 4 ESD Protection
  - ±12-kV Contact Discharge
  - ±15-kV Air Gap Discharge
- IEC 61000-4-4 EFT Protection
  - 80 A (5/50 ns)
- IEC 61000-4-5 Surge Protection
  - 2 A (8/20 µs)
- IO Capacitance:
- 0.5 pF (Typical)
- HDMI 2.0 Compliant
- Ultra-Low Leakage Current: 0.1 nA (Typical)
- Ultra-Low ESD Clamping Voltage: 8 V at 16-A TLP (System Side)
- Supports High Speed Interfaces up to 6 Gbps
- Industrial Temperature Range: -40°C to +125°C
- Industry Standard DQA Package

#### Applications 2

- End Equipment
  - Set-Top Boxes
  - TV and Monitors
  - Laptops and Desktops
  - DVD, Blue-ray, Multimedia Players
- Interfaces
  - HDMI 2.0/1.4
  - Ethernet 10/100/1000 Mbps
  - **USB 3.0**

## 3 Description

The ESD224 is a bidirectional TVS ESD protection diode array for high speed applications such as USB 3.0 and HDMI 2.0. The ESD224 is rated to dissipate ESD strikes at the maximum level specified in the IEC 61000-4-2 international standard (Level 4). The ESD224 employs on-chip differentially matched series elements to enhance down-stream ESD clamping performance while maintaining the signal compliance for high speed interfaces. The ultra-low clamping performance and high differential bandwidth provided by the ESD224 on-chip ESD protection network enables the device to be HDMI 2.0 compliant while providing robust protection to downstream HDMI devices.

The ESD224 is offered in the industry standard USON-10 (DQA) package. The package features 0.5mm pin pitch easing implementation and reducing design time.

#### Device Information<sup>(1)</sup>

PART NUMBER		PACKAGE	BODY SIZE (NOM)					
	ESD224	USON (10)	2.50 mm × 1.00 mm					

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### Typical Application Schematic



Copyright © 2018, Texas Instruments Incorporated





Texas Instruments

www.ti.com

## **Table of Contents**

1	Feat	tures 1							
2	Арр	Applications 1							
3	Des	cription1							
4	Rev	ision History 2							
5	Pin	Configuration and Functions 3							
6	Spe	cifications 4							
	6.1	Absolute Maximum Ratings 4							
	6.2	ESD Ratings -JEDEC Specifications 4							
	6.3	ESD Ratings - IEC Specifications 4							
	6.4	Recommended Operating Conditions 4							
	6.5	Thermal Information 4							
	6.6	Electrical Characteristics 5							
	6.7	Typical Characteristics 6							
7	Deta	ailed Description7							
	7.1	Overview 7							
	7.2	Functional Block Diagram 7							
	7.3	Feature Description7							

	7.4	Device Functional Modes	8
8	Арр	lication and Implementation	9
	8.1	Application Information	9
	8.2	Typical Application	9
9	Pow	er Supply Recommendations	11
10	Lay	out	11
	10.1	Layout Guidelines	. 11
	10.2	Layout Examples	. 12
11	Dev	ice and Documentation Support	13
	11.1	Documentation Support	. 13
	11.2	Receiving Notification of Documentation Updates	13
	11.3	Community Resources	. 13
	11.4	Trademarks	. 13
	11.5	Electrostatic Discharge Caution	. 13
	11.6	Glossary	. 13
12		hanical, Packaging, and Orderable	
	Info	mation	13

## 4 Revision History

DATE	REVISION	NOTES	
February 2018	*	Initial release.	



## 5 Pin Configuration and Functions



USON-10 2.5 mm x 1.0 mm, 0.5 mm pitch

#### **Pin Functions**

PIN		ТҮРЕ	DESCRIPTION			
NAME	NAME NO.		DESCRIPTION			
GND	3	Ground	Cround Connect to ground These pipe are shorted interpoly			
GND	8	Ground	Ground. Connect to ground. These pins are shorted internally.			
IO1_C	1					
IO2_C	2	Connector Side I/O	FSD protocted channel to be connected to the connector			
IO3_C	4	Connector Side I/O	ESD protected channel to be connected to the connector			
IO4_C	5					
IO4_S	6	System Side I/O Pin corresponding to IO4_C				
IO3_S	7	System Side I/O Pin corresponding to IO3_C	To be connected to the system side			
IO2_S	9	System Side I/O Pin corresponding to IO2_C	To be connected to the system side			
IO1_S	10	System Side I/O Pin corresponding to IO1_C				

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Electrical Fast Transient	IEC 61000-4-4 Peak Current at 25°C		80	А
Peak Pulse	IEC 61000-4-5 Surge (t <sub>p</sub> 8/20 μs) Peak Power at 25°C		17	W
Peak Puise	IEC 61000-4-5 Surge (tp 8/20 µs) Peak Current at 25°C		2	А
T <sub>A</sub> Operating free-air temperature		-40	125	°C
T <sub>stg</sub> Storage temperature		-65	155	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings -JEDEC Specifications

			VALUE	UNIT
M	Electrostatia discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2500	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 ESD Ratings - IEC Specifications

			VALUE	UNIT
V	Electrostatic discharge	IEC 61000-4-2 Contact Discharge, all pins	±12000	V
V(ESD)		IEC 61000-4-2 Air Discharge, all pins	±15000	v

### 6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>IN</sub>	Input voltage	-3.6	3.6	V
T <sub>A</sub>	Operating Free Air Temperature	-40	125	°C

### 6.5 Thermal Information

		ESD224	
	THERMAL METRIC <sup>(1)</sup>	DQA (USON)	UNIT
		10	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	348.7	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	214.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	270.7	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	81.7	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	270.7	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 6.6 Electrical Characteristics

At TA = 25°C unless otherwise noted

	I <sub>IO</sub> < 10 nA, across operating					
	temperature range	-3.6		3.6	V	
5 to 3	I <sub>IO</sub> = 1 mA	5.5		7.5	V	
1, 2,	I <sub>IO</sub> = -1 mA,	-5.5		-7.5	V	
3 4, 5 <sup>(2)</sup>	I <sub>IO</sub> = 1 mA		6.3		V	
to 3	I <sub>IO</sub> = -1 mA		-6.3		V	
	IPP = 1 A, pin 1, 2, 4, 5 to 3 or 8(GND), GND to pin 1, 2, 4, 5		7		V	
	IPP = 5 A, pin 1, 2, 4, 5 to 3 or 8(GND), GND to pin 1, 2, 4, 5		9		V	
	IPP = 16 A, pin 1, 2, 4, 5 to 3 or 8(GND), GND to pin 1, 2, 4, 5		14		V	
IEC 61000-4-2 30 ns Clamping	8-kV Contact discharge on pin 1, 2, 4, 5 with pin3 grounded. Voltage waveform measured at pin 6, 7, 9, 10 with respect to GND		8		V	
rent at	-8-kV Contact discharge on pin 1, 2, 4, 5 with pin3 grounded. Voltage waveform measured at pin 6, 7, 9, 10 with respect to GND		-5		V	
	Pin 1, 2, 4, 5 to GND, 100 ns TLP		0.5		0	
	GND to Pin 1, 2, 4, 5 , 100 ns TLP		0.5		Ω	
)	$V_{IO} = 0 V$ , $V_{p-p} = 30 mV$ , $f = 1 MHz$		0.5	0.6	pF	
	$\begin{array}{l} C_{\text{LINE1}} \text{-} C_{\text{LINE2},} \text{ V}_{\text{IO}} = 0 \text{ V}, \text{ Vp-p} = 30 \\ \text{mV}, \text{ f} = 1 \text{ MHz} \end{array}$		0.02	0.07	pF	
Ηz	Differential insertion loss at Ch1, Ch2, Ch3, Ch4 at 6GHz		2		dB	
	V <sub>IO</sub> =±3.6 V, Pin 1,2,4,5 to Pin 3		0.1	10	nA	
	1, 2, 3 4, 5 <sup>(2)</sup> to 3 rent at		5 to 3 $I_{IO} = 1 \text{ mA}$ 5.5   1, 2, $I_{IO} = -1 \text{ mA}$ , -5.5   3 $I_{IO} = -1 \text{ mA}$ -5.5   to 3 $I_{IO} = -1 \text{ mA}$ -5.5   to 3 $I_{IO} = -1 \text{ mA}$ -5.5   IPP = 1 A, pin 1, 2, 4, 5 to 3 or 8(GND), GND to pin 1, 2, 4, 5 IPP = 5 A, pin 1, 2, 4, 5 to 3 or 8(GND), GND to pin 1, 2, 4, 5   IPP = 16 A, pin 1, 2, 4, 5 to 3 or 8(GND), GND to pin 1, 2, 4, 5 8-kV Contact discharge on pin 1, 2, 4, 5   IPP = 16 A, pin 1, 2, 4, 5 to 3 or 8(GND), GND to pin 1, 2, 4, 5 8-kV Contact discharge on pin 1, 2, 4, 5   with pin3 grounded. Voltage waveform measured at pin 6, 7, 9, 10 with respect to GND -8-kV Contact discharge on pin 1, 2, 4, 5   with pin3 grounded. Voltage waveform measured at pin 6, 7, 9, 10 with respect to GND Vin espect to GND   Pin 1, 2, 4, 5 to GND, 100 ns TLP GND to Pin 1, 2, 4, 5, 100 ns TLP   O V <sub>IO</sub> = 0 V, V <sub>P-P</sub> = 30 mV, f = 1 MHz   C <sub>LINE1</sub> - C <sub>LINE2</sub> , V <sub>IO</sub> = 0 V, VP-P = 30 mV, f = 1 MHz Differential insertion loss at Ch1, Ch2, Ch3, Ch4 at 6GHz	5 to 3 $I_{IO} = 1 \text{ mA}$ 5.5   1, 2, $I_{IO} = -1 \text{ mA}$ , -5.5   3 $I_{IO} = 1 \text{ mA}$ 6.3   to 3 $I_{IO} = -1 \text{ mA}$ -6.3   to 3 $I_{IO} = -1 \text{ mA}$ -6.3   IPP = 1 A, pin 1, 2, 4, 5 to 3 or 8(GND), GND to pin 1, 2, 4, 5   IPP = 5 A, pin 1, 2, 4, 5 to 3 or 8(GND), GND to pin 1, 2, 4, 5 9   IPP = 16 A, pin 1, 2, 4, 5 to 3 or 8(GND), GND to pin 1, 2, 4, 5 14   Rev Contact discharge on pin 1, 2, 4, 5   Numerical discharge on pin 1, 2, 4, 5   IPP = 16 A, pin 1, 2, 4, 5 to 3 or 8(GND), GND to pin 1, 2, 4, 5   IPP = 16 A, pin 1, 2, 4, 5 to 3 or 8(GND), GND to pin 1, 2, 4, 5   IPP = 16 A, pin 1, 2, 4, 5 to 3 or 8(GND), GND to pin 1, 2, 4, 5   Numerical discharge on pin 1, 2, 4, 5   Numerical discharge on pin 1, 2, 4, 5   Numerical discharge on pin 1, 2, 4, 5   Swith pin3 grounded. Voltage waveform measured at pin 6, 7, 9, 10   -8-kV Contact discharge on pin 1, 2, 4, 5   O   O   O   O   O <td colsp<="" td=""><td>5 to 3 <math>I_{IO} = 1 \text{ mA}</math> 5.5 7.5   1, 2, <math>I_{IO} = -1 \text{ mA}</math>, -5.5 -7.5   3, 4, 5 (2) <math>I_{IO} = 1 \text{ mA}</math> 6.3   to 3 <math>I_{IO} = -1 \text{ mA}</math> -6.3   IPP = 1 A, pin 1, 2, 4, 5 to 3 or 8(GND), GND to pin 1, 2, 4, 5   IPP = 5 A, pin 1, 2, 4, 5 to 3 or 8(GND), GND to pin 1, 2, 4, 5 9   IPP = 16 A, pin 1, 2, 4, 5 to 3 or 8(GND), GND to pin 1, 2, 4, 5 14   8-kV Contact discharge on pin 1, 2, 4, 5   8-kV Contact discharge on pin 1, 2, 4, 5 with pin3 grounded. Voltage waveform measured at pin 6, 7, 9, 10   with respect to GND   e-5   Pin 1, 2, 4, 5 to GND, 100 ns TLP 0.5   QND to Pin 1, 2, 4, 5, 100 ns TLP 0.5   O V<sub>IO</sub> = 0 V, V<sub>P-P</sub> = 30 mV, f = 1 MHz 0.5 0.6   C<sub>LINE1</sub> - C<sub>LINE2</sub>, V<sub>IO</sub> = 0 V, VP-P = 30 0.02 0.07   mV, f = 1 MHz 0.5 0.6 0.02 0.07   Ifferential insertion loss at Ch1, Ch2, Ch3, Ch4 at 6GHz 2</td></td>	<td>5 to 3 <math>I_{IO} = 1 \text{ mA}</math> 5.5 7.5   1, 2, <math>I_{IO} = -1 \text{ mA}</math>, -5.5 -7.5   3, 4, 5 (2) <math>I_{IO} = 1 \text{ mA}</math> 6.3   to 3 <math>I_{IO} = -1 \text{ mA}</math> -6.3   IPP = 1 A, pin 1, 2, 4, 5 to 3 or 8(GND), GND to pin 1, 2, 4, 5   IPP = 5 A, pin 1, 2, 4, 5 to 3 or 8(GND), GND to pin 1, 2, 4, 5 9   IPP = 16 A, pin 1, 2, 4, 5 to 3 or 8(GND), GND to pin 1, 2, 4, 5 14   8-kV Contact discharge on pin 1, 2, 4, 5   8-kV Contact discharge on pin 1, 2, 4, 5 with pin3 grounded. Voltage waveform measured at pin 6, 7, 9, 10   with respect to GND   e-5   Pin 1, 2, 4, 5 to GND, 100 ns TLP 0.5   QND to Pin 1, 2, 4, 5, 100 ns TLP 0.5   O V<sub>IO</sub> = 0 V, V<sub>P-P</sub> = 30 mV, f = 1 MHz 0.5 0.6   C<sub>LINE1</sub> - C<sub>LINE2</sub>, V<sub>IO</sub> = 0 V, VP-P = 30 0.02 0.07   mV, f = 1 MHz 0.5 0.6 0.02 0.07   Ifferential insertion loss at Ch1, Ch2, Ch3, Ch4 at 6GHz 2</td>	5 to 3 $I_{IO} = 1 \text{ mA}$ 5.5 7.5   1, 2, $I_{IO} = -1 \text{ mA}$ , -5.5 -7.5   3, 4, 5 (2) $I_{IO} = 1 \text{ mA}$ 6.3   to 3 $I_{IO} = -1 \text{ mA}$ -6.3   IPP = 1 A, pin 1, 2, 4, 5 to 3 or 8(GND), GND to pin 1, 2, 4, 5   IPP = 5 A, pin 1, 2, 4, 5 to 3 or 8(GND), GND to pin 1, 2, 4, 5 9   IPP = 16 A, pin 1, 2, 4, 5 to 3 or 8(GND), GND to pin 1, 2, 4, 5 14   8-kV Contact discharge on pin 1, 2, 4, 5   8-kV Contact discharge on pin 1, 2, 4, 5 with pin3 grounded. Voltage waveform measured at pin 6, 7, 9, 10   with respect to GND   e-5   Pin 1, 2, 4, 5 to GND, 100 ns TLP 0.5   QND to Pin 1, 2, 4, 5, 100 ns TLP 0.5   O V <sub>IO</sub> = 0 V, V <sub>P-P</sub> = 30 mV, f = 1 MHz 0.5 0.6   C <sub>LINE1</sub> - C <sub>LINE2</sub> , V <sub>IO</sub> = 0 V, VP-P = 30 0.02 0.07   mV, f = 1 MHz 0.5 0.6 0.02 0.07   Ifferential insertion loss at Ch1, Ch2, Ch3, Ch4 at 6GHz 2

(1) VBRF and VBRR are defined as the voltage obtained at 1 mA when sweeping the voltage up, before the device latches into the snapback state

(2) VHOLD is defined as the voltage when 1 mA is applied, after the device has successfully latched into the snapback state.

**ESD224** 

SLVSEB4-FEBRUARY 2018

.....



### 6.7 Typical Characteristics



IEC. Contact Stress on the Connector Side Pin

Figure 1. Clamping Voltage Waveform at the System Side



Figure 2. Clamping Voltage Waveform at the System Side



#### 7 Detailed Description

#### 7.1 Overview

The ESD224 is a bidirectional ESD Protection Diode with ultra-low capacitance. This device can dissipate ESD strikes above the maximum level specified by the IEC 61000-4-2 International Standard. The ultra-low capacitance makes this device ideal for protecting any super high-speed signal pins.

#### 7.2 Functional Block Diagram



Copyright © 2018, Texas Instruments Incorporated

#### 7.3 Feature Description

#### 7.3.1 IEC 61000-4-2 ESD Protection

The I/O pins can withstand ESD events up to  $\pm 12$ -kV contact and  $\pm 15$ -kV air gap. An ESD-surge clamp diverts the current to ground.

#### 7.3.2 IEC 61000-4-4 EFT Protection

The I/O pins can withstand an electrical fast transient burst of up to 80 A (5/50 ns waveform, 4 kV with 50- $\Omega$  impedance). An ESD-surge clamp diverts the current to ground.

#### 7.3.3 IEC 61000-4-5 Surge Protection

The I/O pins can withstand surge events up to 2 A and 17 W (8/20 µs waveform). An ESD-surge clamp diverts this current to ground.

#### 7.3.4 IO Capacitance

The capacitance between each I/O pin to ground is 0.5 pF (typical). This device supports data rates up to 6 Gbps.

#### 7.3.5 DC Breakdown Voltage

The DC breakdown voltage of each I/O pin is a minimum of  $\pm 5.5$  V. This ensures that sensitive equipment is protected from surges above the reverse standoff voltage of  $\pm 3.6$  V.



#### Feature Description (continued)

#### 7.3.6 Ultra Low Leakage Current

The I/O pins feature an ultra-low leakage current of 10 nA (maximum) with a bias of ±2.5 V.

#### 7.3.7 Low ESD Clamping Voltage

The I/O pins feature an ESD clamp that is capable of clamping the voltage to 8 V ( $I_{PP} = 16 \text{ A TLP}$ ) on the system side pins when the system draws at least 3 A.

#### 7.3.8 Supports High Speed Interfaces

This device is capable of supporting high speed interfaces up to 6 Gbps, because of the extremely low IO capacitance.

#### 7.3.9 Industrial Temperature Range

This device features an industrial operating range of -40°C to +125°C.

#### 7.4 Device Functional Modes

The ESD224 is a passive integrated circuit that triggers when voltages are above  $V_{BRF}$  or below  $V_{BRR}$ . During ESD events, voltages as high as ±15 kV (air) can be directed to ground via the internal diode network. When the voltages on the protected line fall below the trigger levels of ESD224 (usually within 100s of nano-seconds) the device reverts to passive.



### 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The ESD224 is a diode type TVS which is used to provide a path to ground for dissipating ESD events on highspeed signal lines between a human interface connector and a system. As the current from ESD passes through the TVS, only a small voltage drop is present across the diode. Part of this voltage drop across the diode drops across the series element between the connector side pin and the system-side pin. Therefore, the effective voltage drop across the protected IC is smaller than the voltage drop across the diode. It is recommended to avoid through-routing for this ESD diode (single trace connecting both the connector side pin and the system side pin) for the best ESD performance.

#### 8.2 Typical Application



Copyright © 2018, Texas Instruments Incorporated

Figure 3. ESD224 Protecting the HDMI Interface



#### **Typical Application (continued)**

#### 8.2.1 Design Requirements

In this design example, two ESD224 devices, one TPD4E05U06 and one TPD1E05U06 device are used to protect an HDMI 2.0 interface. For HDMI 2.0 application design parameters listed in Table 1 are known.

DESIGN PARAMETER	VALUE
Signal range on high speed differential data lines	0 to 3.6 V
Operating frequency of high speed data lines	3 GHz (First Harmonic)
Signal range on control lines (CEC, UTILITY, DDC_CLK and DDC_DAT)	0 to 5 V

#### **Table 1. Design Parameters**

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Signal Range

ESD224 supports signal ranges between –3.6 V and 3.6 V, which supports the high-speed lines on the HDMI 2.0 application. The TPD4E05U06 and TPD1E05U06 support signal ranges between 0 V and 5.5 V, which supports the HDMI control lines.

#### 8.2.2.2 Operating Frequency

The ESD224 has a 0.5 pF (typical) capacitance, which supports the HDMI 2.0 rate of 6 Gbps. The TPD4E05U06 and TPD1E05U06 have a typical capacitance of 0.5 pF and 0.42 pF respectively, which easily support the control lines. The ESD224 has 4 identical protection channels for the differential HDMI high-speed signal lines. The symmetrical pin out of the device with a ground pin between the two differential signal pins makes it suitable for this application.



### 9 Power Supply Recommendations

This device is a passive ESD device so there is no need to power it. Take care not to violate the recommended I/O specification (–3.6 V to 3.6 V) to ensure the device functions properly.

## 10 Layout

#### 10.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
  - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
  - The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- For the best ESD performance, do not use through-routing for the data channels. Connecting pins 1 and 10, 2 and 9, 4 and 7, 5 and 6 together with through routing will reduce the clamping voltage performance of ESD224.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
  - Electric fields tend to build up on corners, increasing EMI coupling.



Figure 4. HDMI Type-A Transmitter Port Layout. Note That There is no Through-Routing for the ESD224 Pins Connecting to the High Speed Data Lines.

12 Submit Documentation Feedback



### 11 Device and Documentation Support

#### **11.1 Documentation Support**

#### 11.1.1 Related Documentation

For related documentation see the following:

#### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **11.3 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 Trademarks

E2E is a trademark of Texas Instruments.

#### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



23-Mar-2018

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
ESD224DQAR	PREVIEW	USON	DQA	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	1AR	
ESD224DQAT	PREVIEW	USON	DQA	10	250	TBD	Call TI	Call TI	-40 to 125		
PESD224DQAT	ACTIVE	USON	DQA	10	3000	TBD	Call TI	Call TI	-40 to 125		Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# PACKAGE OPTION ADDENDUM

23-Mar-2018

# **MECHANICAL DATA**



B. This drawing is subject to change without notice.C. SON (Small Outline No-Lead) package configuration.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated