



Order

Now





TEXAS INSTRUMENTS

DRV8428E, DRV8428P

SLOSE51 - JUNE 2020

# DRV8428E/P Dual H-Bridge Motor Drivers With Integrated Current Sense and Smart Tune Technology

# 1 Features

- Dual H-bridge motor driver
  - One bipolar stepper motor
  - Dual bidirectional brushed-DC motors
  - Four unidirectional brushed-DC motors
- Integrated current sense functionality
  - No sense resistors required
  - ±5% Full-scale current accuracy
- 4.2- to 33-V Operating supply voltage range
- Multiple control interface options
  - PHASE/ENABLE
  - PWM
- Smart tune decay technology, and mixed decay options
- 1500 mΩ HS + LS R<sub>DS(ON)</sub> at 24 V, 25°C
- Current Capacity Per Bridge: 1.7-A peak, 1-A Full-Scale, 0.7-A rms
- Configurable Off-Time PWM Chopping
  - 7, 16 or 32 μs
- Supports 1.8-V, 3.3-V, 5.0-V logic inputs
- Low-current sleep mode (2 μA)
- Spread spectrum clocking for low electromagnetic interference (EMI)
- Inrush current limiting in brushed-DC applications
- Small package and footprint
- Protection features
  - VM undervoltage lockout (UVLO)
  - Overcurrent protection (OCP)
  - Thermal shutdown (OTSD)

# 2 Applications

- Brushed DC Motors
- Printers and scanners
- Currency counters, and EPOS
- Office and home automation
- Factory automation and robotics
- Small home appliances
- Sewing Machines
- Vacuum, humanoid, and toy robotics
- Smart Meters

Servo Motors and Actuators

# 3 Description

The DRV8428E/P devices are dual H-bridge motor drivers for a wide variety of industrial applications. The devices can be used for driving two DC motors, or a bipolar stepper motor. The output stage of the driver consists of N-channel power MOSFETs configured as two full H-bridges, current sensing and regulation, and protection circuitry. The integrated current sensing uses an internal current mirror architecture, removing the need for a large power shunt resistor, saving board area and reducing system cost. A low-power sleep mode is provided to achieve ultra- low quiescent current draw by shutting down most of the internal circuitry. Internal protection features are provided for supply undervoltage lockout (UVLO), output overcurrent (OCP), and device overtemperature (TSD). The DRV8428E/P is capable of driving up to 1-A full scale or 0.7-A rms output current per H-bridge (dependent on PCB design).

# Table 1. Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DRV8428EPWPR	HTSSOP (16)	5mm x 4.4mm
DRV8428ERTER	VQFN (16)	3.0mm x 3.0mm
DRV8428EDYYR	TSOT (16)	4.2mm x 3.26mm
DRV8428PPWPR	HTSSOP (16)	5mm x 4.4mm
DRV8428PRTER	VQFN (16)	3.0mm x 3.0mm
DRV8428PDYYR	TSOT (16)	4.2mm x 3.26mm

<sup>(1)</sup> For all available packages, see the orderable addendum at the end of the data sheet.







An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. ADVANCE INFORMATION for pre-production products; subject to change without notice.





Figure 2. DRV8428P Simplified Schematic

Copyright © 2020, Texas Instruments Incorporated

3



### www.ti.com

XAS

**STRUMENTS** 

**4** Revision History

DATE

June 2020

# **Table of Contents**

REVISION

\*

1	Fea	tures	1
2	Арр	lications	1
3	Des	cription	1
4	Rev	ision History	3
5	Pin	Configuration and Functions	4
6	Spe	cifications	6
	6.1	Absolute Maximum Ratings	6
	6.2	ESD Ratings	<mark>6</mark>
	6.3	Recommended Operating Conditions	7
	6.4	Thermal Information	7
	6.5	Electrical Characteristics	8
7	Deta	ailed Description	10
	7.1	Overview	10
	7.2	Functional Block Diagrams	11
	7.3	Feature Description	13
	7.4	Device Functional Modes	22
8	Арр	lication and Implementation	23

	8.1	Application Information	23
	••••	••	
	8.2	Typical Application	23
	8.3	Alternate Application	25
9	Pow	er Supply Recommendations	26
	9.1	Bulk Capacitance	26
10	Lay	out	27
	10.1	Layout Guidelines	27
11	Dev	ice and Documentation Support	28
	11.1	Device Support (Optional)	28
	11.2	Documentation Support (if applicable)	28
	11.3	Related Links	28
	11.4	Receiving Notification of Documentation Updates	28
	11.5	Community Resources	28
	11.6	Trademarks	28
	11.7	Electrostatic Discharge Caution	28
	11.8	Glossary	28
12	Mec	hanical, Packaging, and Orderable	
	Info	mation	29

NOTES

Initial release.

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

**DRV8428E, DRV8428P** SLOSE51 - JUNE 2020





4





# **Table 2. Pin Functions**

PIN						
	PV	VP, DYY		RTE	TYPE	DESCRIPTION
NAME	DRV84 28E	DRV8428P	DRV84 28E	DRV8428P		
DECAY/TOF F	11	11	9	9	I	Decay mode and off-time setting pin. See <i>Current Regulation,</i> <i>Off-time and Decay Modes</i> ; seven-level pin.
AEN	15	_	13	—	I	Bridge A enable input. Logic high enables bridge A; logic low disables the bridge Hi-Z.
AIN1	_	15	_	13	I	Bridge A PWM input. Logic controls the state of H-bridge A; internal pulldown.
AIN2	_	14	_	12	I	Bridge B PWM input. Logic controls the state of H-bridge B; internal pulldown.
AOUT1	3	3	1	1	0	Winding A output. Connect to motor winding.
AOUT2	4	4	2	2	0	Winding A output. Connect to motor winding.
APH	14	_	12	—	I	Bridge A phase input. Logic high drives current from AOUT1 to AOUT2.
VREFA	10	10	8	8	I	Reference voltage input. Voltage on this pin sets the full scale chopping current in H-bridge A.
BEN	13	_	11	_	I	Bridge B enable input. Logic high enables bridge B; logic low disables the bridge Hi-Z.
BIN1	_	13	_	11	I	Bridge B PWM input. Logic controls the state of H-bridge B; internal pulldown.
BIN2	—	12	_	10	I	Bridge B PWM input. Logic controls the state of H-bridge B; internal pulldown.
BOUT1	6	6	4	4	0	Winding B output. Connect to motor winding.
BOUT2	5	5	3	3	0	Winding B output. Connect to motor winding.
врн	12	_	10	_	I	Bridge B phase input. Logic high drives current from BOUT1 to BOUT2.
VREFB	9	9	7	7	I	Reference voltage input. Voltage on this pin sets the full scale chopping current in H-bridge B.
GND	7	7	5	5	PWR	Device ground. Connect to system ground.

Copyright © 2020, Texas Instruments Incorporated

Submit Documentation Feedback

STRUMENTS

EXAS

Table 2. Pin Functions (continued)

PIN							
	PV	VP, DYY		RTE	ТҮРЕ	DESCRIPTION	
NAME	DRV84 28E	DRV8428P	DRV84 28E	DRV8428P			
DVDD	8	8	6	6	PWR	Logic supply voltage. Connect a X7R, 0.47- $\mu$ F, 6.3-V or 10-V rated ceramic capacitor to GND.	
VM	1	1	15	15	PWR	Power supply. Connect to motor supply voltage and bypass to GND with a 0.01- $\mu$ F ceramic capacitor plus a bulk capacitor rated for VM.	
PGND	2	2	16	16	PWR	Power ground. Connect to system ground.	
nSLEEP	16	16	14	14	I	Sleep mode input. Logic high to enable device; logic low to enter low-power sleep mode; internal pulldown resistor. An nSLEEP low pulse clears faults.	
PAD	-	-	-	-	-	Thermal pad. Connect to system ground.	

# 6 Specifications

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range referenced with respect to GND (unless otherwise noted) <sup>(1)</sup>

	MIN	MAX	UNIT
Power supply voltage (VM)	-0.3	35	V
nSLEEP pin voltage (nSLEEP)	-0.3	V <sub>VM</sub>	V
Internal regulator voltage (DVDD)	-0.3	5.75	V
Control pin voltage (APH, AEN, BPH, BEN, AIN1, AIN2, BIN1, BIN2, DECAY/TOFF)	-0.3	5.75	V
Reference input pin voltage (VREFA, VREFB)	-0.3	5.75	V
Continuous phase node pin voltage (AOUT1, AOUT2, BOUT1, BOUT2)	-1	V <sub>VM</sub> + 1	V
Transient 100 ns phase node pin voltage (AOUT1, AOUT2, BOUT1, BOUT2)	-3	V <sub>VM</sub> + 3	V
Peak drive current (AOUT1, AOUT2, BOUT1, BOUT2)		Internally Limited	А
Operating ambient temperature, T <sub>A</sub>	-40	125	°C
Operating junction temperature, T <sub>J</sub>	-40	150	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001		±2000	
V <sub>(ES</sub> D)	` d'a ala a na a	Charged-device model (CDM), per JEDEC specification JESD22-C101	Corner pins for PWP (1, 8, 9, and 16)	±750	V
			Other pins	±500	



# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{VM}$	Supply voltage range for normal (DC) operation	4.2	33	V
VI	Logic level input voltage	0	5.5	V
V <sub>REF</sub>	Reference rms voltage range (VREFA, VREFB)	0.05	3	V
$f_{PWM}$	Applied PWM signal (APH, AEN, BPH, BEN, AIN1, AIN2, BIN1, BIN2)	0	100	kHz
I <sub>FS</sub>	Motor full-scale current (xOUTx)	0	1	А
I <sub>rms</sub>	Motor RMS current (xOUTx)	0	0.7	А
T <sub>A</sub>	Operating ambient temperature	-40	125	°C
TJ	Operating junction temperature	-40	150	°C

# 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	PWP (HTSSOP)	DYY (TSOT)	RTE (VQFN)	UNIT	
		16 PINS	16 PINS	16 PINS	0	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	47.2	88.3	49	°C/W	
R <sub>θJC(to</sub> p)	Junction-to-case (top) thermal resistance	43.2	43.5	57.7	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	23.3	26.3	23.4	°C/W	
ΨJT	Junction-to-top characterization parameter	1.4	1.2	1.9	°C/W	
Ψјв	Junction-to-board characterization parameter	23.2	26.2	23.4	°C/W	
R <sub>θJC(b</sub> ot)	Junction-to-case (bottom) thermal resistance	6.4	N/A	8.9	°C/W	

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

# 6.5 Electrical Characteristics

Typical values are at  $T_A = 25^{\circ}$ C and  $V_{VM} = 24$  V. All limits are over recommended operating conditions, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER S	UPPLIES (VM, DVDD)					
I <sub>VM</sub>	VM operating supply current	nSLEEP = 1, No motor load		5	6.5	mA
I <sub>VMQ</sub>	VM sleep mode supply current	nSLEEP = 0		2	4	μA
	Sleep time	nSLEEP = 0 to sleep-mode	120			μS
t <sub>RESET</sub>	nSLEEP reset pulse	nSLEEP low to clear fault	20		40	μS
t <sub>WAKE</sub>	Wake-up time	nSLEEP = 1 to output transition		0.8	1.2	ms
t <sub>ON</sub>	Turn-on time	VM > UVLO to output transition		0.8	1.2	ms
V <sub>DVDD</sub>	Internal regulator voltage	No external load, 6 V < V <sub>VM</sub> < 33 V	4.5	5	5.5	V
	VEL INPUTS (APH, AEN, BPH, BE	N, AIN1, AIN2, BIN1, BIN2, nSLEEP)				
V <sub>IL</sub>	Input logic-low voltage		0		0.6	V
V <sub>IH</sub>	Input logic-high voltage		1.5		5.5	V
V <sub>HYS</sub>	Input logic hysteresis			150		mV
IIL	Input logic-low current	V <sub>IN</sub> = 0 V	-1		1	μA
I <sub>IH</sub>	Input logic-high current	$V_{\rm IN} = 5 V$			100	μA
t <sub>PD</sub>	Propagation delay	xPH, xEN, xINx input to current change		750		ns
SEVEN-LE	VEL INPUT (DECAY/TOFF)	•			+	
V <sub>I1</sub>	Voltage level 1	Tied to GND	0		0.1	V
V <sub>I2</sub>	Voltage level 2	14.7kΩ ± 1% to GND	0.2		0.35	V
V <sub>I3</sub>	Voltage level 3	44.2kΩ ± 1% to GND	0.55		0.8	V
V <sub>I4</sub>	Voltage level 4	100kΩ ± 1% to GND	1		1.25	V
V <sub>I5</sub>	Voltage level 5	249kΩ ± 1% to GND	1.5		1.75	V
V <sub>I6</sub>	Voltage level 6	Hi-Z	2.1		2.35	V
V <sub>I7</sub>	Voltage level 7	Tied to DVDD	3		5.5	V
lo	Output pull-up current			22.5		μA
MOTOR D	RIVER OUTPUTS (AOUT1, AOUT2	, BOUT1, BOUT2)			·	
		$V_{VM} = 24 \text{ V}, \text{ T}_{J} = 25 \text{ °C}, \text{ I}_{O} = -0.5 \text{ A}$		750	900	mΩ
R <sub>DS(ONH)</sub>	High-side FET on resistance	V <sub>VM</sub> = 24 V, T <sub>J</sub> = 125 °C, I <sub>O</sub> = -0.5 A		1130	1400	mΩ
		V <sub>VM</sub> = 24 V, T <sub>J</sub> = 150 °C, I <sub>O</sub> = -0.5 A		1250	1590	mΩ
		$V_{VM} = 24 \text{ V}, \text{ T}_{J} = 25 \text{ °C}, \text{ I}_{O} = 0.5 \text{ A}$		750	900	mΩ
R <sub>DS(ONL)</sub>	Low-side FET on resistance	$V_{VM} = 24 \text{ V}, \text{ T}_{J} = 125 \text{ °C}, \text{ I}_{O} = 0.5 \text{ A}$		1130	1400	mΩ
		V <sub>VM</sub> = 24 V, T <sub>J</sub> = 150 °C, I <sub>O</sub> = 0.5 A		1250	1590	mΩ
t <sub>SR</sub>	Output slew rate	VM = 24V, $I_0 = 0.5$ A, Between 10% and 90%		240		V/µs
PWM CUR	RENT CONTROL (VREFA, VREFB	)				
K <sub>V</sub>	Transimpedance gain	VREF = 3 V	2.85	3	3.15	V/A
		DECAY/TOFF = $14.7k\Omega$ to GND		7		
	PWM off-time, mixed 30% decay	DECAY/TOFF = $44.2k\Omega$ to GND		16		
		DECAY/TOFF = $100k\Omega$ to GND		32		_
t <sub>OFF</sub>		DECAY/TOFF = $249k\Omega$ to GND		7		μs
	PWM off-time, smart tune dynamic decay	DECAY/TOFF = Hi-Z		16		
	aynamic uccay	DECAY/TOFF = DVDD		32		
		$I_{O}$ = 1 A, 10% to 20% current setting	-15		15	
$\Delta I_{TRIP}$	Current trip accuracy	$I_0 = 1$ A, 20% to 67% current setting	-10		10	%
		$I_{O} = 1$ A, 68% to 100% current setting	-5		5	



# **Electrical Characteristics (continued)**

Typical values are at  $T_A = 25^{\circ}$ C and  $V_{VM} = 24$  V. All limits are over recommended operating conditions, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
I <sub>O,CH</sub>	AOUT and BOUT current matching	I <sub>O</sub> = 1 A	-2.5		2.5	%	
PROTECTI	ON CIRCUITS	-	•				
V <sub>UVLO</sub> VM		VM falling, UVLO falling	3.85	3.95	4.05	V	
	VM UVLO lockout	VM rising, UVLO rising	3.95	4.05	4.15		
V <sub>UVLO,HYS</sub>	Undervoltage hysteresis	Rising to falling threshold		100		mV	
I <sub>OCP</sub>	Overcurrent protection	Current through any FET	1.7			А	
t <sub>OCP</sub>	Overcurrent deglitch time			1.25		μS	
T <sub>OTSD</sub>	Thermal shutdown	Die temperature T <sub>J</sub>	150	165	180	°C	
T <sub>HYS_OTSD</sub>	Thermal shutdown hysteresis	Die temperature T <sub>J</sub>		20		°C	

# 7 Detailed Description

# 7.1 Overview

The DRV8428E/P are integrated motor driver solutions for bipolar stepper motors or dual brushed-DC motors. The devices integrate two N-channel power MOSFET H-bridges, integrated current sense and regulation circuitry. The DRV8428E/P can be powered with a supply voltage between 4.2 and 33 V. The DRV8428E/P are capable of providing an output current up to 1.7-A peak, 1-A full-scale, or 0.7-A root mean square (rms). The actual full-scale and rms current depends on the ambient temperature, supply voltage, and PCB thermal capability.

The DRV8428E/P devices use an integrated current-sense architecture which eliminates the need for two external power sense resistors. This architecture removes the power dissipated in the sense resistors by using a current mirror approach and using the internal power MOSFETs for current sensing. The current regulation set point is adjusted by the voltage at the VREFA and VREFB pins. These features reduce external component cost, board PCB size, and system power consumption.

A simple PH/EN (DRV8428E) or PWM (DRV8428P) interface allows easy interfacing to the controller circuit.

The current regulation is highly configurable, with several decay modes of operation. The decay mode can be selected as a smart tune Dynamic Decay, smart tune Ripple Control, or mixed decay. The smart tune decay modes automatically adjust the decay setting to minimize current ripple while still reacting quickly to step changes. This feature greatly simplifies stepper driver integration into a motor drive system. The PWM off-time,  $t_{OFF}$ , can be adjusted to 7, 16, or 32  $\mu$ s.

A low-power sleep mode is included which allows the system to save power when not driving the motor.



## 7.2 Functional Block Diagrams







# **Functional Block Diagrams (continued)**







# 7.3 Feature Description

Table 3 shows the recommended values of the external components for the gate driver.

COMPONENT	PIN 1	PIN 2	RECOMMENDED
C <sub>VM1</sub>	VM	GND	X7R, 0.01-µF, VM-rated ceramic capacitor
C <sub>VM2</sub>	VM	GND	Bulk, VM-rated capacitor
C <sub>DVDD</sub>	DVDD	GND	X7R, 0.47-µF to 1-µF, 6.3-V or 10-V rated ceramic capacitor
R <sub>REF1</sub>	VREFx	VCC	Resistor to limit chopping current. It is recommended that the value of parallel
R <sub>REF2</sub> (Optional)	VREFx	GND	combination of $R_{REF1}$ and $R_{REF2}$ should be less than 50-k $\Omega$ .

## **Table 3. External Components**

# 7.3.1 PWM Motor Drivers

The DRV8428E/P contain drivers for two full H-bridges. Figure 5 shows a block diagram of the circuitry.



Figure 5. PWM Motor Driver Block Diagram

# 7.3.2 Bridge Control

The DRV8428E is controlled using a PH/EN interface. Table 4 gives the full H-bridge state. Note that this table does not take into account the current control built into the DRV8428E. Positive current is defined in the direction of xOUT1 to xOUT2.

nSLEEP	xEN	xPH	xOUT1	xOUT2	DESCRIPTION
0	Х	Х	Hi-Z	Hi-Z	Sleep mode; H-bridge disabled Hi-Z
1	0	Х	Hi-Z	Hi-Z	H-bridge disabled Hi-Z
1	1	0	L	Н	Reverse (current xOUT2 to xOUT1)
1	1	1	Н	L	Forward (current xOUT1 to xOUT2)

# Table 4. DRV8428E (PH/EN) Control Interface



**ADVANCE INFORMATION** 

#### www.ti.com

The DRV8428P is controlled using a PWM interface. Table 5 gives the full H-bridge state. Note that this table does not take into account the current control built into the DRV8428P. Positive current is defined in the direction of xOUT1 to xOUT2.

			-	-	
nSLEEP	xIN1	xIN2	xOUT1	xOUT2	DESCRIPTION
0	Х	Х	Hi-Z	Hi-Z	Sleep mode; H-bridge disabled Hi-Z
1	0	0	L	L	Brake; low-side slow decay
1	0	1	L	Н	Reverse (current xOUT2 to xOUT1)
1	1	0	Н	L	Forward (current xOUT1 to xOUT2)
1	1	1	Н	Н	Brake; high-side slow decay

#### Table 5. DRV8428P (PWM) Control Interface

## 7.3.3 Current Regulation, Off-time and Decay Modes

During PWM current chopping, the H-bridge is enabled to drive through the motor winding until the PWM current chopping threshold is reached. This is shown in Figure 6, Item 1.

The current through the motor windings is regulated by an adjustable, off-time PWM current-regulation circuit. When an H-bridge is enabled, current rises through the winding at a rate dependent on the DC voltage, inductance of the winding, and the magnitude of the back EMF present. When the current hits the current regulation threshold, the bridge enters a decay mode for a period of time determined by the seven-level DECAY/TOFF pin setting to decrease the current. After the off-time expires, the bridge is re-enabled, starting another PWM cycle.

Once the chopping current threshold is reached, the H-bridge can operate in two different states, fast decay or slow decay. In fast decay mode, once the PWM chopping current level has been reached, the H-bridge reverses state to allow winding current to flow in a reverse direction. The opposite FETs are turned on; as the winding current approaches zero, the bridge is disabled to prevent any reverse current flow. Fast decay mode is shown in Figure 6, item 2. In slow decay mode, winding current is re-circulated by enabling both of the low-side FETs in the bridge. This is shown in Figure 6, Item 3.

The PWM chopping current is set by a comparator which monitors the voltage across the current sense MOSFETs in parallel with the low-side power MOSFETs. To generate the reference voltage for the current chopping comparator, the VREFx input is attenuated by a factor of Kv.

The chopping current (I<sub>FS</sub>) can be calculated as I<sub>FS</sub> (A) =  $V_{REFx}$  (V) / K<sub>V</sub> (V/A) =  $V_{REFx}$  (V) / 3 (V/A).





The decay mode and off time for each bridge is selected by setting the seven-level DECAY/TOFF pin as shown in Table 6.

DECAY/TOFF	DECAY MODE	OFF TIME
0	Smart tune Ripple Control	-
14.7kΩ to GND	Mixed 30% Decay	7µs
44.2kΩ to GND		16µs
100kΩ to GND		32µs
249kΩ to GND	Smart tune	7µs
Hi-Z	Dynamic Decay	16µs
DVDD		32µs

## Table 6. Decay Mode Settings



## 7.3.3.1 Mixed Decay





Mixed decay begins as fast decay for 30% of t<sub>OFF</sub>, followed by slow decay for the remainder of t<sub>OFF</sub>.

**ADVANCE INFORMATION** 

## 7.3.3.2 Smart tune Dynamic Decay

The smart tune current regulation scheme is an advanced current-regulation control method compared to traditional fixed off-time current regulation schemes. Smart tune current regulation scheme helps the stepper motor driver adjust the decay scheme based on operating factors such as the ones listed as follows:

- Motor winding resistance and inductance
- Motor aging effects
- Motor dynamic speed and load
- Motor supply voltage variation
- · Low-current versus high-current dl/dt



Figure 8. Smart tune Dynamic Decay Mode

Smart tune Dynamic Decay greatly simplifies the decay mode selection by automatically configuring the decay mode between slow, mixed, and fast decay. In mixed decay, smart tune dynamically adjusts the fast decay percentage of the total mixed decay time. This feature eliminates motor tuning by automatically determining the best decay setting that results in the lowest ripple for the motor.

The decay mode setting is optimized iteratively each PWM cycle. If the motor current overshoots the target trip level, then the decay mode becomes more aggressive (add fast decay percentage) on the next cycle to prevent regulation loss. If a long drive time must occur to reach the target trip level, the decay mode becomes less aggressive (remove fast decay percentage) on the next cycle to operate with less ripple and more efficiently. On falling steps, smart tune Dynamic Decay automatically switches to fast decay to reach the next step quickly.

Smart tune Dynamic Decay is optimal for applications that require minimal current ripple but want to maintain a fixed frequency in the current regulation scheme.



#### 7.3.3.3 Smart tune Ripple Control



Figure 9. Smart tune Ripple Control Decay Mode

Smart tune Ripple Control operates by setting an  $I_{VALLEY}$  level alongside the  $I_{TRIP}$  level. When the current level reaches  $I_{TRIP}$ , instead of entering slow decay until the  $t_{OFF}$  time expires, the driver enters slow decay until  $I_{VALLEY}$  is reached. Slow decay operates similar to mode 1 in which both low-side MOSFETs are turned on allowing the current to recirculate. In this mode,  $t_{OFF}$  varies depending on the current level and operating conditions.

This method allows much tighter regulation of the current level increasing motor efficiency and system performance. Smart tune Ripple Control can be used in systems that can tolerate a variable off-time regulation scheme to achieve small current ripple in the current regulation.

The ripple current in this decay mode is 7.5mA + 1% of the ITRIP at a specific microstep level.

### 7.3.3.4 Blanking time

After the current is enabled (start of drive phase) in an H-bridge, the current sense comparator is ignored for a period of time ( $t_{BLANK}$ ) before enabling the current-sense circuitry. The blanking time also sets the minimum drive time of the PWM. The blanking time is approximately 1  $\mu$ s.

### 7.3.4 Linear Voltage Regulators

A linear voltage regulator is integrated in the device. The DVDD regulator can be used to provide a reference voltage. DVDD can supply a maximum of 2 mA load. For proper operation, bypass the DVDD pin to GND using a ceramic capacitor.

The DVDD output is nominally 5-V. When the DVDD LDO current load exceeds 2 mA, the output voltage drops significantly.



Figure 10. Linear Voltage Regulator Block Diagram

If a digital input must be tied permanently high (that is, DECAY/TOFF), tying the input to the DVDD pin instead of an external regulator is preferred. This method saves power when the VM pin is not applied or in sleep mode: the DVDD regulator is disabled and current does not flow through the input pulldown resistors. For reference, logic level inputs have a typical pulldown of 200 k $\Omega$ .

The nSLEEP pin cannot be tied to DVDD, else the device will never exit sleep mode.



#### 7.3.5 Logic and Seven-Level Pin Diagrams

Figure 11 gives the input structure for logic-level pins APH, AEN, BPH, BEN, AIN1, AIN2, BIN1, BIN2 and nSLEEP:



Figure 11. Logic-level Input Pin Diagram

Seven-level logic pin DECAY/TOFF has the following structure as shown in Figure 12.



Figure 12. Seven-Level Input Pin Diagram

### 7.3.6 Protection Circuits

The devices are fully protected against supply undervoltage, charge pump undervoltage, output overcurrent, and device overtemperature events.

### 7.3.6.1 VM Undervoltage Lockout (UVLO)

If at any time the voltage on the VM pin falls below the UVLO-threshold voltage for the voltage supply, all the outputs are disabled. Normal operation resumes when the VM undervoltage condition is removed.

## 7.3.6.2 Overcurrent Protection (OCP)

An analog current-limit circuit on each FET limits the current through the FET by removing the gate drive. If this current limit persists for longer than the  $t_{OCP}$  time, the FETs in that particular H-bridge are disabled. Once the OCP condition is removed, normal operation resumes after applying an nSLEEP reset pulse or a power cycling.

## 7.3.6.3 Thermal Shutdown (OTSD)

If the die temperature exceeds the thermal shutdown limit ( $T_{OTSD}$ ) all MOSFETs in the H-bridge are disabled. After the junction temperature falls below the overtemperature threshold limit minus the hysteresis ( $T_{OTSD} - T_{HYS_OTSD}$ ), normal operation resumes after applying an nSLEEP reset pulse or a power cycling.

			•	
FAULT	CONDITION	H-BRIDGE	LOGIC	RECOVERY
VM undervoltage (UVLO)	$VM < V_{UVLO}$	Disabled	Reset (V <sub>DVDD</sub> < 3.6 V)	Automatic: VM > V <sub>UVLO</sub>
Overcurrent (OCP)	$I_{OUT} > I_{OCP}$	Disabled	Operating	Latched
Thermal Shutdown (OTSD)	$T_J > T_{TSD}$	Disabled	Operating	Latched

**Table 7. Fault Condition Summary** 

# 7.4 Device Functional Modes

## 7.4.1 Sleep Mode (nSLEEP = 0)

The state of the device is managed by the nSLEEP pin. When the nSLEEP pin is low, the device enters a lowpower sleep mode. In sleep mode, all the internal MOSFETs are disabled. The  $t_{SLEEP}$  time must elapse after a falling edge on the nSLEEP pin before the device enters sleep mode. The device is brought out of sleep automatically if the nSLEEP pin is brought high. The  $t_{WAKE}$  time must elapse before the device is ready for inputs.

## 7.4.2 Operating Mode (nSLEEP = 1)

When the nSLEEP pin is high, and VM > UVLO, the device enters the active mode. The  $t_{WAKE}$  time must elapse before the device is ready for inputs.

### 7.4.3 nSLEEP Reset Pulse

A fault can be cleared through a quick nSLEEP pulse. This pulse width must be greater than 20  $\mu$ s and shorter than 40  $\mu$ s. If nSLEEP is low for longer than 40  $\mu$ s but less than 120  $\mu$ s, the faults are cleared and the device may or may not shutdown, as shown in the timing diagram (see Figure 13). This reset pulse does not affect the status of the charge pump or other functional blocks.



Figure 13. nSLEEP Reset Pulse

Table 8 lists a summary of the functional modes.

**Table 8. Functional Modes Summary** 

CONDITION		CONFIGURATION	CONFIGURATION H-BRIDGE		Logic
Sleep mode	4.2 V < VM < 33 V	nSLEEP pin = 0	Disabled	Disbaled	Disabled
Operating	4.2 V < VM < 33 V	nSLEEP pin = 1	Operating	Operating	Operating

22 Submit Documentation Feedback

Copyright © 2020, Texas Instruments Incorporated



**ADVANCE INFORMATION** 

#### Application and Implementation 8

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 8.1 Application Information

The DRV8428E/P is used in stepper or brushed motor control.

# 8.2 Typical Application

The following design procedure can be used to configure the DRV8428E/P. In this application, the device will be used to drive a stepper motor.





# 8.2.1 Design Requirements

Table 9 lists the design input parameters for system design.

Table 9. Design Parameters									
DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE							
Supply voltage	VM	24 V							
Motor winding resistance	RL	5.6 Ω/phase							
Motor winding inductance	LL	3.4 mH/phase							
Motor full step angle	$\theta_{step}$	1.8°/step							
Target microstepping level	n <sub>m</sub>	1/2 step							
Target motor speed	V	120 rpm							
Target full-scale current	I <sub>FS</sub>	500 mA							

#### Table 0 Decian Decomptors

Copyright © 2020, Texas Instruments Incorporated



#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Current Regulation

In a stepper motor, the full-scale current ( $I_{FS}$ ) is the maximum current driven through either winding. This quantity depends on the VREFx voltage. The maximum allowable voltage on the VREFx pins is 3 V. DVDD can be used to provide VREFx through a resistor divider.

 $I_{FS}(A) = V_{REF}(V) / 3(V/A)$ 

#### NOTE

The  $I_{FS}$  current must also follow Equation 1 to avoid saturating the motor. VM is the motor supply voltage, and  $R_L$  is the motor winding resistance.

$$I_{FS}(A) < \frac{VM(V)}{R_L(\Omega) + 2 \times R_{DS(ON)}(\Omega)}$$

(1)

### 8.2.2.2 Stepper Motor Speed

Next, the driving waveform needs to be planned. In order to command the correct speed, determine the frequency of the input waveform.

If the target motor speed is too high, the motor will not spin. Make sure that the motor can support the target speed.

For a desired motor speed (v), microstepping level ( $n_m$ ), and motor full step angle ( $\theta_{step}$ ),

$$f_{step} (steps / s) = \frac{v (rpm) \times 360 (^{\circ} / rot)}{\theta_{step} (^{\circ} / step) \times n_{m} (steps / microstep) \times 60 (s / min)}$$
(2)

 $\theta_{\text{step}}$  can be found in the stepper motor data sheet or written on the motor itself.

The frequency  $f_{\text{step}}$  gives the frequency of input change on the device. For the design parameters mentioned in Table 9,  $f_{\text{step}}$  can be calculated as 800 Hz.

### 8.2.2.3 Decay Modes

1

The device supports three different decay modes: mixed decay, smart tune dynamic decay and smart tune ripple control. The current through the motor windings is regulated using an adjustable fixed-time-off scheme. This means that after any drive phase, when a motor winding current has hit the current chopping threshold ( $I_{TRIP}$ ), the device will place the winding in one of the decay modes for TOFF. After TOFF, a new drive phase starts.



## 8.3 Alternate Application

In this application, the device is configured to drive bidirectional currents through two external loads (such as two brushed DC motors) using H-bridge configuration. The H-bridge polarity and duty cycle are controlled from the external controller to the xEN/xIN1 and xPH/xIN2 pins.



Figure 15. Typical Application Schematic

### 8.3.1 Design Requirements

Table 10 gives design input parameters for system design.

Table	10.	Design	Parameters
-------	-----	--------	------------

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Supply voltage	VM	24 V
Motor winding resistance	RL	6 Ω
Motor winding inductance	LL	4.1 mH
f <sub>PWM</sub>	Switching frequency	20 kHz
Target maximum motor current	I <sub>TRIP</sub>	500 mA

### 8.3.2 Detailed Design Procedure

### 8.3.2.1 Current Regulation

The maximum current ( $I_{TRIP}$ ) is set by the VREFx analog voltage. When starting a brushed-DC motor, a large inrush current may occur because there is no back-EMF. Current regulation will act to limit this inrush current and prevent high current on startup.



# 9 Power Supply Recommendations

The device is designed to operate from an input voltage supply (VM) range from 4.2 V to 33 V. A 0.01- $\mu$ F ceramic capacitor rated for VM must be placed at VM pin as close to the device as possible. In addition, a bulk capacitor must be included on VM.

# 9.1 Bulk Capacitance

Having appropriate local bulk capacitance is an important factor in motor drive system design. It is generally beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors, including:

- · The highest current required by the motor system
- · The power supply's capacitance and ability to source current
- · The amount of parasitic inductance between the power supply and motor system
- The acceptable voltage ripple
- The type of motor used (brushed DC, brushless DC, stepper)
- The motor braking method

The inductance between the power supply and motor drive system will limit the rate current can change from the power supply. If the local bulk capacitance is too small, the system will respond to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.

The data sheet generally provides a recommended value, but system-level testing is required to determine the appropriate sized bulk capacitor.

The voltage rating for bulk capacitors should be higher than the operating voltage, to provide margin for cases when the motor transfers energy to the supply.



Figure 16. Example Setup of Motor Drive System With External Power Supply



# 10 Layout

## 10.1 Layout Guidelines

The VM pin should be bypassed to GND using a low-ESR ceramic bypass capacitor with a recommended value of 0.01  $\mu$ F rated for VM. This capacitor should be placed as close to the VM pin as possible with a thick trace or ground plane connection to the device GND pin.

The VM pin must be bypassed to ground using a bulk capacitor rated for VM. This component can be an electrolytic capacitor.

Bypass the DVDD pin to ground with a low-ESR ceramic capacitor. A value of 0.47  $\mu$ F rated for 6.3 V is recommended. Place this bypassing capacitor as close to the pin as possible.

The thermal PAD must be connected to system ground.



# **11** Device and Documentation Support

- 11.1 Device Support (Optional)
- 11.1.1 Development Support (Optional)
- 11.1.2 Device Nomenclature (Optional)

# **11.2** Documentation Support (if applicable)

### 11.2.1 Related Documentation

For related documentation see the following:

# 11.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
DRV8428E	Click here	Click here	Click here	Click here	Click here	
DRV8428P	Click here	Click here	Click here	Click here	Click here	

#### Table 11. Related Links

## 11.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

# 11.5 Community Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

# 11.6 Trademarks

E2E is a trademark of Texas Instruments.

### 11.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# 11.8 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**RTE0016J** 



www.ti.com

# PACKAGE OUTLINE

### WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



### DRV8428E, DRV8428P SLOSE51 – JUNE 2020

# **EXAMPLE BOARD LAYOUT**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



**RTE0016J** 

**RTE0016J** 



www.ti.com

# **EXAMPLE STENCIL DESIGN**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





Texas

**INSTRUMENTS** 

# **PWP0016C**



# **PACKAGE OUTLINE**



SMALL OUTLINE PACKAGE



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing

- per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- Reference JEDEC registration MO-153.
   Features may differ or may not be present.



**ADVANCE INFORMATION** 



# **EXAMPLE BOARD LAYOUT**

# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- Publication IPC-7351 may have alternate designs.
   Solder mask tolerances between and around signal pads can vary based on board fabrication site.
   This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
   10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



# **PWP0016C**



# **EXAMPLE STENCIL DESIGN**

# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. 12. Board assembly site may have different recommendations for stencil design.



4224559/B 01/2019

# **PWP0016C**



www.ti.com

# PACKAGE OUTLINE

# SOT-23-THIN - 1.1 mm max height



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.



# EXAMPLE BOARD LAYOUT

SOT-23-THIN - 1.1 mm max height



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



**EXAS** 

INSTRUMENTS

**DYY0016A** 



www.ti.com

# EXAMPLE STENCIL DESIGN

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.





8-Jul-2020

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(.)		Ū			(=)	(6)	(0)		(,	
DRV8428EDYYR	PREVIEW	SOT-23-THN	DYY	16	3000	TBD	Call TI	Call TI	-40 to 125		
DRV8428EPWPR	PREVIEW	HTSSOP	PWP	16	2000	TBD	Call TI	Call TI	-40 to 125		
DRV8428ERTER	PREVIEW	WQFN	RTE	16	3000	TBD	Call TI	Call TI	-40 to 125		
DRV8428PDYYR	PREVIEW	SOT-23-THN	DYY	16	3000	TBD	Call TI	Call TI	-40 to 125		
DRV8428PPWPR	PREVIEW	HTSSOP	PWP	16	2000	TBD	Call TI	Call TI	-40 to 125		
DRV8428PRTER	PREVIEW	WQFN	RTE	16	3000	TBD	Call TI	Call TI	-40 to 125		
PDRV8428EDYYR	ACTIVE	SOT-23-THN	DYY	16	1	TBD	Call TI	Call TI	-40 to 125		Samples
PDRV8428EPWPR	PREVIEW	HTSSOP	PWP	16	1	TBD	Call TI	Call TI	-40 to 125		
PDRV8428ERTER	ACTIVE	WQFN	RTE	16	1	TBD	Call TI	Call TI	-40 to 125		Samples
PDRV8428PDYYR	PREVIEW	SOT-23-THN	DYY	16	1	TBD	Call TI	Call TI	-40 to 125		
PDRV8428PPWPR	PREVIEW	HTSSOP	PWP	16	1	TBD	Call TI	Call TI	-40 to 125		
PDRV8428PRTER	PREVIEW	WQFN	RTE	16	1	TBD	Call TI	Call TI	-40 to 125		

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



# PACKAGE OPTION ADDENDUM

8-Jul-2020

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **MECHANICAL DATA**



- A. All linear almensions are in millimeters. Dimensioning and tolerancing per A B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-leads (QFN) package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
  - E. Falls within JEDEC MO-220.



# **GENERIC PACKAGE VIEW**

# **PWP 16**

# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# PACKAGE OUTLINE

# SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.



# **EXAMPLE BOARD LAYOUT**

# SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **EXAMPLE STENCIL DESIGN**

# SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated