

CY7C68033, CY7C68034

EZ-USB NX2LP-Flex[™] Flexible USB NAND Flash Controller

CY7C68033/CY7C68034 Silicon Features

- Certified Compliant for Bus- or Self-powered USB 2.0 Operation (TID# 40490118)
- Single-Chip, Integrated USB 2.0 Transceiver and Smart SIE
- Ultra Low Power 43 mA Typical Current Draw in Any Mode
- Enhanced 8051 Core
 - Firmware runs from internal RAM, which is downloaded from NAND flash at startup
 - No external EEPROM required
- 15 KBytes of On-Chip Code/Data RAM
 Default NAND firmware ~8 kB
 Default free space ~7 kB
- Four Programmable BULK/INTERRUPT/ISOCHRONOUS Endpoints
 - Buffering options: double, triple, and quad
- Additional Programmable (BULK/INTERRUPT) 64-byte Endpoint
- SmartMedia Standard Hardware ECC Generation with 1-bit Correction and 2-bit Detection
- GPIF (General Programmable Interface)
 - Enables direct connection to most parallel interfaces
 - Programmable waveform descriptors and configuration registers to define waveforms
 - Supports multiple Ready (RDY) inputs and Control (CTL) outputs

- 12 Fully Programmable GPIO Pins
- Integrated, Industry-standard Enhanced 8051 □ 48 MHz, 24 MHz, or 12 MHz CPU operation
 - □ Four clocks per instruction cycle
 - Three counter/timers
 - Expanded interrupt system
 - Two data pointers
- 3.3V Operation with 5V Tolerant Inputs
- Vectored USB Interrupts and GPIF/FIFO Interrupts
- Separate Data Buffers for the Setup and Data portions of a CONTROL Transfer
- Integrated I²C Controller, Runs at 100 or 400 kHz
- Four Integrated FIFOs
 - Integrated glue logic and FIFOs lower system cost
 Automatic conversion to and from 16-bit buses
 Master or slave operation

 - Uses external clock or asynchronous strobes
 Easy interface to ASIC and DSP ICs
- Available in Space Saving, 56-pin QFN Package

CY7C68034 Only Silicon Features:

■ Ideal for Battery Powered Applications
□ Suspend current: 100 µA (typ)

CY7C68033 Only Silicon Features:

Ideal for Non-battery Powered Applications
 Suspend current: 300 µA (typ)



Cypress Semiconductor Corporation Document #: 001-04247 Rev *F 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600

Revised June 03, 2009



Default NAND Firmware Features

Because the NX2LP-Flex[™] is intended for NAND Flash-based USB mass storage applications, a default firmware image is included in the development kit with the following features:

- High (480-Mbps) or Full (12-Mbps) Speed USB Support
- Both Common NAND Page Sizes Supported
 512 bytes for up to 1 Gb capacity
 2K bytes for up to 8 Gb capacity
- 12 Configurable General Purpose I/O (GPIO) Pins
 - □ 2 dedicated chip enable (CE#) pins
 - □ 6 configurable CE#/GPIO pins
 - Up to 8 NAND Flash single-device (single-die) chips are supported
 - Up to 4 NAND Flash dual-device (dual-die) chips are supported
 - Compile option enables unused CE# pins to be configured as GPIOs
 - □ 4 dedicated GPIO pins
- Industry Standard ECC NAND Flash Correction
 - □ 1-bit per 256-bit correction
 - 2-bit error detection
- Industry Standard (SmartMedia) Page Management for Wear Leveling Algorithm, Bad Block Handling, and Physical to Logical Management.
- 8-bit NAND Flash Interface Support
- Support for 30 ns, 50 ns, and 100 ns NAND Flash Timing
- Complies with the USB Mass Storage Class Specification Revision 1.0

The default firmware image implements a USB 2.0 NAND Flash controller. This controller adheres to the *Mass Storage Class Bulk-Only Transport Specification*. The USB port of the NX2LP-Flex is connected to a host computer directly or through the downstream port of a USB hub. Host software issues commands and data to the NX2LP-Flex and receives status and data from the NX2LP-Flex using standard USB protocol.

The default firmware image supports industry leading 8-bit NAND Flash interfaces and both common NAND page sizes of 512 and 2k bytes. Up to eight chip enable pins enable the NX2LP-Flex to be connected to up to eight single- or four dual-die NAND Flash chips.

Complete source code and documentation for the default firmware image are included in the NX2LP-Flex development kit to enable customization for meeting design requirements. Additionally, compile options for the default firmware enable quick configuration of some features to decrease design effort and increase time-to-market advantages.

Overview

Cypress Semiconductor Corporation's EZ-USB NX2LP-Flex (CY7C68033/CY7C68034) is a firmware-based, programmable version of the EZ-USB NX2LP[™] (CY7C68023/CY7C68024), which is a fixed-function, low power USB 2.0 NAND Flash controller. By integrating the USB 2.0 transceiver, serial interface engine (SIE), enhanced 8051 microcontroller, and a programmable peripheral interface in a single chip, Cypress has created a very cost-effective solution that enables feature-rich NAND Flash-based applications.

The ingenious architecture of NX2LP-Flex results in USB data transfer rates of over 53 Mbytes per second, the maximum-allowable USB 2.0 bandwidth, while still using a low cost 8051 microcontroller in a small 56-pin QFN package. Because it incorporates the USB 2.0 transceiver, the NX2LP-Flex is more economical, providing a smaller footprint solution than external USB 2.0 SIE or transceiver implementations. With EZ-USB NX2LP-Flex, the Cypress Smart SIE handles most of the USB 1.1 and 2.0 protocol, freeing the embedded microcontroller for application-specific functions and decreasing development time while ensuring USB compatibility.

The General Programmable Interface (GPIF) and Master/Slave Endpoint FIFO (8- or 16-bit data bus) provide an easy and glueless interface to popular interfaces such as UTOPIA, EPP, I²C, PCMCIA, and most DSP processors.

Applications

The NX2LP-Flex enables designers to add extra functionality to basic NAND Flash mass storage designs, or to interface them with other peripheral devices. Applications may include:

- NAND Flash-based GPS devices
- NAND Flash-based DVB video capture devices
- Wireless pointer/presenter tools with NAND Flash storage
- NAND Flash-based MPEG/TV conversion devices
- Legacy conversion devices with NAND Flash storage
- NAND Flash-based cameras
- NAND Flash mass storage device with biometric (e.g., fingerprint) security
- Home PNA devices with NAND Flash storage
- Wireless LAN with NAND Flash storage
- NAND Flash-based MP3 players
- LAN networking with NAND Flash storage



Figure 1. Example DVB Block Diagram



Figure 2. Example GPS Block Diagram



The "Reference Designs" section of the Cypress web site provides additional tools for typical USB 2.0 applications. Each reference design comes complete with firmware source and object code, schematics, and documentation. Please visit http://www.cypress.com for more information.

Functional Overview

USB Signaling Speed

NX2LP-Flex operates at two of the three rates defined in the USB Specification Revision 2.0, dated April 27, 2000:

- Full speed, with a signaling bit rate of 12 Mbps
- High speed, with a signaling bit rate of 480 Mbps.

NX2LP-Flex does not support the low-speed signaling mode of 1.5 Mbps.

8051 Microprocessor

The 8051 microprocessor embedded in the NX2LP-Flex has 256 bytes of register RAM, an expanded interrupt system and three timer/counters.

8051 Clock Frequency

NX2LP-Flex has an on-chip oscillator circuit that uses an external 24 MHz (\pm 100 ppm) crystal with the following characteristics:

- Parallel resonant
- Fundamental mode
- 500 µW drive level
- 12 pF (5% tolerance) load capacitors.

An on-chip PLL multiplies the 24 MHz oscillator up to 480 MHz, as required by the transceiver/PHY, and internal counters divide it down for use as the 8051 clock. The default 8051 clock frequency is 12 MHz. The clock frequency of the 8051 can be changed by the 8051 through the CPUCS register, dynamically

Figure 3. Crystal Configuration



12-pF capacitor values assumes a trace capacitance of 3 pF per side on a four-layer FR4 PCA

Special Function Registers

Certain 8051 SFR addresses are populated to provide fast access to critical NX2LP-Flex functions. These SFR additions are shown in Table 1 on page 4. Bold type indicates non-standard, enhanced 8051 registers. The two SFR rows that end with '0' and '8' contain bit-addressable registers. The four I/O ports A–D use the SFR addresses used in the standard 8051 for ports 0–3, which are not implemented in NX2LP-Flex. Because of the faster and more efficient SFR addressing, the NX2LP-Flex I/O ports are not addressable in external RAM space (using the MOVX instruction).

I²C Bus

NX2LP supports the I²C bus as a master only at 100/400 kHz. SCL and SDA pins have open-drain outputs and hysteresis inputs. These signals must be pulled up to 3.3V, even if no I²C device is connected. The I²C bus is disabled at startup and only available for use after the initial NAND access.



Table 1. Special Function Registers

x	8x	9x	Ax	Bx	Сх	Dx	Ex	Fx
0	IOA	IOB	IOC	IOD	SCON1	PSW	ACC	В
1	SP	EXIF	INT2CLR	IOE	SBUF1			
2	DPL0	MPAGE	INT4CLR	OEA				
3	DPH0			OEB				
4	DPL1			OEC				
5	DPH1			OED				
6	DPS			OEE				
7	PCON							
8	TCON	SCON0	IE	IP	T2CON	EICON	EIE	EIP
9	TMOD	SBUF0						
А	TL0	AUTOPTRH1	EP2468STAT	EP01STAT	RCAP2L			
В	TL1	AUTOPTRL1	EP24FIFOFLGS	GPIFTRIG	RCAP2H			
С	TH0	RESERVED	EP68FIFOFLGS		TL2			
D	TH1	AUTOPTRH2		GPIFSGLDATH	TH2			
E	CKCON	AUTOPTRL2		GPIFSGLDATLX				
F		RESERVED	AUTOPTRSET-UP	GPIFSGLDATLNOX				

Buses

The NX2LP-Flex features an 8- or 16-bit 'FIFO' bidirectional data bus, multiplexed on I/O ports B and D.

The default firmware image implements an 8-bit data bus in GPIF Master mode. It is recommended that additional interfaces added to the default firmware image use this 8-bit data bus.

Enumeration

During the startup sequence, internal logic checks for the presence of NAND Flash with valid firmware. If valid firmware is found, the NX2LP-Flex loads it and operates according to the firmware. If no NAND Flash is detected, or if no valid firmware is found, the NX2LP-Flex uses the default values from internal ROM space for manufacturing mode operation. The two modes of operation are described in the section Normal Operation Mode and Manufacturing Mode on page 5.



Figure 4. NX2LP-Flex Enumeration Sequence



Normal Operation Mode

In Normal Operation Mode, the NX2LP-Flex behaves as a USB 2.0 Mass Storage Class NAND Flash controller. This includes all typical USB device states (powered, configured, and so on). The USB descriptors are returned according to the data stored in the configuration data memory area. Normal read and write access to the NAND Flash is available in this mode.

Manufacturing Mode

In Manufacturing Mode, the NX2LP-Flex enumerates using the default descriptors and configuration data that are stored in internal ROM space. This mode enables for first time programming of the configuration data memory area, and board level manufacturing tests.

Default Silicon ID Values

To facilitate proper USB enumeration when no programmed NAND Flash is present, the NX2LP-Flex has default silicon ID values stored in ROM space. The default silicon ID values should only be used for development purposes. Cypress requires designers to use their own Vendor ID for final products. A Vendor ID is obtained through registration with the USB Implementor's Forum (USB-IF). Also, if the NX2LP-Flex is used as a mass storage class device, a unique USB serial number is required for each device in order to comply with the USB Mass Storage class specification.

Cypress provides all the software tools and drivers necessary for properly programming and testing the NX2LP-Flex. Refer to the documentation in the development kit for more information on these topics.

Table 2. Default Silicon ID Values

Default VID/PID/DID						
Vendor ID	0x04B4	Cypress Semiconductor				
Product ID	0x8613	EZ-USB [®] Default				
Device release	0xAnnn	Depends on chip revision (nnn = chip revision, where first silicon = 001)				

ReNumeration[™]

Cypress's ReNumeration[™] feature is used in conjunction with the NX2LP-Flex manufacturing software tools to enable first-time NAND programming. It is only available when used in conjunction with the NX2LP-Flex Manufacturing tools, and is not enabled during normal operation.

Bus-powered Applications

The NX2LP-Flex fully supports bus-powered designs by enumerating with less than 100 mA, as required by the USB 2.0 specification.

Interrupt System

INT2 Interrupt Request and Enable Registers

NX2LP-Flex implements an autovector feature for INT2 and INT4. There are 27 INT2 (USB) vectors, and 14 INT4 (FIFO/GPIF) vectors. See the EZ-USB Technical Reference Manual (TRM) for more details.

USB-Interrupt Autovectors

The main USB interrupt is shared by 27 interrupt sources. To save the code and processing time that normally would be required to identify the individual USB interrupt source, the NX2LP-Flex provides a second level of interrupt vectoring, called Autovectoring. When a USB interrupt is asserted, the NX2LP-Flex pushes the program counter onto its stack then jumps to address 0x0500, where it expects to find a 'jump' instruction to the USB Interrupt service routine.

Developers familiar with Cypress's programmable USB devices should note that these interrupt vector values differ from those used in other EZ-USB microcontrollers. This is due to the additional NAND boot logic that is present in the NX2LP-Flex ROM space. Also, these values are fixed and cannot be changed in the firmware.



Table 3. INT2 USB Interrupts

		USB INTERRUP	PT TABLE FOR INT2
Priority	INT2VEC Value	Source	Notes
1	0x500	SUDAV	Setup Data Available
2	0x504	SOF	Start of Frame (or microframe)
3	0x508	SUTOK	Setup Token Received
4	0x50C	SUSPEND	USB Suspend request
5	0x510	USB RESET	Bus reset
6	0x514	HISPEED	Entered high speed operation
7	0x518	EP0ACK	NX2LP ACK'd the CONTROL Handshake
8	0x51C		Reserved
9	0x520	EP0-IN	EP0-IN ready to be loaded with data
10	0x524	EP0-OUT	EP0-OUT has USB data
11	0x528	EP1-IN	EP1-IN ready to be loaded with data
12	0x52C	EP1-OUT	EP1-OUT has USB data
13	0x530	EP2	IN: buffer available. OUT: buffer has data
14	0x534	EP4	IN: buffer available. OUT: buffer has data
15	0x538	EP6	IN: buffer available. OUT: buffer has data
16	0x53C	EP8	IN: buffer available. OUT: buffer has data
17	0x540	IBN	IN-Bulk-NAK (any IN endpoint)
18	0x544		Reserved
19	0x548	EP0PING	EP0 OUT was Pinged and it NAK'd
20	0x54C	EP1PING	EP1 OUT was Pinged and it NAK'd
21	0x550	EP2PING	EP2 OUT was Pinged and it NAK'd
22	0x554	EP4PING	EP4 OUT was Pinged and it NAK'd
23	0x558	EP6PING	EP6 OUT was Pinged and it NAK'd
24	0x55C	EP8PING	EP8 OUT was Pinged and it NAK'd
25	0x560	ERRLIMIT	Bus errors exceeded the programmed limit
26	0x564		Reserved
27	0x568		Reserved
28	0x56C		Reserved
29	0x570	EP2ISOERR	ISO EP2 OUT PID sequence error
30	0x574	EP4ISOERR	ISO EP4 OUT PID sequence error
31	0x578	EP6ISOERR	ISO EP6 OUT PID sequence error
32	0x57C	EP8ISOERR	ISO EP8 OUT PID sequence error

If Autovectoring is enabled (AV2EN = 1 in the INTSET-UP register), the NX2LP-Flex substitutes its INT2VEC byte. Therefore, if the high byte ('page') of a jump-table address is preloaded at location 0x544, the automatically inserted INT2VEC byte at 0x545 directs the jump to the correct address out of the 27 addresses within the page.

FIFO/GPIF Interrupt (INT4)

Just as the USB Interrupt is shared among 27 individual USB-interrupt sources, the FIFO/GPIF interrupt is shared among 14 individual FIFO/GPIF sources. The FIFO/GPIF Interrupt, such as the USB Interrupt, can employ autovectoring. Table 4 shows the priority and INT4VEC values for the 14 FIFO/GPIF interrupt sources.



Priority	INT4VEC Value	Source	Notes
1	0x580	EP2PF	Endpoint 2 Programmable Flag
2	0x584	EP4PF	Endpoint 4 Programmable Flag
3	0x588	EP6PF	Endpoint 6 Programmable Flag
4	0x58C	EP8PF	Endpoint 8 Programmable Flag
5	0x590	EP2EF	Endpoint 2 Empty Flag
6	0x594	EP4EF	Endpoint 4 Empty Flag
7	0x598	EP6EF	Endpoint 6 Empty Flag
8	0x59C	EP8EF	Endpoint 8 Empty Flag
9	0x5A0	EP2FF	Endpoint 2 Full Flag
10	0x5A4	EP4FF	Endpoint 4 Full Flag
11	0x5A8	EP6FF	Endpoint 6 Full Flag
12	0x5AC	EP8FF	Endpoint 8 Full Flag
13	0x5B0	GPIFDONE	GPIF Operation Complete
14	0x5B4	GPIFWF	GPIF Waveform

Table 4. Individual FIFO/GPIF Interrupt Sources

If Autovectoring is enabled (AV4EN = 1 in the INTSET-UP register), the NX2LP-Flex substitutes its INT4VEC byte. Therefore, if the high byte ('page') of a jump-table address is preloaded at location 0x554, the automatically inserted INT4VEC byte at 0x555 directs the jump to the correct address out of the 14 addresses within the page. When the ISR occurs, the NX2LP-Flex pushes the program counter onto its stack then jumps to address 0x553, where it expects to find a 'jump' instruction to the ISR Interrupt service routine.

Reset and Wakeup

Reset Pin

The input pin RESET#, resets the NX2LP-Flex when asserted. This pin has hysteresis and is active LOW. When a crystal is used as the clock source for the NX2LP-Flex, the reset period must enable the stabilization of the crystal and the PLL. This reset period should be approximately 5 ms after V_{CC} has reached 3.0V. If the crystal input pin is driven by a clock signal, the internal PLL stabilizes in 200 μ s after V_{CC} has reached 3.0V^[1]. Figure 5 shows a power-on reset condition and a reset applied during operation. A power-on reset is defined as the time reset is asserted while power is being applied to the circuit. A powered reset is defined to be when the NX2LP-Flex has previously been powered on and operating and the RESET# pin is asserted.

Cypress provides an application note which describes and recommends power on reset implementation and can be found on the Cypress web site. For more information on reset implementation for the EZ-USB family of products visit the http://www.cypress.com website.



Figure 5. Reset Timing Plots

Note

1. If the external clock is powered at the same time as the CY7C68033/CY7C68034 and has a stabilization wait period, it must be added to the 200 µs.



Table 5. Reset Timing Values

Condition	T _{RESET}
Power-on Reset with crystal	5 ms
Power-on Reset with external clock source	200 μ s + Clock stability time
Powered Reset	200 μs

Wakeup Pins

The 8051 puts itself and the rest of the chip into a power down mode by setting PCON.0 = 1. This stops the oscillator and PLL. When WAKEUP is asserted by external logic, the oscillator restarts, after the PLL stabilizes, and then the 8051 receives a wakeup interrupt. This applies whether or not NX2LP-Flex is connected to the USB.

The NX2LP-Flex exits the power down (USB suspend) state using one of the following methods:

- USB bus activity (if D+/D- lines are left floating, noise on these lines may indicate activity to the NX2LP-Flex and initiate a wakeup).
- External logic asserts the WAKEUP pin
- External logic asserts the PA3/WU2 pin.

The second wakeup pin, WU2, can also be configured as a general purpose I/O pin. This enables a simple external R-C network to be used as a periodic wakeup source. Note that WAKEUP is, by default, active LOW.

Program/Data RAM

Internal ROM/RAM Size

The NX2LP-Flex has 1 kBytes ROM and 15 kBytes of internal program/data RAM, where PSEN#/RD# signals are internally ORed to enable the 8051 to access it as both program and data memory. No USB control registers appear in this space.

Internal Code Memory

This mode implements the internal block of RAM (starting at 0x0500) as combined code and data memory, as shown in Figure 6.

Only the internal and scratch pad RAM spaces have the following access:

- USB download (only supported by the Cypress Manufacturing Tool)
- Setup data pointer
- NAND boot access.

Figure 6. Internal Code Memory





*SUDPTR, USB download, NAND boot access

Register Addresses

Figure 7. Internal Register Addresses

FFFF	
	4 KBytes EP2-EP8 buffers
	(8 x 512)
F000	
EFFF	
	2 KBytes RESERVED
E800	
E7FF	
E7C0	64 Bytes EP1IN
E7BF E780	64 Bytes EP1OUT
E77F E740	64 Bytes EP0 IN/OUT
E73F E700	64 Bytes RESERVED
E6FF E500	8051 Addressable Registers (512)
E4FF E480	Reserved (128)
E47F E400	128 bytes GPIF Waveforms
E3FF E200	Reserved (512)
E1FF	
	512 bytes
	8051 xdata RAM
E000	



Endpoint RAM

Size

- 3 × 64 bytes (Endpoints 0 and 1)
- 8 × 512 bytes (Endpoints 2, 4, 6, 8)

Organization

- EP0
- Bidirectional endpoint zero, 64-byte buffer

■ EP1IN, EP1OUT

- 64-byte buffers, bulk or interrupt
- EP2,4,6,8
- □ Eight 512-byte buffers, bulk, interrupt, or isochronous.
- □ EP4 and EP8 can be double buffered, while EP2 and 6 can be either double, triple, or quad buffered.

For high speed endpoint configuration options, see Figure 8.

Setup Data Buffer

A separate 8-byte buffer at 0xE6B8-0xE6BF holds the setup data from a CONTROL transfer.

Endpoint Configurations (High Speed Mode)

Endpoints 0 and 1 are the same for every configuration. Endpoint 0 is the only CONTROL endpoint, and endpoint 1 can be either BULK or INTERRUPT. The endpoint buffers can be configured in any 1 of the 12 configurations shown in the vertical columns. When operating in full speed BULK mode, only the first 64 bytes of each buffer are used. For example, in high speed the max packet size is 512 bytes, but in full speed it is 64 bytes. Even though a buffer is configured to be a 512 byte buffer, in full speed only the first 64 bytes are used. The unused endpoint buffer space is not available for other operations. An example endpoint configuration would be:

EP2-1024 double buffered; EP6-512 guad buffered (column 8



Default Full Speed Alternate Settings

Table 6. Default Full Speed Alternate Settings^[2, 3]

Alternate Setting	0	1	2	3
ep0	64	64	64	64
ep1out	0	64 bulk	64 int	64 int
ep1in	0	64 bulk	64 int	64 int
ep2	0	64 bulk out (2×)	64 int out (2×)	64 iso out (2×)
ep4	0	64 bulk out (2×)	64 bulk out (2×)	64 bulk out (2×)
ep6	0	64 bulk in (2×)	64 int in (2×)	64 iso in (2×)
ер8	0	64 bulk in (2×)	64 bulk in (2×)	64 bulk in (2×)

'0' means 'not implemented.' 2.

3 '2×' means 'double buffered.'





Default High Speed Alternate Settings

Table 7. Default High Speed Alternate Settings^[2, 3]

Alternate Setting	0	1	2	3
ep0	64	64	64	64
ep1out	0	512 bulk ^[4]	64 int	64 int
ep1in	0	512 bulk ^[4]	64 int	64 int
ep2	0	512 bulk out (2×)	512 int out (2×)	512 iso out (2×)
ep4	0	512 bulk out (2×)	512 bulk out (2×)	512 bulk out (2×)
ерб	0	512 bulk in (2×)	512 int in (2×)	512 iso in (2×)
ep8	0	512 bulk in (2×)	512 bulk in (2×)	512 bulk in (2×)

External FIFO Interface

Architecture

The NX2LP-Flex slave FIFO architecture has eight 512-byte blocks in the endpoint RAM that directly serve as FIFO memories, and are controlled by FIFO control signals (such as SLCS#, SLRD, SLWR, SLOE, PKTEND, and flags).

In operation, some of the eight RAM blocks fill or empty from the SIE, while the others are connected to the I/O transfer logic. The transfer logic takes two forms, the GPIF for internally generated control signals, or the slave FIFO interface for externally controlled transfers.

Master/Slave Control Signals

The NX2LP-Flex endpoint FIFOS are implemented as eight physically distinct 256x16 RAM blocks. The 8051/SIE can switch any of the RAM blocks between two domains, the USB (SIE) domain and the 8051-I/O Unit domain. This switching is done virtually instantaneously, giving essentially zero transfer time between 'USB FIFOS' and 'Slave FIFOS.' Since they are physically the same memory, no bytes are actually transferred between buffers.

At any time, some RAM blocks are filling/emptying with USB data under SIE control, while other RAM blocks are available to the 8051 and/or the I/O control unit. The RAM blocks operate as single-port in the USB domain, and dual-port in the 8051-I/O domain. The blocks can be configured as single, double, triple, or quad buffered as previously shown.

The I/O control unit implements either an internal-master (M for master) or external-master (S for Slave) interface.

In Master (M) mode, the GPIF internally controls FIFOADR[1:0] to select a FIFO. The two RDY pins can be used as flag inputs from an external FIFO or other logic if desired. The GPIF can be run from an internally derived clock (IFCLK), at a rate that transfers data up to 96 Megabytes/s (48 MHz IFCLK with 16-bit interface).

In Slave (S) mode, the NX2LP-Flex accepts an internally derived clock (IFCLK, max. frequency 48 MHz) and SLCS#, SLRD, SLWR, SLOE, PKTEND signals from external logic. Each endpoint can individually be selected for byte or word operation by an internal configuration bit, and a Slave FIFO Output Enable signal SLOE enables data of the selected width. External logic

must ensure that the output enable signal is inactive when writing data to a slave FIFO. The slave interface must operate asynchronously, where the SLRD and SLWR signals act directly as strobes, rather than a clock qualifier as in a synchronous mode. The signals SLRD, SLWR, SLOE and PKTEND are gated by the signal SLCS#.

GPIF and FIFO Clock Rates

An 8051 register bit selects one of two frequencies for the internally supplied interface clock: 30 MHz and 48 MHz. A bit within the IFCONFIG register inverts the IFCLK signal.

The default NAND firmware image implements a 48 MHz internally supplied interface clock. The NAND boot logic uses the same configuration to implement 100-ns timing on the NAND bus to support proper detection of all NAND Flash types.

GPIF

The GPIF is a flexible 8- or 16-bit parallel interface driven by a user-programmable finite state machine. It enables the NX2LP-Flex to perform local bus mastering, and can implement a wide variety of protocols such as 8-bit NAND interface, printer parallel port, and Utopia. The default NAND firmware and boot logic utilizes GPIF functionality to interface with NAND Flash.

The GPIF on the NX2LP-Flex features three programmable control outputs (CTL) and two general-purpose ready inputs (RDY). The GPIF data bus width can be 8 or 16 bits. Because the default NAND firmware image implements an 8-bit data bus and up to 8 chip enable pins on the GPIF ports, it is recommended that designs based upon the default firmware image use an 8-bit data bus as well.

Each GPIF vector defines the state of the control outputs, and determines what state a ready input (or multiple inputs) must be before proceeding. The GPIF vector can be programmed to advance a FIFO to the next data value, advance an address, etc. A sequence of the GPIF vectors make up a single waveform that is executed to perform the desired data move between the NX2LP-Flex and the external device.

Three Control OUT Signals

The NX2LP-Flex exposes three control signals, CTL[2:0]. CTLx waveform edges can be programmed to make transitions as fast as once per clock (20.8 ns using a 48 MHz clock).

Note

4. Even though these buffers are 64 bytes, they are reported as 512 for USB 2.0 compliance. The user must never transfer packets larger than 64 bytes to EP1.





Two Ready IN Signals

The 8051 programs the GPIF unit to test the RDY pins for GPIF branching. The 56-pin package brings out two signals, RDY[1:0].

Long Transfer Mode

In GPIF Master mode, the 8051 appropriately sets GPIF transaction count registers (GPIFTCB3, GPIFTCB2, GPIFTCB1, or GPIFTCB0) for unattended transfers of up to 2³² transactions. The GPIF automatically throttles data flow to prevent under- or over-flow until the full number of requested transactions complete. The GPIF decrements the value in these registers to represent the current status of the transaction.

ECC Generation^[5]

The NX2LP-Flex can calculate ECCs (Error-Correcting Codes) on data that passes across its GPIF or Slave FIFO interfaces. There are two ECC configurations:

- Two ECCs, each calculated over 256 bytes (SmartMedia Standard)
- One ECC calculated over 512 bytes.

The following two ECC configurations are selected by the ECCM bit. The ECC can correct any one-bit error or detect any two-bit error.

ECCM = 0

Two 3-byte ECCs, each calculated over a 256-byte block of data. This configuration conforms to the SmartMedia Standard and is used by both the NAND boot logic and default NAND firmware image.

When any value is written to ECCRESET and data is then passed across the GPIF or Slave FIFO interface, the ECC for the first 256 bytes of data is calculated and stored in ECC1. The ECC for the next 256 bytes of data is stored in ECC2. After the second

ECC is calculated, the values in the ECCx registers do not change until ECCRESET is written again, even if more data is subsequently passed across the interface.

ECCM = 1

One 3-byte ECC calculated over a 512-byte block of data.

When any value is written to ECCRESET and data is then passed across the GPIF or Slave FIFO interface, the ECC for the first 512 bytes of data is calculated and stored in ECC1; ECC2 is unused. After the ECC is calculated, the value in ECC1 does not change until ECCRESET is written again, even if more data is subsequently passed across the interface

Autopointer Access

NX2LP-Flex provides two identical autopointers. They are similar to the internal 8051 data pointers, but with an additional feature: they can optionally increment after every memory access. Also, the autopointers can point to any NX2LP-Flex register or endpoint buffer space.

I²C Controller

NX2LP has one I²C port that the 8051, once running uses to control external I²C devices. The I²C port operates in master mode only. The I²C post is disabled at startup and only available for use after the initial NAND access.

I²C Port Pins

The I²C pins SCL and SDA must have external 2.2-k Ω pull-up resistors even if no EEPROM is connected to the NX2LP.

I²C Interface General-Purpose Access

The 8051 can control peripherals connected to the I^2C bus using the I^2CTL and I^2DATA registers. NX2LP provides I^2C master control only and is never an I^2C slave.



Pin Assignments

Figure 9 and *Figure 10* on page 13 identify all signals for the 56-pin NX2LP-Flex package.

Three modes of operation are available for the NX2LP-Flex: Port mode, GPIF Master mode, and Slave FIFO mode. These modes define the signals on the right edge of each column in Figure 9. The right-most column details the signal functionality from the

default NAND firmware image, which actually utilizes GPIF Master mode. The signals on the left edge of the 'Port' column are common to all modes of the NX2LP-Flex. The 8051 selects the interface mode using the IFCONFIG[1:0] register bits. Port mode is the power-on default configuration.

Figure 10 on page 13 details the pinout of the 56-pin package and lists pin names for all modes of operation. Pin names with an asterisk (*) feature programmable polarity.

	Port	:	GPIF Master	Slave FIFO	Default NAND Firmware Use
	XTALIN XTALOUT RESET# WAKEUP# SCL SDATA	PD7 PD6 PD5 PD4 PD3 PD2 PD1 PD0 PB7 PB6 PB5 PB4 PB3 PB2 PB1 PB0	$\begin{array}{c} \downarrow \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	$ \begin{array}{c} \leftrightarrow & \text{FD}[15] \\ \leftrightarrow & \text{FD}[14] \\ \leftrightarrow & \text{FD}[13] \\ \leftrightarrow & \text{FD}[12] \\ \leftrightarrow & \text{FD}[12] \\ \leftrightarrow & \text{FD}[10] \\ \leftrightarrow & \text{FD}[9] \\ \leftrightarrow & \text{FD}[9] \\ \leftrightarrow & \text{FD}[6] \\ \leftrightarrow & \text{FD}[6] \\ \leftrightarrow & \text{FD}[5] \\ \leftrightarrow & \text{FD}[4] \\ \leftrightarrow & \text{FD}[3] \\ \leftrightarrow & \text{FD}[2] \\ \leftrightarrow & \text{FD}[1] \\ \leftrightarrow & \text{FD}[0] \\ \rightarrow & \text{SLRD} \\ \end{array} $	$\begin{array}{c} \longleftrightarrow CE7\#/GPI07\\ \leftrightarrow CE6\#/GPI06\\ \leftrightarrow CE5\#/GPI03\\ \leftrightarrow CE4\#/GPI03\\ \leftrightarrow CE3\#/GPI03\\ \leftrightarrow CE2\#/GPI02\\ \leftrightarrow CE1\#\\ \leftrightarrow CE0\#\\ \leftrightarrow DD7\\ \leftrightarrow DD6\\ \leftrightarrow DD5\\ \leftrightarrow DD4\\ \leftrightarrow DD3\\ \leftrightarrow DD1\\ \leftrightarrow DD0\\ \rightarrow R_B1\#\\ \rightarrow R_B2\#\\ \end{array}$
			$ \rightarrow RDY1 \\ \leftarrow CTL0 \\ \leftarrow CTL1 \\ \leftarrow CTL2 $	→ SLWR ← FLAGA ← FLAGB ← FLAGC	← WE# ← RE0# ← RE1#
⇔	DPLUS DMINUS	PA7 PA6 PA5 PA4 WU2/PA3 PA2 INT1#/PA1 INT0#/PA0		 ↔ FLAGD/SLCS#/PA7 ↔ PKTEND ← FIFOADR1 ↔ FIFOADR0 ← PA3/WU2 ↔ SLOE ← PA1/INT1# ↔ PA0/INT0# 	$\begin{array}{c} \leftarrow & \text{GPIO1} \\ \leftarrow & \text{GPIO0} \\ \leftarrow & \text{WP}_\text{SW#} \\ \leftarrow & \text{UED2#} \\ \leftarrow & \text{LED2#} \\ \rightarrow & \text{LED1#} \\ \leftarrow & \text{ALE} \\ \leftarrow & \text{CLE} \end{array}$
		GPIO8 GPIO9	↔ GPIO8 ← GPIO9	↔ GPIO8 ← GPIO9	↔ GPIO8 ← GPIO9

Figure 9. Port and Signal Mapping







GND GND

PB7/FD7

Figure 10. CY7C68033/CY7C68034 56-pin QFN Pin Assignment

SCL

PB6/FD6 PB5/FD5 PB4/FD4 PB3/FD3 PB3/FD3 PB1/FD1 PB1/FD1 PB0/FD0 VCC

SDATA



Table 8. NX2LP-Flex Pin Descriptions [6]

56 QFN Pin Number	Default Pin Name	NAND Firmware Usage	Pin Type	Default State	Description
9	DMINUS	N/A	I/O/Z	Z	USB D- Signal. Connect to the USB D- signal.
8	DPLUS	N/A	I/O/Z	Z	USB D+ Signal. Connect to the USB D+ signal.
42	RESET#	N/A	Input	N/A	Active LOW Reset. Resets the entire chip. See section "Reset and Wakeup" on page 7 for more details.
5	XTALIN	N/A	Input	N/A	Crystal Input . Connect this signal to a 24 MHz parallel-resonant, fundamental mode crystal and load capacitor to GND. It is also correct to drive XTALIN with an external 24 MHz square wave derived from another clock source. When driving from an external source, the driving signal should be a 3.3V square wave.
4	XTALOUT	N/A	Output	N/A	Crystal Output . Connect this signal to a 24 MHz parallel-resonant, fundamental mode crystal and load capacitor to GND. If an external clock is used to drive XTALIN, leave this pin open.
54	GPIO9	GPIO9	O/Z	12 MHz	GPIO9 is a bidirectional IO port pin.
1	RDY0 or SLRD	R_B1#	Input	N/A	Multiplexed pin whose function is selected by IFCONFIG[1:0]. RDY0 is a GPIF input signal. SLRD is the input-only read strobe with programmable polarity (FIFOPINPOLAR[3]) for the slave FIFOs connected to FD[7:0] or FD[15:0]. R_B1# is a NAND Ready/Busy input signal.
2	RDY1 or SLWR	R_B2#	Input	N/A	Multiplexed pin whose function is selected by IFCONFIG[1:0]. RDY1 is a GPIF input signal. SLWR is the input-only write strobe with programmable polarity (FIFOPINPOLAR[2]) for the slave FIFOs connected to FD[7:0] or FD[15:0]. R_B2# is a NAND Ready/Busy input signal.
29	CTL0 or FLAGA	WE#	O/Z	Н	Multiplexed pin whose function is selected by IFCONFIG[1:0]. CTL0 is a GPIF control output. FLAGA is a programmable slave-FIFO output status flag signal. Defaults to programmable for the FIFO selected by the FIFOADR[1:0] pins. WE# is the NAND write enable output signal.
30	CTL1 or FLAGB	RE0#	O/Z	Η	Multiplexed pin whose function is selected by IFCONFIG[1:0]. CTL1 is a GPIF control output. FLAGB is a programmable slave-FIFO output status flag signal. Defaults to FULL for the FIFO selected by the FIFOADR[1:0] pins. RE0# is a NAND read enable output signal.
31	CTL2 or FLAGC	RE1#	O/Z	Н	Multiplexed pin whose function is selected by IFCONFIG[1:0]. CTL2 is a GPIF control output. FLAGC is a programmable slave-FIFO output status flag signal. Defaults to EMPTY for the FIFO selected by the FIFOADR[1:0] pins. RE1# is a NAND read enable output signal.

Note

6. Unused inputs should not be left floating. Tie either HIGH or LOW as appropriate. Outputs should only be pulled up or down to ensure signals at power up and ir standby. Note also that no pins should be driven while the device is powered down.





		-	-	-	
56 QFN Pin Number	Default Pin Name	NAND Firmware Usage	Pin Type	Default State	Description
13	GPIO8	GPIO8	I/O/Z	I	GPIO8: is a bidirectional IO port pin.
14	Reserved#	N/A	Input	N/A	Reserved. Connect to ground.
15	SCL	N/A	OD	Z	Clock for the I ² C interface. Connect to VCC with a 2.2K resistor, even if no I ² C peripheral is attached.
16	SDATA	N/A	OD	Z	Data for the I ² C interface. Connect to VCC with a 2.2K resistor, ever if no I ² C peripheral is attached.
44	WAKEUP	Unused	Input	N/A	USB Wakeup . If the 8051 is in suspend, asserting this pin starts up the oscillator and interrupts the 8051 to allow it to exit the suspend mode. Holding WAKEUP asserted inhibits the EZ-USB chip from suspending. This pin has programmable polarity, controlled by WAKEUP[4].
Port A					
33	PA0 or INT0#	CLE	I/O/Z	l (PA0)	Multiplexed pin whose function is selected by PORTACFG[0] PA0 is a bidirectional IO port pin. INT0# is the active-LOW 8051 INT0 interrupt input signal, which is either edge triggered (IT0 = 1) or level triggered (IT0 = 0). CLE is the NAND Command Latch Enable signal.
34	PA1 or INT1#	ALE	I/O/Z	I (PA1)	Multiplexed pin whose function is selected by PORTACFG[1] PA1 is a bidirectional IO port pin. INT1# is the active-LOW 8051 INT1 interrupt input signal, which is

Table 8. NX2LP-Flex Pin Descriptions (continued)^[6]

16	SDATA	N/A	OD	Z	Data for the I^2C interface. Connect to VCC with a 2.2K resistor, even if no I^2C peripheral is attached.
44	WAKEUP	Unused	Input	N/A	USB Wakeup . If the 8051 is in suspend, asserting this pin starts up the oscillator and interrupts the 8051 to allow it to exit the suspend mode. Holding WAKEUP asserted inhibits the EZ-USB chip from suspending. This pin has programmable polarity, controlled by WAKEUP[4].
Port A					
33	PA0 or INT0#	CLE	I/O/Z	I (РА0)	Multiplexed pin whose function is selected by PORTACFG[0] PA0 is a bidirectional IO port pin. INT0# is the active-LOW 8051 INT0 interrupt input signal, which is either edge triggered (IT0 = 1) or level triggered (IT0 = 0). CLE is the NAND Command Latch Enable signal.
34	PA1 or INT1#	ALE	I/O/Z	І (РА1)	Multiplexed pin whose function is selected by PORTACFG[1] PA1 is a bidirectional IO port pin. INT1# is the active-LOW 8051 INT1 interrupt input signal, which is either edge triggered (IT1 = 1) or level triggered (IT1 = 0). ALE is the NAND Address Latch Enable signal.
35	PA2 or SLOE	LED1#	I/O/Z	l (PA2)	Multiplexed pin whose function is selected by IFCONFIG[1:0]. PA2 is a bidirectional IO port pin. SLOE is an input-only output enable with programmable polarity (FIFOPINPOLAR[4]) for the slave FIFOs connected to FD[7:0] or FD[15:0]. LED1# is the data activity indicator LED sink pin.
36	PA3 or WU2	LED2#	I/O/Z	I (PA3)	Multiplexed pin whose function is selected by WAKEUP[7] and OEA[3] PA3 is a bidirectional I/O port pin. WU2 is an alternate source for USB Wakeup , enabled by WU2EN bit (WAKEUP[1]) and polarity set by WU2POL (WAKEUP[4]). If the 8051 is in suspend and WU2EN = 1, a transition on this pin starts up the oscillator and interrupts the 8051 to allow it to exit the suspend mode. Asserting this pin inhibits the chip from suspending, if WU2EN = 1. LED2# is the chip activity indicator LED sink pin.
37	PA4 or FIFOADR0	WP_NF#	I/O/Z	І (РА4)	Multiplexed pin whose function is selected by IFCONFIG[1:0]. PA4 is a bidirectional I/O port pin. FIFOADR0 is an input-only address select for the slave FIFOs connected to FD[7:0] or FD[15:0]. WP_NF# is the NAND write-protect control output signal.
38	PA5 or FIFOADR1	WP_SW#	I/O/Z	І (РА5)	Multiplexed pin whose function is selected by IFCONFIG[1:0]. PA5 is a bidirectional I/O port pin. FIFOADR1 is an input-only address select for the slave FIFOs connected to FD[7:0] or FD[15:0]. WP_SW# is the NAND write-protect switch input signal.



Table 8. NX2LP-Flex Pin Descriptions (continued)^[6]

56 QFN Pin Number	Default Pin Name	NAND Firmware Usage	Pin Type	Default State	Description
39	PA6 or PKTEND	GPIO0 (Input)	I/O/Z	l (PA6)	Multiplexed pin whose function is selected by the IFCONFIG[1:0] bits. PA6 is a bidirectional I/O port pin. PKTEND is an input used to commit the FIFO packet data to the endpoint and whose polarity is programmable via FIFOPIN- POLAR[5]. GPIO1 is a general purpose I/O signal.
40	PA7 or FLAGD or SLCS#	GPIO1 (Input)	I/O/Z	l (PA7)	Multiplexed pin whose function is selected by the IFCONFIG[1:0] and PORTACFG[7] bits. PA7 is a bidirectional I/O port pin. FLAGD is a programmable slave-FIFO output status flag signal. SLCS# gates all other slave FIFO enable/strobes GPIO0 is a general purpose I/O signal.
Port B					
18	PB0 or FD[0]	DD0	I/O/Z	l (PB0)	Multiplexed pin whose function is selected by IFCONFIG[1:0]. PB0 is a bidirectional I/O port pin. FD[0] is the bidirectional FIFO/GPIF data bus. DD0 is a bidirectional NAND data bus signal.
19	PB1 or FD[1]	DD1	I/O/Z	l (PB1)	Multiplexed pin whose function is selected by IFCONFIG[1:0]. PB1 is a bidirectional I/O port pin. FD[1] is the bidirectional FIFO/GPIF data bus. DD1 is a bidirectional NAND data bus signal.
20	PB2 or FD[2]	DD2	I/O/Z	l (PB2)	Multiplexed pin whose function is selected by IFCONFIG[1:0]. PB2 is a bidirectional I/O port pin. FD[2] is the bidirectional FIFO/GPIF data bus. DD2 is a bidirectional NAND data bus signal.
21	PB3 or FD[3]	DD3	I/O/Z	l (PB3)	Multiplexed pin whose function is selected by IFCONFIG[1:0]. PB3 is a bidirectional I/O port pin. FD[3] is the bidirectional FIFO/GPIF data bus. DD3 is a bidirectional NAND data bus signal.
22	PB4 or FD[4]	DD4	I/O/Z	l (PB4)	Multiplexed pin whose function is selected by IFCONFIG[1:0]. PB4 is a bidirectional I/O port pin. FD[4] is the bidirectional FIFO/GPIF data bus. DD4 is a bidirectional NAND data bus signal.
23	PB5 or FD[5]	DD5	I/O/Z	l (PB5)	Multiplexed pin whose function is selected by IFCONFIG[1:0]. PB5 is a bidirectional I/O port pin. FD[5] is the bidirectional FIFO/GPIF data bus. DD5 is a bidirectional NAND data bus signal.
24	PB6 or FD[6]	DD6	I/O/Z	l (PB6)	Multiplexed pin whose function is selected by IFCONFIG[1:0]. PB6 is a bidirectional I/O port pin. FD[6] is the bidirectional FIFO/GPIF data bus. DD6 is a bidirectional NAND data bus signal.
25	PB7 or FD[7]	DD7	I/O/Z	l (PB7)	Multiplexed pin whose function is selected by IFCONFIG[1:0]. PB7 is a bidirectional I/O port pin. FD[7] is the bidirectional FIFO/GPIF data bus. DD7 is a bidirectional NAND data bus signal.
PORT D					
45	PD0 or FD[8]	CE0#	I/O/Z	l (PD0)	Multiplexed pin whose function is selected by the IFCONFIG[1:0] and EPxFIFOCFG.0 (wordwide) bits. FD[8] is the bidirectional FIFO/GPIF data bus. CE0# is a NAND chip enable output signal.



Table 8. NX2LP-Flex Pin Descriptions (continued)^[6]

56 QFN Pin Number	Default Pin Name	NAND Firmware Usage	Pin Type	Default State	Description
46	PD1 or FD[9]	CE1#	I/O/Z	l (PD1)	Multiplexed pin whose function is selected by the IFCONFIG[1:0] and EPxFIFOCFG.0 (wordwide) bits. FD[9] is the bidirectional FIFO/GPIF data bus. CE1# is a NAND chip enable output signal.
47	PD2 or FD[10]	CE2# or GPIO2	I/O/Z	l (PD2)	Multiplexed pin whose function is selected by the IFCONFIG[1:0] and EPxFIFOCFG.0 (wordwide) bits. FD[10] is the bidirectional FIFO/GPIF data bus. CE2# is a NAND chip enable output signal. GPIO2 is a general purpose I/O signal.
48	PD3 or FD[11]	CE3# or GPIO3	I/O/Z	l (PD3)	Multiplexed pin whose function is selected by the IFCONFIG[1:0] and EPxFIFOCFG.0 (wordwide) bits. FD[11] is the bidirectional FIFO/GPIF data bus. CE3# is a NAND chip enable output signal. GPIO3 is a general purpose I/O signal.
49	PD4 or FD[12]	CE4# or GPIO4	I/O/Z	l (PD4)	Multiplexed pin whose function is selected by the IFCONFIG[1:0] and EPxFIFOCFG.0 (wordwide) bits. FD[12] is the bidirectional FIFO/GPIF data bus. CE4# is a NAND chip enable output signal. GPIO4 is a general purpose I/O signal.
50	PD5 or FD[13]	CE5# or GPIO5	I/O/Z	l (PD5)	Multiplexed pin whose function is selected by the IFCONFIG[1:0] and EPxFIFOCFG.0 (wordwide) bits. FD[13] is the bidirectional FIFO/GPIF data bus. CE5# is a NAND chip enable output signal. GPIO5 is a general purpose I/O signal.
51	PD6 or FD[14]	CE6# or GPIO6	I/O/Z	l (PD6)	Multiplexed pin whose function is selected by the IFCONFIG[1:0] and EPxFIFOCFG.0 (wordwide) bits. FD[14] is the bidirectional FIFO/GPIF data bus. CE6# is a NAND chip enable output signal. GPIO6 is a general purpose I/O signal.
52	PD7 or FD[15]	CE7# or GPIO7	I/O/Z	l (PD7)	Multiplexed pin whose function is selected by the IFCONFIG[1:0] and EPxFIFOCFG.0 (wordwide) bits. FD[15] is the bidirectional FIFO/GPIF data bus. CE7# is a NAND chip enable output signal. GPIO7 is a general purpose I/O signal.
Power a	nd Ground				
3 7	AVCC	N/A	Power	N/A	Analog V_{CC} . Connect this pin to 3.3V power source. This signal provides power to the analog section of the chip.
6 10	AGND	N/A	Ground	N/A	Analog Ground . Connect to ground with as short a path as possible.
11 17 27 32 43 55	VCC	N/A	Power	N/A	V _{CC} . Connect to 3.3V power source.
12 26 28 41 53 56	GND	N/A	Ground	N/A	Ground.



Register Summary

NX2LP-Flex register bit definitions are described in the EZ-USB TRM in greater detail. Some registers that are listed here and in the TRM do not apply to the NX2LP-Flex. They are kept here for consistency reasons only. Registers that do not apply to the NX2LP-Flex should be left at their default power up values.

Table 9. NX2LP-Flex Register Summary

Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	Access
-		GPIF Waveform Men	•	-						-			
E400	128	WAVEDATA	GPIF Waveform	D7	D6	D5	D4	D3	D2	D1	D0	ххххххх	RW
E480	128	reserved	Descriptor 0, 1, 2, 3 data										
		GENERAL CONFIGU	JRATION										
E50D		GPCR2	General Purpose Configu- ration Register 2	reserved	reserved	reserved	FULL_SPEE D ONLY	reserved	reserved	reserved	reserved	00000000	R
E600	1	CPUCS	CPU Control & Status	0	0	PORTCSTB	_ CLKSPD1	CLKSPD0	CLKINV	CLKOE	8051RES	00000010	rrbbbbbr
	1	IFCONFIG	Interface Configuration (Ports, GPIF, slave FIFOs)	1	3048MHZ	0	IFCLKPOL	ASYNC	GSTATE	IFCFG1	IFCFG0	10000000	
E602	1	PINFLAGSAB ^[7]	Slave FIFO FLAGA and FLAGB Pin Configuration	FLAGB3	FLAGB2	FLAGB1	FLAGB0	FLAGA3	FLAGA2	FLAGA1	FLAGA0	00000000	RW
E603	1	PINFLAGSCD ^[7]	Slave FIFO FLAGC and FLAGD Pin Configuration	FLAGD3	FLAGD2	FLAGD1	FLAGD0	FLAGC3	FLAGC2	FLAGC1	FLAGC0	00000000	RW
E604	1	FIFORESET ^[7]	Restore FIFOS to default state	NAKALL	0	0	0	EP3	EP2	EP1	EP0	xxxxxxx	W
E605	1	BREAKPT	Breakpoint Control	0	0	0	0	BREAK	BPPULSE	BPEN	0	00000000	rrrrbbbr
E606	1	BPADDRH	Breakpoint Address H	A15	A14	A13	A12	A11	A10	A9	A8	XXXXXXXX	RW
E607	1	BPADDRL	Breakpoint Address L	A7	A6	A5	A4	A3	A2	A1	A0	XXXXXXXXX	RW
E608	1	UART230	230 Kbaud internally generated ref. clock	0	0	0	0	0	0	230UART1	230UART0	00000000	rrrrrbb
E609	1	FIFOPINPOLAR ^[7]	Slave FIFO Interface pins	0	0	PKTEND	SLOE	SLRD	SLWR	EF	FF	00000000	rrbbbbbb
E60A	1	REVID	Chip Revision	rv7	rv6	rv5	rv4	rv3	rv2	rv1	rv0	RevA 00000001	R
E60B	1	REVCTL ^[7]	Chip Revision Control	0	0	0	0	0	0	dyn_out	enh_pkt	00000000	rrrrrbb
		UDMA											
E60C	1	GPIFHOLDAMOUNT	MSTB Hold Time (for UDMA)	0	0	0	0	0	0	HOLDTIME1	HOLDTIME0	00000000	rrrrrbb
	3	reserved											
		ENDPOINT CONFIG	URATION				1						
E610	1	EP10UTCFG	Endpoint 1-OUT Configuration	VALID	0	TYPE1	TYPE0	0	0	0	0	10100000	brbbrrrr
E611	1	EP1INCFG	Endpoint 1-IN Configuration	VALID	0	TYPE1	TYPE0	0	0	0	0	10100000	brbbrrrr
E612	1	EP2CFG	Endpoint 2 Configuration	VALID	DIR	TYPE1	TYPE0	SIZE	0	BUF1	BUF0	10100010	bbbbbrbb
E613	1	EP4CFG	Endpoint 4 Configuration	VALID	DIR	TYPE1	TYPE0	0	0	0	0	10100000	bbbbrrrr
E614	1	EP6CFG	Endpoint 6 Configuration	VALID	DIR	TYPE1	TYPE0	SIZE	0	BUF1	BUF0	11100010	bbbbbrbb
E615	1	EP8CFG	Endpoint 8 Configuration	VALID	DIR	TYPE1	TYPE0	0	0	0	0	11100000	bbbbrrrr
	2	reserved											
E618	1	EP2FIFOCFG ^[7]	Endpoint 2/slave FIFO configuration	0	INFM1	OEP1	AUTOOUT	AUTOIN	ZEROLENIN	0	WORDWIDE	00000101	rbbbbbrb
E619	1	EP4FIFOCFG ^[7]	Endpoint 4/slave FIFO configuration	0	INFM1	OEP1	AUTOOUT	AUTOIN	ZEROLENIN	0	WORDWIDE	00000101	rbbbbbrb
E61A	1	EP6FIFOCFG ^[7]	Endpoint 6/slave FIFO configuration	0	INFM1	OEP1	AUTOOUT	AUTOIN	ZEROLENIN	0	WORDWIDE	00000101	rbbbbbrb
E61B	1	EP8FIFOCFG ^[7]	Endpoint 8/slave FIFO configuration	0	INFM1	OEP1	AUTOOUT	AUTOIN	ZEROLENIN	0	WORDWIDE	00000101	rbbbbbrb
E61C	4	reserved	-										
E620	1	EP2AUTOINLENH ^{[7}	Endpoint 2 AUTOIN Packet Length H	0	0	0	0	0	PL10	PL9	PL8	00000010	rrrrrbbb
E621	1	EP2AUTOINLENL ^[7]	Endpoint 2 AUTOIN Packet Length L	PL7	PL6	PL5	PL4	PL3	PL2	PL1	PL0	00000000	RW
E622	1	EP4AUTOINLENH ^[7]	Endpoint 4 AUTOIN Packet Length H	0	0	0	0	0	0	PL9	PL8	00000010	rrrrrbb
E623	1	EP4AUTOINLENL ^[7]	Endpoint 4 AUTOIN Packet Length L	PL7	PL6	PL5	PL4	PL3	PL2	PL1	PL0	00000000	RW
E624	1	EP6AUTOINLENH ^[7]		0	0	0	0	0	PL10	PL9	PL8	00000010	rrrrrbbb
E625	1	EP6AUTOINLENL ^[7]		PL7	PL6	PL5	PL4	PL3	PL2	PL1	PL0	00000000	RW
E626	1	EP8AUTOINLENH ^[7]	U U	0	0	0	0	0	0	PL9	PL8	00000010	rrrrrbb
E627	1	EP8AUTOINLENL ^[7]	Endpoint 8 AUTOIN Packet Length L	PL7	PL6	PL5	PL4	PL3	PL2	PL1	PL0	00000000	RW
E628	1	ECCCFG	ECC Configuration	0	0	0	0	0	0	0	ECCM	00000000	rrrrrb
2020	I.		200 comgatation	ч Ч	ľ	ľ	ľ	ľ	l~	Ĭ	2001		

Note

7. Read and writes to these registers may require synchronization delay, see the Technical Reference Manual for "Synchronization Delay."



Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	Access
E629	1	ECCRESET	ECC Reset	x	x	x	x	x	×	x	x	00000000	W
E62A	1	ECC1B0	ECC1 Byte 0 Address	LINE15	LINE14	LINE13	LINE12	LINE11	LINE10	LINE9	LINE8	00000000	
E62B	1	ECC1B1	ECC1 Byte 1 Address	LINE7	LINE6	LINE5	LINE4	LINE3	LINE2	LINE1	LINE0	00000000	
E62C	1	ECC1B2	ECC1 Byte 2 Address	COL5	COL4	COL3	COL2	COL1	COL0	LINE17	LINE16	00000000	
E62D	1	ECC2B0	ECC2 Byte 0 Address	LINE15	LINE14	LINE13	LINE12	LINE11	LINE10	LINE9	LINE8	00000000	
E62E	1	ECC2B1	ECC2 Byte 1 Address	LINE7	LINE6	LINE5	LINE4	LINE3	LINE2	LINE1	LINE0	00000000	
E62F	1	ECC2B2	ECC2 Byte 2 Address	COL5	COL4	COL3	COL2	COL1	COL0	0	0	00000000	
E630	1	EP2FIFOPFH ^[7]	Endpoint 2/slave FIFO	DECIS	PKTSTAT	IN:PKTS[2]	IN:PKTS[1]			PFC9	PFC8		bbbbbrbb
H.S.			Programmable Flag H			OUT:PFC12	OUT:PFC11	IN:PKTS[0] OUT:PFC10	-				
E630 F.S.	1	EP2FIFOPFH ^[7]	Endpoint 2/slave FIFO Programmable Flag H	DECIS	PKTSTAT	OUT:PFC12	OUT:PFC11	OUT:PFC10	0	PFC9	IN:PKTS[2] OUT:PFC8	10001000	bbbbbrbb
E631 H.S.	1	EP2FIFOPFL ^[7]	Endpoint 2/slave FIFO Programmable Flag L	PFC7	PFC6	PFC5	PFC4	PFC3	PFC2	PFC1	PFC0	00000000	RW
E631 F.S	1	EP2FIFOPFL ^[7]	Endpoint 2/slave FIFO Programmable Flag L	IN:PKTS[1] OUT:PFC7	IN:PKTS[0] OUT:PFC6	PFC5	PFC4	PFC3	PFC2	PFC1	PFC0	00000000	RW
E632 H.S.	1	EP4FIFOPFH ^[7]	Endpoint 4/slave FIFO Programmable Flag H	DECIS	PKTSTAT	0	IN: PKTS[1] OUT:PFC10	IN: PKTS[0] OUT:PFC9	0	0	PFC8	10001000	bbrbbrrb
E632 F.S	1	EP4FIFOPFH ^[7]	Endpoint 4/slave FIFO Programmable Flag H	DECIS	PKTSTAT	0	OUT:PFC10	OUT:PFC9	0	0	PFC8	10001000	bbrbbrrb
E633 H.S.	1	EP4FIFOPFL ^[7]	Endpoint 4/slave FIFO Programmable Flag L	PFC7	PFC6	PFC5	PFC4	PFC3	PFC2	PFC1	PFC0	00000000	RW
E633 F.S	1	EP4FIFOPFL ^[7]	Endpoint 4/slave FIFO Programmable Flag L	IN: PKTS[1] OUT:PFC7	IN: PKTS[0] OUT:PFC6	PFC5	PFC4	PFC3	PFC2	PFC1	PFC0	00000000	RW
E634 H.S.	1	EP6FIFOPFH ^[7]	Endpoint 6/slave FIFO Programmable Flag H	DECIS	PKTSTAT	IN:PKTS[2] OUT:PFC12	IN:PKTS[1] OUT:PFC11	IN:PKTS[0] OUT:PFC10	0	PFC9	PFC8	00001000	bbbbbrbb
E634 F.S	1	EP6FIFOPFH ^[7]	Endpoint 6/slave FIFO Programmable Flag H	DECIS	PKTSTAT	OUT:PFC12	OUT:PFC11	OUT:PFC10	0	PFC9	IN:PKTS[2] OUT:PFC8	00001000	bbbbbrbb
E635 H.S.	1	EP6FIFOPFL ^[7]	Endpoint 6/slave FIFO Programmable Flag L	PFC7	PFC6	PFC5	PFC4	PFC3	PFC2	PFC1	PFC0	00000000	RW
E635 F.S	1	EP6FIFOPFL ^[7]	Endpoint 6/slave FIFO Programmable Flag L	IN:PKTS[1] OUT:PFC7	IN:PKTS[0] OUT:PFC6	PFC5	PFC4	PFC3	PFC2	PFC1	PFC0	00000000	RW
E636 H.S.	1	EP8FIFOPFH ^[7]	Endpoint 8/slave FIFO Programmable Flag H	DECIS	PKTSTAT	0	IN: PKTS[1] OUT:PFC10	IN: PKTS[0] OUT:PFC9	0	0	PFC8	00001000	bbrbbrrb
E636 F.S	1	EP8FIFOPFH ^[7]	Endpoint 8/slave FIFO Programmable Flag H	DECIS	PKTSTAT	0		OUT:PFC9	0	0	PFC8	00001000	bbrbbrrb
E637 H.S.	1	EP8FIFOPFL ^[7]	Endpoint 8/slave FIFO Programmable Flag L	PFC7	PFC6	PFC5	PFC4	PFC3	PFC2	PFC1	PFC0	00000000	RW
E637 F.S	1	EP8FIFOPFL ^[7]	Endpoint 8/slave FIFO Programmable Flag L	IN: PKTS[1] OUT:PFC7	IN: PKTS[0] OUT:PFC6	PFC5	PFC4	PFC3	PFC2	PFC1	PFC0	00000000	RW
	8	reserved											
E640	1	EP2ISOINPKTS	EP2 (if ISO) IN Packets per frame (1-3)	AADJ	0	0	0	0	0	INPPF1	INPPF0	00000001	brrrrrbb
E641	1	EP4ISOINPKTS	EP4 (if ISO) IN Packets per frame (1-3)	AADJ	0	0	0	0	0	INPPF1	INPPF0	00000001	brrrrrr
E642	1	EP6ISOINPKTS	EP6 (if ISO) IN Packets per frame (1-3)	AADJ	0	0	0	0	0	INPPF1	INPPF0	00000001	brrrrrbb
E643	1	EP8ISOINPKTS	EP8 (if ISO) IN Packets per frame (1-3)	AADJ	0	0	0	0	0	INPPF1	INPPF0	00000001	brrrrrr
E644	4	reserved											
E648	1	INPKTEND ^[7]	Force IN Packet End	Skip	0	0	0	EP3	EP2	EP1	EP0	XXXXXXXX	W
E649	7	OUTPKTEND ^[7]	Force OUT Packet End	Skip	0	0	0	EP3	EP2	EP1	EP0	XXXXXXXX	W
		INTERRUPTS											_
E650	1	EP2FIFOIE ^[7]	Endpoint 2 slave FIFO Flag Interrupt Enable	0	0	0	0	EDGEPF	PF	EF	FF	00000000	RW
E651	1	EP2FIFOIRQ ^[7,8]	Endpoint 2 slave FIFO Flag Interrupt Request	0	0	0	0	0	PF	EF	FF	00000000	rrrrrbbb
E652		EP4FIFOIE ^[7]	Endpoint 4 slave FIFO Flag Interrupt Enable	0	0	0	0	EDGEPF	PF	EF	FF	00000000	RW
E653	1	EP4FIFOIRQ ^[7,8]	Endpoint 4 slave FIFO Flag Interrupt Request	0	0	0	0	0	PF	EF	FF	00000000	rrrrrbbb
E654	1	EP6FIFOIE ^[7]	Endpoint 6 slave FIFO Flag Interrupt Enable	0	0	0	0	EDGEPF	PF	EF	FF	00000000	RW
E655	1	EP6FIFOIRQ ^[7,8]	Endpoint 6 slave FIFO Flag Interrupt Request	0	0	0	0	0	PF	EF	FF	00000000	rrrrrbbb
E656	1	EP8FIFOIE ^[7]	Endpoint 8 slave FIFO Flag Interrupt Enable	0	0	0	0	EDGEPF	PF	EF	FF	00000000	RW
E657	1	EP8FIFOIRQ ^[7,8]	Endpoint 8 slave FIFO Flag Interrupt Request	0	0	0	0	0	PF	EF	FF	00000000	rrrrrbbb
E658	1	IBNIE	IN-BULK-NAK Interrupt Enable	0	0	EP8	EP6	EP4	EP2	EP1	EP0	00000000	RW
E659	1	IBNIRQ ^[8]	IN-BULK-NAK interrupt Request	0	0	EP8	EP6	EP4	EP2	EP1	EP0	00xxxxxx	rrbbbbbb
E65A	1	NAKIE	Endpoint Ping-NAK/IBN Interrupt Enable	EP8	EP6	EP4	EP2	EP1	EP0	0	IBN	00000000	RW

Note 8. The register can only be reset, it cannot be set.



Hex E65B E65C E65D E65E E65F E660 E661 E662 E663 E664 E665 E666	Size 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	NAKIRQ ^[8] USBIE USBIRQ ^[8]	Description Endpoint Ping-NAK/IBN Interrupt Request	b7 EP8	b6 EP6	b5 EP4	b4 EP2	b3 EP1	b2 EP0	b1 0	b0 IBN	Default xxxxxx0x	
E65C E65D E65E E65F E660 E661 E662 E663 E664 E665	1 1 1 1 1	USBIE	Interrupt Request	EP8	EP6	EP4	EP2	EP1	EP0	0	IBN	xxxxxx0x	
E65D E65E E65F E660 E661 E662 E663 E664 E665	1 1 1 1							1	-	1		1	bbbbbbrb
E65D E65E E65F E660 E661 E662 E663 E664 E665	1 1 1 1			0	EP0ACK	HSGRANT	URES	SUSP	SUTOK	SOF	SUDAV	00000000	RW
E65E E65F E660 E661 E662 E663 E664 E665	1 1 1	USBIRQ	USB Interrupt Requests	0	EP0ACK EP0ACK	HSGRANT	URES	SUSP	SUTOK	SOF	SUDAV	00000000	rbbbbbbb
E65F E660 E661 E662 E663 E664 E665	1	FDIF			EP0ACK	EP4	EP2						RW
E660 E661 E662 E663 E664 E665	1	EPIE	Endpoint Interrupt Enables	EP8	-			EP1OUT	EP1IN	EP0OUT	EP0IN	00000000	
E661 E662 E663 E664 E665		EPIRQ ^[8]	Endpoint Interrupt Requests	EP8	EP6	EP4	EP2	EP1OUT	EP1IN	EP0OUT	EP0IN	0	RW
E662 E663 E664 E665	1	GPIFIE ^[7]	GPIF Interrupt Enable	0	0	0	0	0	0	GPIFWF	GPIFDONE	00000000	RW
E663 E664 E665	1	GPIFIRQ ^[7]	GPIF Interrupt Request	0	0	0	0	0	0	GPIFWF	GPIFDONE	000000xx	RW
E664 E665	1	USBERRIE	USB Error Interrupt Enables	ISOEP8	ISOEP6	ISOEP4	ISOEP2	0	0	0	ERRLIMIT	00000000	RW
E665	1	USBERRIRQ ^[8]	USB Error Interrupt Requests	ISOEP8	ISOEP6	ISOEP4	ISOEP2	0	0	0	ERRLIMIT	0000000x	bbbbrrrb
	1	ERRCNTLIM	USB Error counter and limit	EC3	EC2	EC1	EC0	LIMIT3	LIMIT2	LIMIT1	LIMIT0	xxxx0100	rrrrbbbb
E666	1	CLRERRCNT	Clear Error Counter EC3:0	х	х	х	х	х	x	х	х	XXXXXXXX	W
	1	INT2IVEC	Interrupt 2 (USB) Autovector	0	I2V4	I2V3	I2V2	I2V1	12V0	0	0	00000000	R
E667	1	INT4IVEC	Interrupt 4 (slave FIFO & GPIF) Autovector	1	0	I4V3	I4V2	I4V1	I4V0	0	0	10000000	R
E668	1	INTSET-UP	Interrupt 2&4 setup	0	0	0	0	AV2EN	0	INT4SRC	AV4EN	00000000	RW
E669	7	reserved		-	-	-	-	1	-				
	-	INPUT/OUTPUT				1							
E670	1	PORTACFG	I/O PORTA Alternate Configuration	FLAGD	SLCS	0	0	0	0	INT1	INT0	00000000	RW
E671	1	PORTCCFG	I/O PORTC Alternate Configuration	GPIFA7	GPIFA6	GPIFA5	GPIFA4	GPIFA3	GPIFA2	GPIFA1	GPIFA0	00000000	RW
E672	1	PORTECFG	I/O PORTE Alternate Configuration	GPIFA8	T2EX	INT6	RXD10UT	RXD0OUT	T2OUT	T1OUT	TOOUT	00000000	RW
E673	4	XTALINSRC	XTALIN Clock Source	0	0	0	0	0	0	0	EXTCLK	00000000	rrrrrrb
E677	1	reserved											
E678	1	I2CS	I ² C Bus Control & Status	START	STOP	LASTRD	ID1	ID0	BERR	ACK	DONE	000xx000	bbbrrrrr
E679	1	I2DAT	I ² C Bus Data	d7	d6	d5	d4	d3	d2	d1	d0	XXXXXXXX	RW
E67A	1	I2CTL	I ² C Bus Control	0	0	0	0	0	0	STOPIE	400kHz	00000000	RW
E67B	1	XAUTODAT1	Autoptr1 MOVX access, when APTREN=1	D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXXX	RW
E67C	1	XAUTODAT2	Autoptr2 MOVX access,	D7	D6	D5	D4	D3	D2	D1	D0	xxxxxxx	RW
			when APTREN=1			-							
E07D	4			00015	00011	00010	00010	00044	00010	0000	0000	04004040	DIA
E67D	1		UDMA CRC MSB	CRC15	CRC14	CRC13	CRC12	CRC11	CRC10 CRC2	CRC9	CRC8	01001010	
E67E	1	UDMACRCL ^[7]	UDMA CRC LSB	CRC7	CRC6	CRC5	CRC4 0	CRC3		CRC1	CRC0	10111010	
E67F	1	UDMACRC- QUALIFIER USB CONTROL	UDMA CRC Qualifier	QENABLE	0	0	0	QSTATE	QSIGNAL2	QSIGNAL1	QSIGNAL0	00000000	ddddiiid
5000						2		DIGGONI	10000000	051444			
E680	1	USBCS	USB Control & Status	HSM	0	0	0	DISCON	NOSYNSOF	RENUM	SIGRSUME	x0000000	rrrrbbbb
E681	1	SUSPEND	Put chip into suspend	X	X	x	X	X	x	X	x	XXXXXXXX	W
E682	1	WAKEUPCS	Wakeup Control & Status		WU	WU2POL	WUPOL	0	DPEN	WU2EN	WUEN	xx000101	bbbbrbbb
E683	1	TOGCTL	Toggle Control	Q	S	R	10	EP3	EP2	EP1	EP0	x0000000	rrrbbbbb
E684	1	USBFRAMEH	USB Frame count H	0	0	0	0	0	FC10	FC9	FC8	00000xxx	R
E685	1	USBFRAMEL	USB Frame count L	FC7	FC6	FC5	FC4	FC3	FC2	FC1	FC0	XXXXXXXX	R
E686	1	MICROFRAME	Microframe count, 0-7	0	0	0	0	0	MF2	MF1	MF0	00000xxx	R
E687	1	FNADDR	USB Function address	0	FA6	FA5	FA4	FA3	FA2	FA1	FA0	0xxxxxxx	R
E688	2	reserved											
		ENDPOINTS											
E68A	1	EPOBCH ^[7]	Endpoint 0 Byte Count H	(BC15)	(BC14)	(BC13)	(BC12)	(BC11)	(BC10)	(BC9)	(BC8)	XXXXXXXX	RW
E68B	1	EP0BCL ^[7]	Endpoint 0 Byte Count L	(BC7)	BC6	BC5	BC4	BC3	BC2	BC1	BC0	XXXXXXXXX	RW
E68C	1	reserved	Enapoint o Dyte Count L	(201)		200	207	200	202	201	200		
	1	EP10UTBC	Endpoint 1 OUT Byte Count	0	BC6	BC5	BC4	BC3	BC2	BC1	BC0	0xxxxxxx	RW
E68E	1	reserved						1				<u> </u>	
E68F	1	EP1INBC	Endpoint 1 IN Byte Count	0	BC6	BC5	BC4	BC3	BC2	BC1	BC0	0xxxxxxx	RW
E690	1	EP2BCH ^[7]	Endpoint 2 Byte Count H		0	0	0	0	BC10	BC9	BC8	00000xxx	RW
E691	1	EP2BCL ^[7]	Endpoint 2 Byte Count L	BC7/SKIP	BC6	BC5	BC4	BC3	BC2	BC1	BC0	XXXXXXXX	RW
E692	2	reserved	, ,		İ	1		1					İ
E694	1	EP4BCH ^[7]	Endpoint 4 Byte Count H	0	0	0	0	0	0	BC9	BC8	000000xx	RW
E695	1	EP4BCL ^[7]		BC7/SKIP	BC6	BC5	BC4	BC3	BC2	BC1	BC0	XXXXXXXX	RW
E696	2	reserved	Sprint : Sylo count L										
E698	1	EP6BCH ^[7]	Endpoint 6 Byte Count H	0	0	0	0	0	BC10	BC9	BC8	00000xxx	RW
E699	1	EP6BCL ^[7]	Endpoint 6 Byte Count L	BC7/SKIP	BC6	BC5	BC4	BC3	BC2	BC1	BC0	XXXXXXXX	RW
E69A	2	reserved								200	200		DW
E 6 6 7	1	EP8BCH ^[7]	Endpoint 8 Byte Count H		0	U	0	0	0	BC9	BC8	000000xx	RW
E69C E69D	1	EP8BCL ^[7]	Endpoint 8 Byte Count L	BC7/SKIP	BC6	BC5	BC4	BC3	BC2	BC1	BC0	XXXXXXX	RW



Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	Access
E69E	2	reserved						-	-				
E6A0	1	EP0CS	Endpoint 0 Control and Status	HSNAK	0	0	0	0	0	BUSY	STALL	1000000	bbbbbbrb
E6A1	1	EP1OUTCS	Endpoint 1 OUT Control and Status	0	0	0	0	0	0	BUSY	STALL	00000000	bbbbbbrb
E6A2	1	EP1INCS	Endpoint 1 IN Control and Status	0	0	0	0	0	0	BUSY	STALL	00000000	bbbbbbrb
E6A3	1	EP2CS	Endpoint 2 Control and Status	0	NPAK2	NPAK1	NPAK0	FULL	EMPTY	0	STALL	00101000	rrrrrb
E6A4	1	EP4CS	Endpoint 4 Control and Status	0	0	NPAK1	NPAK0	FULL	EMPTY	0	STALL	00101000	rrrrrb
E6A5	1	EP6CS	Endpoint 6 Control and Status	0	NPAK2	NPAK1	NPAK0	FULL	EMPTY	0	STALL	00000100	rrrrrb
E6A6	1	EP8CS	Endpoint 8 Control and Status	0	0	NPAK1	NPAK0	FULL	EMPTY	0	STALL	00000100	rrrrrb
E6A7	1	EP2FIFOFLGS		0	0	0	0	0	PF	EF	FF	00000010	R
E6A8	1	EP4FIFOFLGS	•	0	0	0	0	0	PF	EF	FF	00000010	R
E6A9	1	EP6FIFOFLGS	Endpoint 6 slave FIFO Flags	0	0	0	0	0	PF	EF	FF	00000110	R
E6AA	1	EP8FIFOFLGS	•	0	0	0	0	0	PF	EF	FF	00000110	R
E6AB	1	EP2FIFOBCH	Endpoint 2 slave FIFO total byte count H	0	0	0	BC12	BC11	BC10	BC9	BC8	00000000	R
E6AC	1	EP2FIFOBCL	Endpoint 2 slave FIFO total byte count L	BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0	00000000	R
E6AD	1	EP4FIFOBCH	Endpoint 4 slave FIFO total byte count H	0	0	0	0	0	BC10	BC9	BC8	00000000	R
E6AE	1	EP4FIFOBCL	Endpoint 4 slave FIFO total byte count L	BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0	00000000	R
E6AF	1	EP6FIFOBCH	Endpoint 6 slave FIFO	0	0	0	0	BC11	BC10	BC9	BC8	00000000	R
E6B0	1	EP6FIFOBCL	total byte count H Endpoint 6 slave FIFO	BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0	00000000	R
E6B1	1	EP8FIFOBCH	total byte count L Endpoint 8 slave FIFO	0	0	0	0	0	BC10	BC9	BC8	00000000	R
E6B2	1	EP8FIFOBCL	total byte count H Endpoint 8 slave FIFO	BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0	00000000	R
E6B3	1	SUDPTRH		A15	A14	A13	A12	A11	A10	A9	A8	XXXXXXXX	RW
E6B4	1	SUDPTRL	address byte Setup Data Pointer low ad-	A7	A6	A5	A4	A3	A2	A1	0	xxxxxx0	bbbbbbbr
E6B5	1	SUDPTRCTL	dress byte Setup Data Pointer Auto	0	0	0	0	0	0	0	SDPAUTO	00000001	RW
	2	reserved	Mode										
E6B8	8	SET-UPDAT	8 bytes of setup data	D7	D6	D5	D4	D3	D2	D1	D0	xxxxxxx	R
			SET-UPDAT[0] = bmRequestType										
			SET-UPDAT[1] =	-									
			bmRequest SET-UPDAT[2:3] = wVal-										
			ue										
			SET-UPDAT[4:5] = wInd- ex										
			SET-UPDAT[6:7] = wLength										
		GPIF											
E6C0 E6C1	1	GPIFWFSELECT GPIFIDLECS	Waveform Selector GPIF Done, GPIF IDLE	SINGLEWR1 DONE	SINGLEWRO	SINGLERD1	SINGLERD0	FIFOWR1	FIFOWR0	FIFORD1 0	FIFORD0 IDLEDRV	11100100 10000000	RW
EOCI	1	GPIFIDLECS	drive mode	DONE	0	0	0	0	U	0	IDLEDRV	10000000	RW
E6C2	1	GPIFIDLECTL		0	0	CTL5	CTL4	CTL3	CTL2	CTL1	CTL0	11111111	RW
E6C3	1	GPIFCTLCFG	CTL Drive Type	TRICTL	0	CTL5	CTL4	CTL3	CTL2	CTL1	CTL0	0000000	RW
E6C4	1		GPIF Address H	0	0	0	0	0	0	0	GPIFA8	00000000	RW
E6C5	1	GPIFADRL ^[7] FLOWSTATE	GPIF Address L	GPIFA7	GPIFA6	GPIFA5	GPIFA4	GPIFA3	GPIFA2	GPIFA1	GPIFA0	00000000	RW
E6C6	1	FLOWSTATE	Flowstate Enable and	FSE	0	0	0	0	FS2	FS1	FS0	00000000	brrrrbbb
	-		Selector		-	-	-						
E6C7	1	FLOWLOGIC	Flowstate Logic	LFUNC1	LFUNC0	TERMA2	TERMA1	TERMA0	TERMB2	TERMB1	TERMB0	0000000	RW
E6C8	1	FLOWEQ0CTL	CTL-Pin States in Flowstate (when Logic = 0)	CTL0E3	CTL0E2	CTL0E1/ CTL5	CTL0E0/ CTL4	CTL3	CTL2	CTL1	CTL0	00000000	RW
E6C9	1	FLOWEQ1CTL	CTL-Pin States in Flow- state (when Logic = 1)	CTL0E3	CTL0E2	CTL0E1/ CTL5	CTL0E0/ CTL4	CTL3	CTL2	CTL1	CTL0	00000000	RW
E6CA	1	FLOWHOLDOFF	Holdoff Configuration	HOPERIOD3	HOPERIOD2	HOPERIOD1		HOSTATE	HOCTL2	HOCTL1	HOCTL0	00010010	RW
E6CB	1	FLOWSTB	Flowstate Strobe Configuration	SLAVE	RDYASYNC	CTLTOGL	U SUSTAIN	0	MSTB2	MSTB1	MSTB0	00100000	RW
E6CC	1	FLOWSTBEDGE	Flowstate Rising/Falling	0	0	0	0	0	0	FALLING	RISING	00000001	rrrrrbb
			Edge Configuration										



Hex E6CD													-
+6(1)	Size		Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	
	1	FLOWSTBPERIOD	Master-Strobe Half-Period		D6	D5	D4	D3	D2	D1	D0	00000010	
E6CE	1	GPIFTCB3 ^[7]	GPIF Transaction Count Byte 3	TC31	TC30	TC29	TC28	TC27	TC26	TC25	TC24	00000000	RW
E6CF	1	GPIFTCB2 ^[7]	GPIF Transaction Count	TC23	TC22	TC21	TC20	TC19	TC18	TC17	TC16	00000000	RW
E6D0	1	GPIFTCB1 ^[7]	Byte 2 GPIF Transaction Count	TC15	TC14	TC13	TC12	TC11	TC10	TC9	TC8	00000000	RW
E6D1	1	GPIFTCB0 ^[7]	Byte 1 GPIF Transaction Count	TC7	TC6	TC5	TC4	тсз	TC2	TC1	TC0	00000001	
		GPIFICBU	Byte 0	107	100	105	164	103	102	101	100		
	2	reserved										00000000	RW
		reserved											
		reserved				1							
E6D2	1	EP2GPIFFLGSEL ^[7]	Endpoint 2 GPIF Flag select	0	0	0	0	0	0	FS1	FS0	00000000	RW
E6D3	1	EP2GPIFPFSTOP	Endpoint 2 GPIF stop transaction on prog. flag	0	0	0	0	0	0	0	FIFO2FLAG	00000000	RW
E6D4	1	EP2GPIFTRIG ^[7]	Endpoint 2 GPIF Trigger	v	x	×	x	×	v	v	x	xxxxxxxx	W
LUD4	3	reserved		~	×	^	~	~	~	~	~		••
	-	reserved											
		reserved											
E6DA	1	EP4GPIFFLGSEL ^[7]	Endpoint 4 GPIF Flag select	0	0	0	0	0	0	FS1	FS0	00000000	RW
E6DB	1	EP4GPIFPFSTOP	Endpoint 4 GPIF stop	0	0	0	0	0	0	0	FIFO4FLAG	0000000	RW
E6DC	1	EP4GPIFTRIG ^[7]	transaction on GPIF Flag Endpoint 4 GPIF Trigger	X	x	x	x	x	x	x	x	xxxxxxxx	W
EODC	3	reserved	Endpoint 4 GFIF mgger	x	x	*	*	x	x	x	*	******	vv
	•	reserved											
		reserved											
E6E2	1	EP6GPIFFLGSEL ^[7]	Endpoint 6 GPIF Flag select	0	0	0	0	0	0	FS1	FS0	00000000	RW
E6E3	1	EP6GPIFPFSTOP	Endpoint 6 GPIF stop transaction on prog. flag	0	0	0	0	0	0	0	FIFO6FLAG	00000000	RW
E6E4	1	EP6GPIFTRIG ^[7]	Endpoint 6 GPIF Trigger	х	х	x	x	x	х	х	х	xxxxxxx	W
	3	reserved											
		reserved											
		reserved											
E6EA	1	EP8GPIFFLGSEL ^[7]	select	0	0	0	0	0	0		FS0	00000000	
E6EB	1	EP8GPIFPFSTOP	transaction on prog. flag	0	0	0	0	0	0	0	FIFO8FLAG	00000000	
E6EC	1	EP8GPIFTRIG ^[7]	Endpoint 8 GPIF Trigger	х	х	x	x	х	х	х	х	XXXXXXXX	W
E6F0	3 1	reserved XGPIFSGLDATH	GPIF Data H	D15	D14	D13	D12	D11	D10	D9	D8	xxxxxxx	RW
			(16-bit mode only)		014	013					00		
E6F1	1	XGPIFSGLDATLX	Read/Write GPIF Data L & trigger transaction	D7	D6	D5	D4	D3	D2	D1	D0	xxxxxxx	RW
E6F2	1	XGPIFSGLDATL- NOX											
E6F3	1		transaction trigger	D7	D6	D5	D4	D3	D2		D0	ххххххх	R
l		GPIFREADYCFG	Read GPIF Data L, no transaction trigger Internal RDY, Sync/Async, RDY pin states		D6 SAS	D5 TCXRDY5	D4 0	D3 0	D2 0		D0 0	xxxxxxx 00000000	
F6F4	1	GPIFREADYCFG	transaction trigger Internal RDY, Sync/Async, RDY pin states		SAS	TCXRDY5	0	0	0	0	0	00000000	bbbrrrr
E6F4 E6F5	1	GPIFREADYCFG GPIFREADYSTAT	transaction trigger Internal RDY, Sync/Async, RDY pin states GPIF Ready Status			-		-		0 RDY1	0 RDY0	00000000 00xxxxx	bbbrrrrr
E6F5	1 1 2	GPIFREADYCFG	transaction trigger Internal RDY, Sync/Async, RDY pin states		SAS 0	TCXRDY5	0 RDY4	0	0	0 RDY1	0	00000000	bbbrrrr
	1 1 2	GPIFREADYCFG GPIFREADYSTAT GPIFABORT	transaction trigger Internal RDY, Sync/Async, RDY pin states GPIF Ready Status Abort GPIF Waveforms		SAS 0	TCXRDY5	0 RDY4	0	0	0 RDY1	0 RDY0	00000000 00xxxxx	bbbrrrrr
E6F5 E6F6	1 1 2 64	GPIFREADYCFG GPIFREADYSTAT GPIFABORT reserved	transaction trigger Internal RDY, Sync/Async, RDY pin states GPIF Ready Status Abort GPIF Waveforms		SAS 0	TCXRDY5	0 RDY4	0	0	0 RDY1 x	0 RDY0	00000000 00xxxxx	bbbrrrrr
E6F5 E6F6 E740 E780		GPIFREADYCFG GPIFREADYSTAT GPIFABORT reserved ENDPOINT BUFFER EP0BUF EP10UTBUF	transaction trigger Internal RDY, Sync/Async, RDY pin states GPIF Ready Status Abort GPIF Waveforms S EP0-IN/-OUT buffer EP1-OUT buffer	INTRDY 0 x D7 D7	0 x D6 D6	TCXRDY5 RDY5 x D5 D5	0 RDY4 x D4 D4	0 RDY3 X D3 D3	0 RDY2 x D2 D2	0 RDY1 x D1 D1	0 RDY0 x D0 D0	00000000 00xxxxx xxxxxxx	R W
E6F5 E6F6 E740 E780	64 64 64	GPIFREADYCFG GPIFREADYSTAT GPIFABORT reserved ENDPOINT BUFFER EP0BUF EP10UTBUF EP11NBUF	transaction trigger Internal RDY, Sync/Async, RDY pin states GPIF Ready Status Abort GPIF Waveforms S EP0-IN/-OUT buffer EP1-OUT buffer	INTRDY 0 x D7	SAS 0 x D6	RDY5 x D5	0 RDY4 x D4	0 RDY3 x D3	0 RDY2 x D2	0 RDY1 x D1 D1	0 RDY0 x D0	00000000	RW RW RW
E6F5 E6F6 E740 E780 E7C0	64 64 64 2048	GPIFREADYCFG GPIFREADYSTAT GPIFABORT reserved ENDPOINT BUFFER EP0BUF EP10UTBUF EP1INBUF reserved	transaction trigger Internal RDY, Sync/Async, RDY pin states GPIF Ready Status Abort GPIF Waveforms S EP0-IN/-OUT buffer EP1-IN buffer EP1-IN buffer	0 x D7 D7 D7 D7	SAS 0 x D6 D6 D6	RDY5 x D5 D5 D5	0 RDY4 x D4 D4 D4 D4	0 RDY3 x D3 D3 D3 D3	0 RDY2 x D2 D2 D2 D2	0 RDY1 x D1 D1 D1 D1	0 RDY0 x D0 D0 D0	00000000	RW RW RW RW RW RW
E6F5 E6F6 E740 E780 E7C0 F000	64 64 2048 1024	GPIFREADYCFG GPIFREADYSTAT GPIFABORT reserved ENDPOINT BUFFER EP0BUF EP10UTBUF EP11NBUF reserved EP2FIFOBUF	transaction trigger Internal RDY, Sync/Async, RDY pin states GPIF Ready Status Abort GPIF Waveforms S EP0-IN/-OUT buffer EP1-OUT buffer EP1-IN buffer 512/1024-byte EP 2/slave FIFO buffer (IN or OUT)	INTRDY 0 x D7 D7 D7 D7 D7	SAS 0 x D6 D6 D6 D6	RDY5 x D5 D5 D5 D5 D5	0 RDY4 x D4 D4 D4 D4 D4 D4	0 RDY3 x D3 D3 D3 D3 D3	0 RDY2 x D2 D2 D2 D2 D2	0 RDY1 x D1 D1 D1 D1 D1	0 RDY0 x D0 D0 D0 D0 D0	00000000	RW RW RW RW RW RW RW RW
E6F5 E6F6 E740 E780 E7C0 F000 F400	64 64 2048 1024 512	GPIFREADYCFG GPIFREADYSTAT GPIFABORT reserved ENDPOINT BUFFER EP0BUF EP10UTBUF reserved EP2FIFOBUF EP4FIFOBUF	transaction trigger Internal RDY, Sync/Async, RDY pin states GPIF Ready Status Abort GPIF Waveforms S EP0-IN/-OUT buffer EP1-IN buffer EP1-IN buffer	INTRDY 0 x D7 D7 D7 D7 D7	SAS 0 x D6 D6 D6	RDY5 x D5 D5 D5	0 RDY4 x D4 D4 D4 D4	0 RDY3 x D3 D3 D3 D3	0 RDY2 x D2 D2 D2 D2	0 RDY1 x D1 D1 D1 D1 D1	0 RDY0 x D0 D0 D0	00000000	RW RW RW RW RW RW
E6F5 E6F6 E740 E780 E7C0 F000 F400 F600	64 64 2048 1024 512 512	GPIFREADYCFG GPIFREADYSTAT GPIFABORT reserved ENDPOINT BUFFER EP10UTBUF EP10UTBUF reserved EP2FIFOBUF EP4FIFOBUF reserved	transaction trigger Internal RDY, Sync/Async, RDY pin states GPIF Ready Status Abort GPIF Waveforms EP0-IN/-OUT buffer EP1-IN buffer EP1-IN buffer EP12/1024-byte EP 2/slave FIFO buffer (IN or OUT) 512 byte EP 4/slave FIFO buffer (IN or OUT)	INTRDY 0 x D7 D7 D7 D7 D7 D7	SAS 0 x D6 D6 D6 D6 D6 D6	RDY5 x D5 D5 D5 D5 D5 D5	0 RDY4 x D4 D4 D4 D4 D4 D4 D4	0 RDY3 x D3 D3 D3 D3 D3 D3 D3	0 RDY2 x D2 D2 D2 D2 D2 D2	0 RDY1 x D1 D1 D1 D1 D1 D1	0 RDY0 x D0 D0 D0 D0 D0		RW RW RW RW RW RW RW RW
E6F5 E6F6 E740 E780 E7C0 F000 F400 F600 F800	64 64 2048 1024 512 512 1024	GPIFREADYCFG GPIFREADYSTAT GPIFABORT reserved ENDPOINT BUFFER EP0BUF EP10UTBUF EP11NBUF reserved EP2FIFOBUF EP4FIFOBUF reserved EP6FIFOBUF	transaction trigger Internal RDY, Sync/Async, RDY pin states GPIF Ready Status Abort GPIF Waveforms EP0-IN/-OUT buffer EP1-IN buffer EP1-IN buffer EP1-IN buffer 512/1024-byte EP 2/slave FIFO buffer (IN or OUT) 512 byte EP 4/slave FIFO buffer (IN or OUT) 512/1024-byte EP 6/slave FIFO buffer (IN or OUT)	INTRDY 0 x D7 D7 D7 D7 D7 D7 D7 D7	SAS 0 x D6 D6 D6 D6 D6 D6 D6 D6	TCXRDY5 RDY5 x D5 D5 D5 D5 D5 D5 D5 D5 D5 D5	0 RDY4 x D4 D4 D4 D4 D4 D4 D4 D4	0 RDY3 x D3 D3 D3 D3 D3 D3 D3 D3	0 RDY2 x D2 D2 D2 D2 D2 D2 D2 D2	0 RDY1 x D1 D1 D1 D1 D1 D1 D1 D1	0 RDY0 x D0 D0 D0 D0 D0 D0 D0		RW RW RW RW RW RW RW RW RW
E6F5 E6F6 E740 E780 E7C0 F000 F400 F600 F800 FC00	64 64 2048 1024 512 512 1024 512	GPIFREADYCFG GPIFREADYSTAT GPIFABORT reserved ENDPOINT BUFFER EP10UTBUF EP1INBUF reserved EP2FIFOBUF EP4FIFOBUF reserved EP6FIFOBUF EP8FIFOBUF	transaction trigger Internal RDY, Sync/Async, RDY pin states GPIF Ready Status Abort GPIF Waveforms S EP0-IN/-OUT buffer EP1-OUT buffer EP1-IN buffer 512/1024-byte EP 2/slave FIFO buffer (IN or OUT) 512 byte EP 4/slave FIFO buffer (IN or OUT) 512/1024-byte EP 6/slave	INTRDY 0 x D7 D7 D7 D7 D7 D7 D7 D7	SAS 0 x D6 D6 D6 D6 D6 D6	RDY5 x D5 D5 D5 D5 D5 D5	0 RDY4 x D4 D4 D4 D4 D4 D4 D4	0 RDY3 x D3 D3 D3 D3 D3 D3 D3	0 RDY2 x D2 D2 D2 D2 D2 D2	0 RDY1 x D1 D1 D1 D1 D1 D1 D1 D1	0 RDY0 x D0 D0 D0 D0 D0		RW RW RW RW RW RW RW RW
E6F5 E6F6 E740 E780 E7C0 F000 F400 F600 F600 F600 FC00 FE00	64 64 2048 1024 512 512 1024	GPIFREADYCFG GPIFREADYSTAT GPIFABORT reserved ENDPOINT BUFFER EP0BUF EP10UTBUF EP10UTBUF reserved EP2FIFOBUF EP4FIFOBUF EP6FIFOBUF EP8FIFOBUF reserved	transaction trigger Internal RDY, Sync/Async, RDY pin states GPIF Ready Status Abort GPIF Waveforms EP0-IN/-OUT buffer EP1-OUT buffer EP1-IN buffer 512/1024-byte EP 2/slave FIFO buffer (IN or OUT) 512 byte EP 4/slave FIFO buffer (IN or OUT) 512/1024-byte EP 6/slave FIFO buffer (IN or OUT) 512 byte EP 8/slave FIFO buffer (IN or OUT) 512 byte EP 8/slave FIFO buffer (IN or OUT)	INTRDY 0 x D7 D7 D7 D7 D7 D7 D7 D7 D7	SAS 0 x D6 D6 D6 D6 D6 D6 D6 D6	TCXRDY5 RDY5 x D5 D5 D5 D5 D5 D5 D5 D5	0 RDY4 x D4 D4 D4 D4 D4 D4 D4 D4 D4 D4	0 RDY3 x D3 D3 D3 D3 D3 D3 D3 D3 D3 D3	0 RDY2 x D2 D2 D2 D2 D2 D2 D2 D2 D2 D2	0 RDY1 x D1 D1 D1 D1 D1 D1 D1 D1	0 RDY0 x D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0		RW RW RW RW RW RW RW RW RW RW RW
E6F5 E6F6 E740 E780 E7C0 F000 F400 F600 F800 FC00	64 64 2048 1024 512 512 1024 512	GPIFREADYCFG GPIFREADYSTAT GPIFABORT reserved ENDPOINT BUFFER EP10UTBUF EP1INBUF reserved EP2FIFOBUF EP4FIFOBUF reserved EP6FIFOBUF EP8FIFOBUF	transaction trigger Internal RDY, Sync/Async, RDY pin states GPIF Ready Status Abort GPIF Waveforms EP0-IN/-OUT buffer EP1-OUT buffer EP1-IN buffer 512/1024-byte EP 2/slave FIFO buffer (IN or OUT) 512 byte EP 4/slave FIFO buffer (IN or OUT) 512/1024-byte EP 6/slave FIFO buffer (IN or OUT) 512 byte EP 8/slave FIFO buffer (IN or OUT) 512 byte EP 8/slave FIFO buffer (IN or OUT)	INTRDY 0 x D7 D7 D7 D7 D7 D7 D7 D7	SAS 0 x D6 D6 D6 D6 D6 D6 D6 D6	TCXRDY5 RDY5 x D5 D5 D5 D5 D5 D5 D5 D5 D5 D5	0 RDY4 x D4 D4 D4 D4 D4 D4 D4 D4	0 RDY3 x D3 D3 D3 D3 D3 D3 D3 D3	0 RDY2 x D2 D2 D2 D2 D2 D2 D2 D2	0 RDY1 x D1 D1 D1 D1 D1 D1 D1 D1	0 RDY0 x D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0		RW RW RW RW RW RW RW RW RW
E6F5 E6F6 E740 E780 E7C0 F000 F400 F600 F600 F600 FC00 FE00	64 64 2048 1024 512 512 1024 512	GPIFREADYCFG GPIFREADYSTAT GPIFABORT reserved ENDPOINT BUFFER EP10UTBUF EP11NBUF reserved EP2FIFOBUF EP4FIFOBUF reserved EP6FIFOBUF EP8FIFOBUF reserved I ² C Configuration Byt Special Function Reg	transaction trigger Internal RDY, Sync/Async, RDY pin states GPIF Ready Status Abort GPIF Waveforms EP0-IN/-OUT buffer EP1-IN buffer EP1-UT buffer EP1-IN buffer 512/1024-byte EP 2/slave FIFO buffer (IN or OUT) 512 byte EP 4/slave FIFO buffer (IN or OUT) 512 byte EP 8/slave FIFO buffer (IN or OUT) 512 byte EP 8/slave FIFO buffer (IN or OUT) e	INTRDY 0 x D7 D7 D7 D7 D7 D7 D7 D7 D7	SAS 0 x D6 D6 D6 D6 D6 D6 D6 D6	TCXRDY5 RDY5 x D5 D5 D5 D5 D5 D5 D5 D5	0 RDY4 x D4 D4 D4 D4 D4 D4 D4 D4 D4 D4	0 RDY3 x D3 D3 D3 D3 D3 D3 D3 D3 D3 D3	0 RDY2 x D2 D2 D2 D2 D2 D2 D2 D2 D2 D2	0 RDY1 x D1 D1 D1 D1 D1 D1 D1 D1	0 RDY0 x D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0		RW RW RW RW RW RW RW RW RW RW RW
E6F5 E6F6 E740 E780 E7C0 F000 F400 F600 F600 F600 F600 FC00 FE00 XXXX	64 64 2048 1024 512 512 1024 512	GPIFREADYCFG GPIFREADYSTAT GPIFABORT reserved ENDPOINT BUFFER EP0BUF EP10UTBUF EP11NBUF reserved EP2FIFOBUF reserved EP6FIFOBUF reserved P06FIFOBUF reserved P06FIFOBUF reserved P06FIFOBUF reserved P06FIFOBUF reserved P06FIFOBUF	transaction trigger Internal RDY, Sync/Async, RDY pin states GPIF Ready Status Abort GPIF Waveforms EP0-IN/-OUT buffer EP1-IN buffer EP1-IN buffer EP1-IN buffer EP1-IN buffer S12/1024-byte EP 2/slave FIFO buffer (IN or OUT) 512 byte EP 4/slave FIFO buffer (IN or OUT) 512/1024-byte EP 6/slave FIFO buffer (IN or OUT) 512 byte EP 8/slave FIFO buffer (IN or OUT) e e pisters (SFRs) Port A (bit addressable)	INTRDY 0 x D7 D7 D7 D7 D7 D7 D7 D7 D7 D7	SAS 0 x D6 D6 D6 D6 D6 D6 D6 D6 D6 D6	TCXRDY5 RDY5 x D5 D5 D5 D5 D5 D5 D5 D5 D5 D5	0 RDY4 x D4 D4 D4 D4 D4 D4 D4 D4 D4 D4	0 RDY3 x D3 D3 D3 D3 D3 D3 D3 D3 D3 D3	0 RDY2 x D2 D2 D2 D2 D2 D2 D2 D2 D2 D2 D2 D2 D2	0 RDY1 x D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1	0 RDY0 x D0 D0 D0 D0 D0 D0 D0 D0 D0 D0		RW RW RW RW RW RW RW RW RW RW RW
E6F5 E6F6 E740 E780 E7C0 F000 F400 F600 F600 F600 FC00 FE00 XXXX	64 64 2048 1024 512 512 1024 512	GPIFREADYCFG GPIFREADYSTAT GPIFABORT reserved ENDPOINT BUFFER EP10UTBUF EP11NBUF reserved EP2FIFOBUF EP4FIFOBUF reserved EP6FIFOBUF EP8FIFOBUF reserved I ² C Configuration Byt Special Function Reg	transaction trigger Internal RDY, Sync/Async, RDY pin states GPIF Ready Status Abort GPIF Waveforms EP0-IN/-OUT buffer EP1-IN/-OUT buffer EP1-IN buffer EP1-IN buffer EP1-IN buffer S12/1024-byte EP 2/slave FIFO buffer (IN or OUT) 512 byte EP 4/slave FIFO buffer (IN or OUT) 512 byte EP 6/slave FIFO buffer (IN or OUT) 512 byte EP 8/slave FIFO buffer (IN or OUT) s12 byte EP 8/slave FIFO buffer (IN or OUT) e e	INTRDY 0 x D7 D7 D7 D7 D7 D7 D7 D7 D7 0	SAS 0 x D6 D6 D6 D6 D6 D6 D6 D6 D6 D6	TCXRDY5 RDY5 x D5 D5 D5 D5 D5 D5 D5 D5 0 0	0 RDY4 x D4 D4 D4 D4 D4 D4 D4 D4 D4 D4	0 RDY3 x D3 D3 D3 D3 D3 D3 D3 D3 D3 D3	0 RDY2 x D2 D2 D2 D2 D2 D2 D2 D2 D2 D2 D2 D2 D2	0 RDY1 x D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1	0 RDY0 x D0 D0 D0 D0 D0 D0 D0 D0 D0 400KHZ		RW RW RW RW RW RW RW RW RW RW RW RW RW R



B DH-H0 Dear Pareter PI A15 A14 A13 A12 A14 A10 A00 A8 A8 A0000000 RW B5 I DH-H1 ^{MD} Dear Pareter F1 A15 A14 A13 A12 A11 A10 A0 A4 A00000000 RW B5 I DH-H1 ^{MD} Dear Pareter Cavbol SMC00 K I I K K K DL-E DD100000 RW B1 TCCM1 Tever Cavbol SMC00 K I I K K K DL-E DD100000 RW B1 I TL1 Terrer Teorall D7 De1 D13 D12 D1 D01 D0000000 RW B1 TL1 Terrer Teorall D7 D61 D13 D12 D11 D01 D01 D0000000 RW RW RE I TL1 Terrer Teorall D14 D13 D12 D11 <td< th=""><th>Hex</th><th>Size</th><th>Name</th><th>Description</th><th>b7</th><th>b6</th><th>b5</th><th>b4</th><th>b3</th><th>b2</th><th>b1</th><th>b0</th><th>Default</th><th>Access</th></td<>	Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	Access
B DPL(PI Description AP 10 TO	-	JIZE												
Bit Deprint Data Porting '1 with a A15 A12 A11 A10 A9 A9 0000000 RVI R7 1 PCON Prover Control SNOD0 × 1 1 × × × NOD0 RVI NOD0 NVI NOD0 NVI NOD0 NVI NOD0 NVI		1												
Bit DegM Data Penter Or select. 0<		1				-			-			-		
ST PCON Power Control SMOD0 k t t k k k DLE 0010000 RW 88 1 TCON Time/Counter Counter		1												
BR 1 TCAN Time#Counter Control IF1 IF1 IF0 TRD E1 IF1 IF0 IF1 IF1 IF0 IF1 IF1 IF0 IF1 IF1 IF0 IF1 IF1 <		1	-		-	v	1	1		-	-			
Image: Second second		1				^ TR1	TE0	TRO						
Image: Control Control OT OF OF <td>00</td> <td></td> <td>1001</td> <td></td> <td></td> <td></td> <td>110</td> <td>1100</td> <td>· - ·</td> <td></td> <td>120</td> <td></td> <td>00000000</td> <td>1</td>	00		1001				110	1100	· - ·		120		00000000	1
Bit IL1 Timer 1 relad L D7 D6 D5 D4 D3 D12 D11 D10 D8 D8 D9000000 RW BD IH1 Timer 1 reladel H D14 D13 D12 D11 D10 D8 D8 D8000000 RW BE I CKCOM ^{III} Cold Control x T/24 T1/4 T1/4 D10 D8 D8 D8000000 RW BF I CKCOM ^{III} Cold Control x T/24 T1/4 T1/4 D10 D8 D8 D8000000 RW RW RV T2 D1 D0 D0 D000000 RW RV	89	1	TMOD		GATE	СТ	M1	M0	GATE	СТ	M1	M0	00000000	RW
BC IH0 Time 0 related H D14 D13 D12 D11 D10 D8 D8 D0000000 RW BE I CKCOM ^{IM} Clock Control x X T2M T1M T00 D8 D8 D000000000000000000000000000000000000	8A	1	TL0	Timer 0 reload L	D7	D6	D5	D4	D3	D2	D1	D0	00000000	RW
D IH1 Timer 1:read H D14 D14 D11 D10 D9 D8 D000000 RW BF 1 CRCOM ^{III} Cole Control x TM TM TM MD1	8B	1	TL1	Timer 1 reload L	D7	D6	D5	D4	D3	D2	D1	D0	00000000	RW
BE DKCON ^{MI} Clock Control k x TM TM TM MO2 ND1 MD0 D000000 RW 60 I OBI ^{MI} Port B (bit addressable) D7 D6 D5 D4 D3 D2 D1 D0 D0000000 RW 61 I EXEM ^{MI} Hormal Interrupt Reight (EG IEA ICNTN USBNT 1 D D0 D0000000 RW 62 I MPAGEI ^{MI} Linge (Rt/GR1 A14 A13 A12 A11 A10 A9 A8 D00000000 RW 63 5 reserved Image (Rt/GR1 SM0_0 SM1_0 SM2_0 REN_0 TB8_0 TL0 RL D0 D0000000 RW 64 1 AUtoprinter 1/4 dates H A15 A14 A13 A12 A11 A10 A9 A8 D0000000 RW 64 1 AUtoprinter 1/4 datessable) A14 A13 A12 A1	8C	1	TH0	Timer 0 reload H	D15	D14	D13	D12	D11	D10	D9	D8	00000000	RW
FF I escreed p<	8D	1	TH1	Timer 1 reload H	D15	D14	D13	D12	D11	D10	D9	D8	00000000	RW
OD IDD ^M Port B (bit addressable) D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	8E	1	CKCON ^[9]	Clock Control	x	х	T2M	T1M	TOM	MD2	MD1	MD0	00000001	RW
01 1 EXEmplify Interrupt Flag(s) EE TE4 PCNT Uspek Add Splev (MOVX) A15 A14 A13 A12 A11 A10 A8 A8 00001000 RW 02 1 MPAGE ^{MI} Usping (Provide MOVX) A15 A14 A13 A12 A11 A10 A8 00001000 RW 03 5 reserved A13 A12 A11 A10 A9 A8 00000000 RW 050 1 AUTOPTRL1 ^{MII} Autopointer 1 Address H A15 A14 A13 A12 A11 A10 A9 A8 00000000 RW A14 A13 A12 A11 A10 A9 A8 00000000 RW <	8F	1	reserved					1						
02 1 MPAGE ^[M] Upper Add Byte (MOVX A15 A14 A13 A12 A11 A10 A8 A8 00000000 RW 93 5 reserved F <td>90</td> <td>1</td> <td>IOB^[9]</td> <td>Port B (bit addressable)</td> <td>D7</td> <td>D6</td> <td>D5</td> <td>D4</td> <td>D3</td> <td>D2</td> <td>D1</td> <td>D0</td> <td>XXXXXXXX</td> <td>RW</td>	90	1	IOB ^[9]	Port B (bit addressable)	D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXXX	RW
Image Reserved Image R	91	1	EXIF ^[9]	External Interrupt Flag(s)	IE5	IE4	I ² CINT	USBNT	1	0	0	0	00001000	RW
B I SCON0 Serial Port 0 Control (bit addressable) SM0_0 SM1_0 SM2_0 REN_0 TEB_0 RB8_0 TL_0 RL_0 00000000 RW 90 1 SUPO Serial Port 0 Data Buffer D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW 98 1 AUTOPTRL1 ^(M) Autopointer 1 Address L A7 A6 A5 A4 A3 A2 A1 A0 00000000 RW 96 1 AUTOPTRL1 ^(M) Autopointer 2 Address L A7 A6 A5 A4 A3 A2 A1 A0 00000000 RW 9C 1 reserved Autopointer 2 Address L A7 A6 A5 A4 A3 A2 A1 A0 00000000 RW 9E 1 AUTOPTRL2 ^(M) Autopointer 2 Address L A7 A6 A5 A4 A3 A2 A1 A0 00000000 RW 42 1 NT1CORTR1 ^(M) </td <td>92</td> <td>1</td> <td>MPAGE^[9]</td> <td></td> <td>A15</td> <td>A14</td> <td>A13</td> <td>A12</td> <td>A11</td> <td>A10</td> <td>A9</td> <td>A8</td> <td>00000000</td> <td>RW</td>	92	1	MPAGE ^[9]		A15	A14	A13	A12	A11	A10	A9	A8	00000000	RW
Image: Construction of the served Image: Construction of the served<	93	5	reserved											
A I AUTOPTRI-It ⁽⁹⁾ Autopointer 1 Address L A14 A13 A12 A11 A10 A9 A8 00000000 RW GB 1 AUTOPTRI-It ⁽⁹⁾ Autopointer 1 Address L A7 A6 A5 A4 A3 A2 A1 A0 00000000 RW GE 1 reserved - <td>98</td> <td>1</td> <td>SCON0</td> <td></td> <td>SM0_0</td> <td>SM1_0</td> <td>SM2_0</td> <td>REN_0</td> <td>TB8_0</td> <td>RB8_0</td> <td>TI_0</td> <td>RI_0</td> <td>00000000</td> <td>RW</td>	98	1	SCON0		SM0_0	SM1_0	SM2_0	REN_0	TB8_0	RB8_0	TI_0	RI_0	00000000	RW
9B 1 AUTOPTRL1 ^{9D} Autopointer 1 Address L A7 A6 A5 A4 A3 A2 A1 A0 00000000 RW GC 1 reserved Autopointer 2 Address L A7 A6 A5 A4 A3 A2 A1 A0 00000000 RW GE 1 AUTOPTRL2 ^{M1} Autopointer 2 Address L A7 A6 A5 A4 A3 A2 A1 A0 00000000 RW GE 1 AUTOPTRL2 ^{M1} Autopointer 2 Address L A7 A6 A5 A4 A3 A2 A1 A0 00000000 RW GE 1 INTCLR ^{M1} Interrupt Address L A7 A6 A5 A4 A3 A2 A1 A0 0000000 RW A0 1 INTCLR ^{M1} Interrupt Address L A7 A6 A5 A4 X X X X X X X X X X	99	1	SBUF0	Serial Port 0 Data Buffer	D7	D6	D5	D4	D3	D2	D1	D0	00000000	RW
SC 1 reserved r	9A	1	AUTOPTRH1 ^[9]	Autopointer 1 Address H	A15	A14	A13	A12	A11	A10	A9	A8	00000000	RW
9D 1 AUTOPTRL2 ^[9] Autopointer 2 Address H A15 A14 A13 A12 A11 A10 A9 A8 00000000 RW 9E 1 AUTOPTRL2 ^[9] Autopointer 2 Address L A7 A6 A5 A4 A3 A2 A1 A0 00000000 RW 9F 1 reserved	9B	1	AUTOPTRL1 ^[9]	Autopointer 1 Address L	A7	A6	A5	A4	A3	A2	A1	A0	00000000	RW
9E 1 AUTOPTRL2 ^{MJ} Autopointer 2 Address L A7 A6 A5 A4 A3 A2 A1 A0 00000000 RW 9F 1 reserved Port C (bit addressable) D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxx RW A1 1 INT2CLR ^{MJ} Interrupt 2 clear x <td< td=""><td>9C</td><td>1</td><td>reserved</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>	9C	1	reserved											
9F 1 reserved N 0	9D	1	AUTOPTRH2 ^[9]	Autopointer 2 Address H	A15	A14	A13	A12	A11	A10	A9	A8	00000000	RW
A0 1 IOC ^[9] Port C (bit addressable) D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxxxxxxxxxxxx RW A1 1 INT2CLR ^[9] Interrupt 2 clear x	9E	1	AUTOPTRL2 ^[9]	Autopointer 2 Address L	A7	A6	A5	A4	A3	A2	A1	A0	00000000	RW
A1 1 INT2CLR ^[9] Interrupt 2 clear x <t< td=""><td>9F</td><td>1</td><td>reserved</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	9F	1	reserved											
A2 1 INT4CLR ^[9] Interrupt 4 clear x <t< td=""><td>A0</td><td>1</td><td>IOC^[9]</td><td>Port C (bit addressable)</td><td>D7</td><td>D6</td><td>D5</td><td>D4</td><td>D3</td><td>D2</td><td>D1</td><td>D0</td><td>XXXXXXXX</td><td>RW</td></t<>	A0	1	IOC ^[9]	Port C (bit addressable)	D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXXX	RW
A3 5 reserved	A1	1	INT2CLR ^[9]	Interrupt 2 clear	x	х	х	х	х	х	х	х	XXXXXXXX	W
A8 1 IE Interrupt Enable (bit addressable) EA ES1 ET2 ES0 ET1 EX1 ET0 EX0 00000000 RW A9 1 reserved Endpoint 2.4.6.8 status flags EP468STAT ^[9] Endpoint 2.4.6.8 status flags EP6F EP6E EP6E EP4F EP4E EP2F EP2E 0101010 R AB 1 Ep24flFOFLGS Endpoint 2.4.6.8 status flags EP8F EP4FF EP4FF 0 EP2FF EP2FF 0100010 R AC 1 Ep88FIFOFLGS Endpoint 2.4 slave FIFO 0 EP8PF EP8FF 0 EP6PF EP6FF 0110010 R AC 1 Ep88FIFOFLGS Endpoint 6.8 slave FIFO 0 EP8PF EP8FF 0 D P6FF 01100110 R AF 1 AUTOPTRSET-UP ^[9] Autoportrat 8.2 setup 0 0 0 0 0 0 0 0 APTR2INC APTR1NC APTREN 00000110	A2	1	INT4CLR ^[9]	Interrupt 4 clear	x	х	х	х	х	х	x	х	XXXXXXXX	W
A9 1 reserved A A A A Constraint Constraint <thconstraint< th=""> <thconstraint< th=""> Constrai</thconstraint<></thconstraint<>	A3	5	reserved											
AA 1 EP2468STAT ^[9] Endpoint 2,4,6,8 status llags EP8F EP8E EP6F EP6E EP4F EP4E EP2F EP2E 0101010 R AB 1 Ep24FIFOFLGS Endpoint 2,4 slave FIFO status flags 0 EP4PF EP4EF EP4FF 0 EP2FF EP2EF EP2FF 0100010 R AC 1 Ep68FIFOFLGS Endpoint 6,8 slave FIFO status flags 0 EP8PF EP4EF EP4FF 0 EP2FF EP2FF EP2FF 0110010 R AD 2 reserved Image Im	A8	1	IE	Interrupt Enable (bit addressable)	EA	ES1	ET2	ES0	ET1	EX1	ET0	EX0	00000000	RW
AB 1 EP24FIFOFLGS [9] Endpoint 2, 4 siave FIFO status flags C C C C EP24FF EP24F EP24FF 0 EP2FF EP2EF EP2FF 00100010 R AC 1 Ep68FIFOFLGS Endpoint 6, 8 siave FIFO status flags 0 EP3FF EP3FF 0 EP6PF EP6EF EP6FF EP6FF EP6FF EP6FF EP6FF EP6FF EP6FF EP3FF 0 AD 2 reserved	A9	1	reserved											
Image: Image:	AA	1	EP2468STAT ^[9]		EP8F	EP8E	EP6F	EP6E	EP4F	EP4E	EP2F	EP2E	01011010	R
Image: Non-status flags Image: Non-sta		1	EP24FIFOFLGS ^[9]		0				-				00100010	R
AF 1 AUTOPTRSET-UP ⁽⁹⁾ Autopointer 1&2 setup 0 0 0 0 APTR2INC APTR1INC APTREN 0000110 RW B0 1 IOD ^[9] Port D (bit addressable) D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxx RW B1 1 IOE ^[9] Port E (NOT bit addressable) D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxx RW B2 1 OEA ^[9] Port A Output Enable D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxx RW B3 1 OEB ^[9] Port A Output Enable D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW B4 1 OEC ^[9] Port C Output Enable D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW B5 1 OEC [[]		1	EP68FIFOFLGS		0	EP8PF	EP8EF	EP8FF	0	EP6PF	EP6EF	EP6FF	01100110	R
B0 1 IOD ^[9] Port D (bit addressable) D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxx RW B1 1 IOE ^[9] Port E (NOT bit addressable) D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxx RW B2 1 OEA ^[9] Port A Output Enable D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxx RW B3 1 OEA ^[9] Port A Output Enable D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW B4 1 OEC ^[9] Port C Output Enable D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW B5 1 OED ^[9] Port D Output Enable D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW B6 1 OEE ^[9]		2												
B1 1 IOE ^[9] Port E (NOT bit addressable) D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxx RW B2 1 OEA ^[9] Port A Output Enable D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxx RW B3 1 OEB ^[9] Port A Output Enable D7 D6 D5 D4 D3 D2 D1 D0 0000000 RW B4 1 OEC ^[9] Port C Output Enable D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW B5 1 OEC ^[9] Port C Output Enable D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW B6 1 OEE ^[9] Port E Output Enable D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW B7 1 reserved </td <td></td> <td>1</td> <td></td> <td></td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td>00000110</td> <td></td>		1			-	-	-	-					00000110	
Image: Constraint of the interval of th		1	-			-						-	XXXXXXXX	
B3 1 OEB ^[9] Port B Output Enable D7 D6 D5 D4 D3 D2 D1 D0 0000000 RW B4 1 OEC ^[9] Port C Output Enable D7 D6 D5 D4 D3 D2 D1 D0 0000000 RW B5 1 OED ^[9] Port D Output Enable D7 D6 D5 D4 D3 D2 D1 D0 0000000 RW B6 1 OED ^[9] Port D Output Enable D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW B6 1 OEE ^[9] Port E Output Enable D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW B7 1 reserved D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW B8 1 IP Interrupt Priority (bit ad- dressable	B1	1	-		D7	D6			-				XXXXXXXX	
B4 1 OEC ^[9] Port C Output Enable D7 D6 D5 D4 D3 D2 D1 D0 0000000 RW B5 1 OED ^[9] Port D Output Enable D7 D6 D5 D4 D3 D2 D1 D0 0000000 RW B6 1 OEE ^[9] Port E Output Enable D7 D6 D5 D4 D3 D2 D1 D0 0000000 RW B6 1 OEE ^[9] Port E Output Enable D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW B7 1 reserved <		1				-	-							
B5 1 OED ^[9] Port D Output Enable D7 D6 D5 D4 D3 D2 D1 D0 0000000 RW B6 1 OEE ^[9] Port E Output Enable D7 D6 D5 D4 D3 D2 D1 D0 0000000 RW B7 1 reserved 02 D1 D0 0000000 RW B8 1 IP Interrupt Priority (bit ad- dressable) 1 PS1 PT2 PS0 PT1 PX1 PT0 PX0 10000000 RW B9 1 reserved	B3	1	-	Port B Output Enable										
B6 1 OEE ^[9] Port E Output Enable D7 D6 D5 D4 D3 D2 D1 D0 0000000 RW B7 1 reserved		1		Port C Output Enable										
B7 1 reserved Interrupt Priority (bit ad- dressable) 1 PS1 PT2 PS0 PT1 PX1 PT0 PX0 10000000 RW B9 1 reserved Image: Comparison of the comparison of t		1												
B8 1 IP Interrupt Priority (bit ad- dressable) 1 PS1 PT2 PS0 PT1 PX1 PT0 PX0 1000000 RW B9 1 reserved	B6	1	OEE ^[9]	Port E Output Enable	D7	D6	D5	D4	D3	D2	D1	D0	00000000	RW
B9 1 reserved Image: Constraint of the served	B7	1	reserved											
BA 1 EP01STAT ^[9] Endpoint 0&1 Status 0 0 0 0 0 EP1INBSY EP1OUTBS EP0BSY 00000000 R BB 1 GPIFTRIG ^[9,7] Endpoint 2,4,6,8 GPIF slave FIFO Trigger DONE 0 0 0 RW EP1 EP0 10000xxx brrrrbbl BC 1 reserved	B8	1	IP	Interrupt Priority (bit ad- dressable)	1	PS1	PT2	PS0	PT1	PX1	PT0	PX0	10000000	RW
BB 1 GPIFTRIG ^[9,7] Endpoint 2,4,6,8 GPIF slave FIFO Trigger DONE 0 0 0 RW EP1 EP0 10000xxx brrrrbbl BC 1 reserved <		1												
BC 1 reserved Image: Contract of the second sec		1			-	-		-	-	_	Y			
		1	GPIFTRIG ^[9, 7]	Endpoint 2,4,6,8 GPIF slave FIFO Trigger	DONE	0	0	0	0	RW	EP1	EP0	10000xxx	brrrrbbb
		1												
	BD	1	GPIFSGLDATH ^[9]	GPIF Data H (16-bit mode	D15	D14	D13	D12	D11	D10	D9	D8	XXXXXXXX	RW
BE 1 GPIFSGLDATLX ^[9] GPIF Data L w/Trigger D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxx RW	BE	1	GPIFSGLDATLX ^[9]	• •	D7	D6	D5	D4	D3	D2	D1	D0	xxxxxxx	RW

Notes

SFRs not part of the standard 8051 architecture.
 If no NAND is detected by the SIE then the default is 00000000.



Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	Access
BF	1	gpifsgldat Lnox ^[9]	GPIF Data L w/No Trigger	D7	D6	D5	D4	D3	D2	D1	D0	xxxxxxxx	R
C0	1	SCON1 ^[9]	Serial Port 1 Control (bit addressable)	SM0_1	SM1_1	SM2_1	REN_1	TB8_1	RB8_1	TI_1	RI_1	0000000	RW
C1	1	SBUF1 ^[9]	Serial Port 1 Data Buffer	D7	D6	D5	D4	D3	D2	D1	D0	0000000	RW
C2	6	reserved											
C8	1	T2CON	Timer/Counter 2 Control (bit addressable)	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	CT2	CPRL2	0000000	RW
C9	1	reserved											
CA	1	RCAP2L	Capture for Timer 2, au- to-reload, up-counter	D7	D6	D5	D4	D3	D2	D1	D0	0000000	RW
СВ	1	RCAP2H	Capture for Timer 2, au- to-reload, up-counter	D7	D6	D5	D4	D3	D2	D1	D0	0000000	RW
CC	1	TL2	Timer 2 reload L	D7	D6	D5	D4	D3	D2	D1	D0	00000000	RW
CD	1	TH2	Timer 2 reload H	D15	D14	D13	D12	D11	D10	D9	D8	00000000	RW
CE	2	reserved											
D0	1	PSW	Program Status Word (bit addressable)	CY	AC	F0	RS1	RS0	OV	F1	Р	0000000	RW
D1	7	reserved											
D8	1	EICON ^[9]	External Interrupt Control	SMOD1	1	ERESI	RESI	INT6	0	0	0	0100000	RW
D9	7	reserved											
E0	1	ACC	Accumulator (bit address- able)	D7	D6	D5	D4	D3	D2	D1	D0	00000000	RW
E1	7	reserved											
E8	1	EIE ^[9]	External Interrupt En- able(s)	1	1	1	EX6	EX5	EX4	EI ² C	EUSB	11100000	RW
E9	7	reserved											
F0	1	В	B (bit addressable)	D7	D6	D5	D4	D3	D2	D1	D0	0000000	RW
F1	7	reserved											
F8	1	EIP ^[9]	External Interrupt Priority Control	1	1	1	PX6	PX5	PX4	PI ² C	PUSB	11100000	RW
F9	7	reserved											

R = all bits read-only

7

W = all bits write-only

r = read-only bit w = write-only bit

b = both read/write bit



Absolute Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature65°C to +150°C
Ambient Temperature with Power Supplied 0°C to +70°C
Supply Voltage to Ground Potential0.5V to +4.0V
DC Input Voltage to Any Input Pin +5.25V ^[12]
DC Voltage Applied to
Outputs in High Z State $-0.5V$ to V _{CC} + 0.5V
Power Dissipation

Static Discharge Voltage>	2000V
Max Output Current, per I/O port	. 10 mA

Operating Conditions

T _A (Ambient Temperature Under Bias)	0°C to +70°C
Supply Voltage	+3.00V to +3.60V
Ground Voltage	0V
F _{OSC} (Oscillator or Crystal Frequency) (Parallel Resonant)	24 MHz ± 100 ppm

DC Characteristics

Table 10. DC Characteristics

Parameter	Description	Conditions	Min	Тур	Max	Unit
V _{CC}	Supply Voltage		3.00	3.3	3.60	V
V _{CC} Ramp Up	0 to 3.3V		200			μS
V _{IH}	Input HIGH Voltage		2		5.25	V
V _{IL}	Input LOW Voltage		-0.5		0.8	V
V _{IH_X}	Crystal Input HIGH Voltage		2		5.25	V
V _{IL_X}	Crystal Input LOW Voltage		-0.5		0.8	V
I _I	Input Leakage Current	0< V _{IN} < V _{CC}			±10	μΑ
V _{OH}	Output Voltage HIGH	I _{OUT} = 4 mA	2.4			V
V _{OL}	Output LOW Voltage	I _{OUT} = –4 mA			0.4	V
I _{ОН}	Output Current HIGH				4	mA
I _{OL}	Output Current LOW				4	mA
C _{IN}	Input Pin Capacitance	Except D+/D-			10	pF
		D+/D-			15	pF
I _{SUSP}	Suspend Current	Connected		300	380 ^[12]	μΑ
	CY7C68034	Disconnected		100	150 ^[12]	μΑ
	Suspend Current	Connected		0.5	1.2 ^[12]	mA
	CY7C68033	Disconnected		0.3	1.0 ^[12]	mA
I _{CC}	Supply Current	8051 running, connected to USB HS		43		mA
		8051 running, connected to USB FS		35		mA
IUNCONFIG	Unconfigured Current	Before bMaxPower granted by host		43		mA
T _{RESET}	Reset Time After Valid Power	V _{CC} min = 3.0V	5.0			ms
	Pin Reset After powered on		200			μS

USB Transceiver

USB 2.0-compliant in full and high speed modes.

AC Electrical Characteristics

USB Transceiver

USB 2.0-compliant in full- and high speed modes.

Notes

11. Applying power to I/O pins when the chip is not powered is not recommended 12...Measured at Max V_{CC} , 25°C.



Slave FIFO Asynchronous Read



Table 11. Slave FIFO Asynchronous Read Parameters^[15]

Parameter	Description	Min	Max	Unit
t _{RDpwl}	SLRD Pulse Width LOW	50		ns
t _{RDpwh}	SLRD Pulse Width HIGH	50		ns
t _{XFLG}	SLRD to FLAGS Output Propagation Delay		70	ns
t _{XFD}	SLRD to FIFO Data Output Propagation Delay		15	ns
t _{OEon}	SLOE Turn on to FIFO Data Valid		10.5	ns
t _{OEoff}	SLOE Turn off to FIFO Data Hold		10.5	ns

Slave FIFO Asynchronous Write





Table 12. Slave FIFO Asynchronous Write Parameters with Internally Sourced IFCLK ^[15]

Parameter	Description	Min	Мах	Unit
t _{WRpwl}	SLWR Pulse LOW	50		ns
t _{WRpwh}	SLWR Pulse HIGH	70		ns
t _{SFD}	SLWR to FIFO DATA Setup Time	10		ns
t _{FDH}	FIFO DATA to SLWR Hold Time	10		ns
t _{XFD}	SLWR to FLAGS Output Propagation Delay		70	ns

Notes 13. Dashed lines denote signals with programmable polarity.

^{14.} GPIF asynchronous RDY_x signals have a minimum setup time of 50 ns when using internal 48 MHz IFCLK.

^{15.} Slave FIFO asynchronous parameter values use internal IFCLK setting at 48 MHz.



Slave FIFO Asynchronous Packet End Strobe

Figure 13. Slave FIFO Asynchronous Packet End Strobe Timing Diagram^[9]



Table 13. Slave FIFO Asynchronous Packet End Strobe Parameters^[15]

Parameter	Description	Min	Мах	Unit
t _{PEpwl}	PKTEND Pulse Width LOW	50		ns
t _{PWpwh}	PKTEND Pulse Width HIGH	50		ns
t _{XFLG}	PKTEND to FLAGS Output Propagation Delay		115	ns

Slave FIFO Output Enable





Table 14. Slave FIFO Output Enable Parameters

Parameter	Description	Min	Мах	Unit
t _{OEon}	SLOE Assert to FIFO DATA Output		10.5	ns
t _{OEoff}	SLOE Deassert to FIFO DATA Hold		10.5	ns

Slave FIFO Address to Flags/Data

```
Figure 15. Slave FIFO Address to Flags/Data Timing Diagram<sup>[13]</sup>
```



Table 15. Slave FIFO Address to Flags/Data Parameters

Parameter	Description	Min	Мах	Unit
t _{XFLG}	FIFOADR[1:0] to FLAGS Output Propagation Delay		10.7	ns
t _{XFD}	FIFOADR[1:0] to FIFODATA Output Propagation Delay		14.3	ns



Slave FIFO Asynchronous Address

Figure 16. Slave FIFO Asynchronous Address Timing Diagram^[13]



Table 16. Slave FIFO Asynchronous Address Parameters^[15]

Parameter	Description	Min	Мах	Unit
t _{SFA}	FIFOADR[1:0] to SLRD/SLWR/PKTEND Setup Time	10		ns
t _{FAH}	RD/WR/PKTEND to FIFOADR[1:0] Hold Time	10		ns

Sequence Diagram

Sequence Diagram of a Single and Burst Asynchronous Read











Figure 17 on page 28 shows the timing relationship of the SLAVE FIFO signals during an asynchronous FIFO read. It shows a single read followed by a burst read.

- At t = 0 the FIFO address is stable and the SLCS signal is asserted.
- At t = 1, SLOE is asserted. This results in the data bus being driven. The data that is driven on to the bus is previous data, it data that was in the FIFO from a prior read cycle.
- At t = 2, SLRD is asserted. The SLRD must meet the minimum active pulse of t_{RDpwl} and minimum de-active pulse width of t_{RDpwh}. If SLCS is used then, SLCS must be in asserted with SLRD or before SLRD is asserted (that is the SLCS and SLRD signals must both be asserted to start a valid read condition).

Sequence Diagram of a Single and Burst Asynchronous Write

The data that is driven, after asserting SLRD, is the updated data from the FIFO. This data is valid after a propagation delay of t_{XFD} from the activating edge of SLRD. In Figure 17, data N is the first valid data read from the FIFO. For data to appear on the data bus during the read cycle (that is SLRD is asserted), SLOE MUST be in an asserted state. SLRD and SLOE can also be tied together.

The same sequence of events is also shown for a burst read marked with T = 0 through 5.

Note: In burst read mode, during SLOE is assertion, the data bus is in a driven state and outputs the previous data. Once SLRD is asserted, the data from the FIFO is driven on the data bus (SLOE must also be asserted) and then the FIFO pointer is incremented.





Figure 19 shows the timing relationship of the SLAVE FIFO write in an asynchronous mode. The diagram shows a single write followed by a burst write of 3 bytes and committing the 4-byte-short packet using PKTEND.

- At t = 0 the FIFO address is applied, insuring that it meets the setup time of t_{SFA}. If SLCS is used, it must also be asserted (SLCS may be tied low in some applications).
- At t = 1 SLWR is asserted. SLWR must meet the minimum active pulse of t_{WRpwl} and minimum de-active pulse width of t_{WRpwh}. If the SLCS is used, it must be in asserted with SLWR or before SLWR is asserted.
- At t = 2, data must be present on the bus t_{SFD} before the deasserting edge of SLWR.

At t = 3, deasserting SLWR causes the data to be written from the data bus to the FIFO and then increments the FIFO pointer.

The FIFO flag is also updated after t_{XFLG} from the deasserting edge of SLWR.

The same sequence of events are shown for a burst write and is indicated by the timing marks of T = 0 through 5. **Note:** In the burst write mode, once SLWR is deasserted, the data is written to the FIFO and then the FIFO pointer is incremented to the next byte in the FIFO. The FIFO pointer is post incremented.

In Figure 19 once the four bytes are written to the FIFO and SLWR is deasserted, the short 4-byte packet can be committed to the host using the PKTEND. The external device should be designed to not assert SLWR and the PKTEND signal at the same time. It should be designed to assert the PKTEND after SLWR is deasserted and met the minimum de-asserted pulse width. The FIFOADDR lines are to be held constant during the PKTEND assertion.



Ordering Information

Ordering Code	Description
Silicon for battery-powered applications	
CY7C68034-56LFXC	8 x 8 mm, 56 QFN – Pb-free
CY7C68034-56LTXC	8 X 8 mm, 56 QFN (Sawn)
Silicon for non-battery-powered applications	
CY7C68033-56LFXC	8 x 8 mm, 56 QFN – Pb-free
CY7C68033-56LTXC	8 X 8 mm, 56 QFN (Sawn)
Development Kit	
CY3686	EZ-USB NX2LP-Flex Development Kit

Package Diagram



Figure 20. 56-Pin QFN 8 x 8 mm LF56A

NOTES:

1. 🕅 HATCH AREA IS SOLDERABLE EXPOSED METAL.

2, REFERENCE JEDEC#; MO-220

3. PACKAGE WEIGHT: 0.162g

4. ALL DIMENSIONS ARE IN MM [MIN/MAX]

5. PACKAGE CODE

PART #	DESCRIPTION
LF56	STANDARD
LY56	PB-FREE

51-85144 *G







4. ALL DIMENSIONS ARE IN MILLIMETERS



PCB Layout Recommendations^[16]

The following recommendations should be followed to ensure reliable high performance operation:

- At least a four-layer impedance controlled boards is recommended to maintain signal quality.
- Specify impedance targets (ask your board vendor what they can achieve) to meet USB specifications.
- To control impedance, maintain trace widths and trace spacing.
- Minimize any stubs to avoid reflected signals.
- Connections between the USB connector shell and signal ground must be done near the USB connector.
- Bypass/flyback caps on VBUS, near connector, are recommended.
- DPLUS and DMINUS trace lengths should be kept to within 2 mm of each other in length, with preferred length of 20–30 mm.
- Maintain a solid ground plane under the DPLUS and DMINUS traces. Do not allow the plane to be split under these traces.
- No vias should be placed on the DPLUS or DMINUS trace routing unless absolutely necessary.
- Isolate the DPLUS and DMINUS traces from all other signal traces as much as possible.

Quad Flat Package No Leads (QFN) Package Design Notes

Electrical contact of the part to the Printed Circuit Board (PCB) is made by soldering the leads on the bottom surface of the package to the PCB. Hence, special attention is required to the heat transfer area below the package to provide a good thermal bond to the circuit board. A Copper (Cu) fill is to be designed into the PCB as a thermal pad under the package. Heat is transferred from the NX2LP-Flex to the PCB through the device's metal paddle on the bottom side of the package. It is then conducted from the PCB's thermal pad to the inner ground plane by a 5 x 5 array of vias. A via is a plated through hole in the PCB with a finished diameter of 13 mil. The QFN's metal die paddle must be soldered to the PCB's thermal pad. Solder mask is placed on the board top side over each via to resist solder flow into the via. The mask on the top side also minimizes outgassing during the solder reflow process.

For further information on this package design please refer to the application note *Surface Mount Assembly of AMKOR's MicroLeadFrame (MLF) Technology*. This application note can be downloaded from AMKOR's website from the following URL:

http://www.amkor.com/products/notes_papers/ MLF_AppNote_0902.pdf.

The application note provides detailed information on board mounting guidelines, soldering flow, rework process, and so on.

Note

16. Source for recommendations: EZ-USB FX2™PCB Design Recommendations, http://www.cypress.com/cfuploads/support/app_notes/FX2_PCB.pdf and High Speed USB Platform Design Guidelines, http://www.usb.org/developers/docs/hs_usb_pdg_r1_0.pdf.



Figure 22 displays a cross-sectional area underneath the package. The cross section is of only one via. The solder paste template needs to be designed to enable at least 50% solder coverage. The thickness of the solder paste template should be 5 mil. It is recommended that 'No Clean' type 3 solder paste is used for mounting the part. Nitrogen purge is recommended during reflow. Figure 23 is a plot of the solder mask pattern and Figure 24 displays an X-Ray image of the assembly (darker areas indicate solder).









Figure 24. X-ray Image of the Assembly





Document History Page

	Document Title: CY7C68033/CY7C68034 EZ-USB NX2LP-Flex™ Flexible USB NAND Flash Controller Document #: 001-04247 Rev *F				
REV.	ECN NO.	Submission Date	Orig. of Change	Description of Change	
**	388499	See ECN	GIR	Preliminary draft	
*A	394699	See ECN	XUT	Minor Change: Upload data sheet to external website. Publicly announcing the parts. No physical changes to document were made	
*В	400518	See ECN	GIR	Took 'Preliminary' off the top of all pages. Corrected the first bulleted item. Corrected Figure 3-2 caption. Added new logo	
*C	433952	See ECN	RGL	Added I ² C functionality	
*D	498295	See ECN	KKU	Updated Data sheet format Changed In/Output reference from I/O to IO Changed set-up to setup Changed IFCLK and CLKOUT pins to GPIO8 and GPIO9. Removed external IFCLK	
*E	2717536	06/11/2009	DPT	Added 56 QFN (8 X 8 mm) package diagram and added CY7C68033-56LTXC and CY7C68034-56LTXC part information in the Ordering Information table	
*F	2728424	07/02/2009	GNKK	Updated revision in the footer	

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products

PSoC	psoc.cypress.com
Clocks & Buffers	clocks.cypress.com
Wireless	wireless.cypress.com
Memories	memory.cypress.com
Image Sensors	image.cypress.com

© Cypress Semiconductor Corporation, 2005-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 001-04247 Rev *F

Revised June 03, 2009 All products and company names mentioned in this document may be the trademarks of their respective holders

Page 34 of 34