

# CY7C1386D CY7C1387D

# 18-Mbit (512 K × 36/1 M × 18) Pipelined DCD Sync SRAM

#### Features

- Supports bus operation up to 200 MHz
- Available speed grades are 200, and 167 MHz
- Registered inputs and outputs for pipelined operation
- Optimal for performance (double-cycle deselect)
- Depth expansion without wait state
- 3.3 V core power supply (V<sub>DD</sub>)
- 2.5 V or 3.3 V I/O power supply (V<sub>DDQ</sub>)
- Fast clock-to-output times
   3 ns (for 200 MHz device)
- Provides high performance 3-1-1-1 access rate
- User selectable burst counter supporting Intel<sup>®</sup> Pentium<sup>®</sup> Interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed writes
- Asynchronous output enable
- CY7C1386D available in JEDEC-standard Pb-free 100-pin TQFP. CY7C1387D available in JEDEC-standard Pb-free 100-pin TQFP and non Pb-free 165-ball BGA package
- IEEE 1149.1 JTAG-compatible boundary scan
- ZZ sleep mode option

### **Functional Description**

The CY7C1386D/CY7C1387D SRAM integrates 512 K × 36/1 M × 18 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive edge triggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining chip enable ( $\overline{CE}_1$ ), depth expansion chip enables ( $\overline{CE}_2$  and  $\overline{CE}_3$ ), burst control inputs (ADSC, ADSP, and ADV), write enables ( $\overline{BW}_X$ , and  $\overline{BWE}$ ), and global write ( $\overline{GW}$ ). Asynchronous inputs include the output enable ( $\overline{OE}$ ) and the ZZ pin.

Addresses and chip enables are registered at rising edge of clock when either address strobe processor (ADSP) or address strobe controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the advance pin (ADV).

Address, data inputs, and write controls are registered on-chip to initiate a self timed write cycle. This part supports byte write operations (see Pin Configurations on page 5 and Truth Table on page 10 for further details). Write cycles can be one to four bytes wide as controlled by the byte write control inputs. GW active LOW causes all bytes to be written. This device incorporates an additional pipelined enable register which delays turning off the output buffers an additional cycle when a deselect is executed. This feature allows depth expansion without penalizing system performance.

The CY7C1386D/CY7C1387D operates from a +3.3 V core power supply while all outputs operate with a +3.3 V or +2.5 V supply. All inputs and outputs are JEDEC-standard and JESD8-5-compatible.

### **Selection Guide**

Description	200 MHz	167 MHz	Unit
Maximum access time	3.0	3.4	ns
Maximum operating current	300	275	mA
Maximum CMOS standby current	70	70	mA

198 Champion Court

٠

San Jose, CA 95134-1709 • 408-943-2600 Revised July 24, 2012



# Logic Block Diagram – CY7C1386D





# Logic Block Diagram – CY7C1387D





# Contents

Pin Configurations	5
Pin Definitions	7
Functional Overview	
Single Read Accesses	8
Single Write Accesses Initiated by ADSP	8
Single Write Accesses Initiated by ADSC	9
Burst Sequences	9
Sleep Mode	9
Interleaved Burst Address Table	
(MODE = Floating or VDD)	
Linear Burst Address Table (MODE = GND)	9
ZZ Mode Electrical Characteristics	
Truth Table	
Truth Table for Read/Write	11
Truth Table for Read/Write	
IEEE 1149.1 Serial Boundary Scan (JTAG)	
Disabling the JTAG Feature	
Test Access Port (TAP)	
PERFORMING A TAP RESET	
TAP REGISTERS	
TAP Instruction Set	
TAP Controller State Diagram	
TAP Controller Block Diagram	
TAP Timing Diagram	
TAP AC Switching Characteristics	
3.3 V TAP AC Test Conditions	
3.3 V TAP AC Output Load Equivalent 2.5 V TAP AC Test Conditions	17

2.5 V TAP AC Output Load Equivalent	17
TAP DC Electrical Characteristics and Operating	
Conditions	17
Identification Register Definitions	18
Scan Register Sizes	18
Identification Codes	18
Boundary Scan Order	19
Maximum Ratings	20
Operating Range	20
Neutron Soft Error Immunity	20
Electrical Characteristics	20
Capacitance	
Thermal Resistance	21
AC Test Loads and Waveforms	22
Switching Characteristics	23
Switching Waveforms	24
Ordering Information	28
Ordering Code Definitions	28
Package Diagrams	
Acronyms	30
Document Conventions	30
Units of Measure	30
Document History Page	
Sales, Solutions, and Legal Information	34
Worldwide Sales and Design Support	34
Products	34
PSoC Solutions	34



### **Pin Configurations**

Figure 1. 100-pin TQFP (14 × 20 × 1.4 mm) pinout (3 Chip Enable)





# Pin Configurations (continued)

Figure 2.	165-ball FBGA	(13 × 15 × 1.4	mm) pinout (3 Chip Enable	)
-----------	---------------	----------------	---------------------------	---

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288M	А	CE <sub>1</sub>	BWB	NC	$\overline{CE}_3$	BWE	ADSC	ADV	А	А
В	NC/144M	А	CE <sub>2</sub>	NC	BWA	CLK	GW	OE	ADSP	Α	NC/576M
С	NC	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC/1G	DQPA
D	NC	DQ <sub>B</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQA
Ε	NC	DQB	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQA
F	NC	DQB	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQA
G	NC	DQB	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQA
н	NC	NC	NC	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	NC	NC	ZZ
J	DQB	NC	$V_{DDQ}$	V <sub>DD</sub>	'V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	DQ <sub>A</sub>	NC
ĸ	DQB	NC	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	$V_{DD}$	$V_{DDQ}$	$DQ_{A}$	NC
L	DQB	NC	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQA	NC
Μ	DQB	NC	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQA	NC
Ν	DQPB	NC	$V_{DDQ}$	V <sub>SS</sub>	NC	А	NC	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	NC
Р	NC	NC/72M	А	А	TDI	A1	TDO	A	А	Α	А
R	MODE	NC/36M	А	А	TMS	A0	TCK	А	А	А	Α

#### CY7C1387D (1 M × 18)



# **Pin Definitions**

Name	I/O	Description
A <sub>0</sub> , A <sub>1</sub> , A	Input- Synchronous	Address inputs used to select one of the address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and $CE_1$ , $CE_2$ , and $CE_3$ are sampled active. A1:A0 are fed to the two-bit counter.
$\frac{BW}{BW}_A, \frac{BW}{BW}_B, BW_C, BW_D$	Input- Synchronous	Byte write select inputs, active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- Synchronous	<b>Global write enable input, active LOW</b> . When asserted LOW on the rising edge of CLK, a global write is conducted (all bytes are written, regardless of the values on $BW_X$ and $BWE$ ).
BWE	Input- Synchronous	Byte write enable input, active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	Input- Clock	<b>Clock input</b> . <u>Used</u> to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE <sub>1</sub>	Input- Synchronous	<b>Chip enable 1 input, active LOW</b> . Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $CE_3$ to select or deselect the device. ADSP is ignored if $CE_1$ is HIGH. $CE_1$ is sampled only when a new external address is loaded.
CE <sub>2</sub>	Input- Synchronous	<b>Chip enable 2 input, active HIGH</b> . Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and $\overline{CE}_3$ to select or deselect the device. $CE_2$ is sampled only when a new external address is loaded.
$\overline{CE}_3$	Input- Synchronous	<b>Chip enable 3 input, active LOW</b> . Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and $CE_2$ to select or deselect the device. Not connected for BGA. Where referenced, $\overline{CE}_3$ is assumed active throughout this document for BGA. $\overline{CE}_3$ is sampled only when a new external address is loaded.
OE	Input- Asynchronous	<b>Output enable, asynchronous input, active LOW</b> . Controls the direction of the I/O pins. When LOW, the I/ <u>O p</u> ins behave as outputs. When deasserted HIGH, DQ pins are tristated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input- Synchronous	Advance input signal, sampled on the rising edge of CLK, active LOW. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input- Synchronous	Address strobe from processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1:A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when CE <sub>1</sub> is deasserted HIGH.
ADSC	Input- Synchronous	Address strobe from controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1:A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
ZZ	Input- Asynchronous	<b>ZZ sleep input, active HIGH</b> . When asserted HIGH places the device in a non-time critical sleep condition with data integrity preserved. For normal operation, this pin has to be LOW. ZZ pin has an internal pull down.
DQs, DQP <sub>X</sub>	I/O- Synchronous	<b>Bidirectional data I/O lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP <sub>X</sub> are placed in a tristate condition.
V <sub>DD</sub>	Power Supply	Power supply inputs to the core of the device.
V <sub>SS</sub>	Ground	Ground for the core of the device.
V <sub>SSQ</sub>	I/O Ground	Ground for the I/O circuitry.
V <sub>DDQ</sub>	I/O Power Supply	Power supply for the I/O circuitry.
MODE	Input- Static	<b>Selects burst order</b> . When tied to GND selects linear burst sequence. When tied to V <sub>DD</sub> or left floating selects interleaved burst sequence. This is a strap pin and must remain static during device operation. Mode pin has an internal pull up.



### Pin Definitions (continued)

Name	I/O	Description
TDO	JTAG serial output Synchronous	Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK. If the JTAG feature is not used, this pin must be disconnected. This pin is not available on TQFP packages.
TDI	JTAG serial input Synchronous	Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature is not used, this pin can be disconnected or connected to V <sub>DD</sub> . This pin is not available on TQFP packages.
TMS	JTAG serial input Synchronous	Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature is not used, this pin can be disconnected or connected to V <sub>DD</sub> . This pin is not available on TQFP packages.
ТСК	JTAG- Clock	<b>Clock input to the JTAG circuitry</b> . If the JTAG feature is not used, this pin must be connected to V <sub>SS</sub> . This pin is not available on TQFP packages.
NC	_	No Connects. Not internally connected to the die.
NC/(36 M, 72 M, 144 M, 288 M, 576 M, 1 G)	_	These pins are not connected. They are used for expansion up to 36 M, 72 M, 144 M, 288 M, 576 M, and 1G densities.

### **Functional Overview**

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock.

The CY7C1386D/CY7C1387D supports secondary cache in systems using either a linear or interleaved burst sequence. The interleaved burst order supports Pentium<sup>®</sup> and i486<sup>TM</sup> processors. The linear burst sequence is suited for processors that use a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the processor address strobe (ADSP) or the controller address strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the byte write enable  $(\underline{BWE})$  and byte write select  $(\overline{BW}_X)$  inputs. A global write enable  $(\overline{GW})$  overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self timed write circuitry.

Synchronous chip selects  $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_3$  and an asynchronous output enable ( $\overline{OE}$ ) provide for easy bank selection and output tristate control. ADSP is ignored if  $\overline{CE}_1$  is HIGH.

#### Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1)  $\overline{\text{ADSP}}$  or  $\overline{\text{ADSC}}$  is asserted LOW, (2) chip selects are all asserted active, and (3) the write signals (GW, BWE) are all deasserted HIGH.  $\overline{\text{ADSP}}$  is ignored if  $\overline{\text{CE}}_1$  is HIGH. The address presented to the address inputs is stored into the address advancement logic and the address register while being

presented to the memory core. The corresponding data is allowed to propagate to the input of the output registers. At the rising edge of the next clock the data is allowed to propagate through the output register and onto the data bus within  $t_{CO}$  if  $\overrightarrow{OE}$  is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always tristated during the first cycle of the access. After the first cycle of the access, the outputs are supported.

The CY7C1386D/CY7C1387D is a double cycle deselect part. After the SRAM is deselected at clock rise by the chip select and either ADSP or ADSC signals, its output tristates immediately after the next clock rise.

#### Single Write Accesses Initiated by ADSP

This access is initiated when both of the following conditions are satisfied at clock rise: (1)  $\overline{\text{ADSP}}$  is asserted LOW and (2) chip select is asserted active. The address presented is loaded into the address register and the address advancement logic while being delivered to the memory core. The write signals (GW, BWE, and  $\overline{\text{BW}}_X$ ) and  $\overline{\text{ADV}}$  inputs are ignored during this first cycle.

 $\overline{\text{ADSP}}$  triggered write accesses require two clock cycles to complete. If  $\overline{\text{GW}}$  is asserted LOW on the second clock rise, the data presented to the  $DQ_x$  inputs is written into the corresponding address location in the memory core. If  $\overline{\text{GW}}$  is HIGH, the write operation is controlled by  $\overline{\text{BWE}}$  and  $\overline{\text{BW}}_x$  signals.

The CY7C1386D/CY7C1387D provides byte write capability that is described in the write cycle description table. Asserting the byte write enable input (BWE) with the selected byte write input, selectively writes to the desired bytes. Bytes not selected during a byte write operation remains unaltered. A synchronous self



timed write mechanism has been provided to simplify the write operations.

The CY7C1386D/CY7C1387D is a common I/O device, the output enable (OE) must be deasserted HIGH before presenting data to the DQ inputs. This tristates the output drivers. As a safety precaution, DQ are automatically tristated whenever a write cycle is detected, regardless of the state of OE.

#### Single Write Accesses Initiated by ADSC

ADSC write accesses are initiated when the following conditions are satisfied: (1) ADSC is asserted LOW, (2) ADSP is deasserted HIGH, (3) chip select is asserted active, and (4) the appropriate combination of the write inputs (GW, BWE, and  $\overline{BW_X}$ ) are asserted active to conduct a write to the desired byte(s). ADSC triggered write accesses require a single clock cycle to complete. The address presented is loaded into the address register and the address advancement logic while being delivered to the memory core. The ADV input is ignored during this cycle. If a global write is conducted, the data presented to the DQ<sub>X</sub> is written into the corresponding address location in the memory core. If a byte write is conducted, only the selected bytes are written. Bytes not selected during a byte write operation remains unaltered. A synchronous self timed write mechanism has been provided to simplify the write operations.

The CY7C1386D/CY7C1387D is a common I/O device, the output enable ( $\overline{OE}$ ) must be deasserted HIGH before presenting data to the DQ<sub>X</sub> inputs. This tristates the output drivers. As a safety precaution, DQ<sub>X</sub> are automatically tristated whenever a write cycle is detected, regardless of the state of  $\overline{OE}$ .

#### **Burst Sequences**

The CY7C1386D/CY7C1387D provides a two-bit wraparound counter, fed by  $A_{[1:0]}$ , that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input.

Asserting  $\overline{\text{ADV}}$  LOW at clock rise automatically increments the burst counter to the next address in the burst sequence. Both read and write burst operations are supported.

#### **Sleep Mode**

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation sleep mode. Two clock cycles are required to enter into or exit from this sleep mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the sleep mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the sleep mode. CEs, ADSP, and ADSC must remain inactive for the duration of t<sub>ZZREC</sub> after the ZZ input returns LOW.

# Interleaved Burst Address Table (MODE = Floating or V<sub>DD</sub>)

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

#### Linear Burst Address Table (MODE = GND)

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0		
00	01	10	11		
01	10	11	00		
10	11	00	01		
11	00	01	10		

#### **ZZ Mode Electrical Characteristics**

Parameter	Description Test Conditions		Min	Max	Unit
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 V$	-	80	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 V$	-	2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ <u>&lt;</u> 0.2 V	2t <sub>CYC</sub>	-	ns
t <sub>ZZI</sub>	ZZ Active to sleep current	This parameter is sampled	-	2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ Inactive to exit sleep current	This parameter is sampled	0	-	ns



### **Truth Table**

The Truth Table for CY7C1386D and CY7C1387D follow.  $^{[1,\ 2,\ 3,\ 4,\ 5]}$ 

Operation	Add. Used	$\overline{\text{CE}}_1$	CE2	$\overline{\text{CE}}_3$	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Deselect cycle, power-down	None	Н	Х	Х	L	Х	L	Х	Х	Х	L–H	Tristate
Deselect cycle, power-down	None	L	L	Х	L	L	Х	Х	Х	Х	L–H	Tristate
Deselect cycle, power-down	None	L	Х	Н	L	L	Х	Х	Х	Х	L–H	Tristate
Deselect cycle, power-down	None	L	L	Х	L	Н	L	Х	Х	Х	L–H	Tristate
Deselect cycle, power-down	None	L	Х	Н	L	Н	L	Х	Х	Х	L–H	Tristate
Sleep mode, power-down	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	Tristate
Read cycle, begin burst	External	L	Н	L	L	L	Х	Х	Х	L	L–H	Q
Read cycle, begin burst	External	L	Н	L	L	L	Х	Х	Х	Н	L–H	Tristate
Write cycle, begin burst	External	L	Н	L	L	Н	L	Х	L	Х	L–H	D
Read cycle, begin burst	External	L	Н	L	L	Н	L	Х	Н	L	L–H	Q
Read cycle, begin burst	External	L	Н	L	L	Н	L	Х	Н	Н	L–H	Tristate
Read cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L–H	Q
Read cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L–H	Tristate
Read cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L–H	Q
Read cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L–H	Tristate
Write cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	L	Х	L–H	D
Write cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	L	Х	L–H	D
Read cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L–H	Q
Read cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L–H	Tristate
Read cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L–H	Q
Read cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L–H	Tristate
Write cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	L	Х	L–H	D
Write cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	L	Х	L–H	D

Notes

- X = Do not care, H = Logic HIGH, L = Logic LOW.
   WRITE = L when any one or more byte write enable signals, and BWE = L or GW = L. WRITE = H when all byte write enable signals, BWE, GW = H.
   The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
   The <u>SRAM</u> always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW<sub>X</sub>. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tristate. OE is a don't care for the crossing of the start of the write cycle to allow the outputs to tristate. OE is a don't care for the crossing of the context of the write cycle to allow the outputs to tristate. OE is a don't care for the crossing of the crossing for the remainder of the write cycle.
- 5. OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tristate when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).



### **Truth Table for Read/Write**

The Truth Table for Read/Write for CY7C1386D follows. [6, 7]

Function (CY7C1386D)	GW	BWE	BWD	BW <sub>C</sub>	BWB	BWA
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write byte A $-$ (DQ <sub>A</sub> and DQP <sub>A</sub> )	Н	L	Н	Н	Н	L
Write byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	н	L	Н	Н	L	Н
Write bytes B, A	Н	L	Н	Н	L	L
Write byte C – (DQ <sub>C</sub> and DQP <sub>C</sub> )	Н	L	Н	L	Н	Н
Write bytes C, A	Н	L	Н	L	н	L
Write bytes C, B	Н	L	Н	L	L	Н
Write bytes C, B, A	Н	L	Н	L	L	L
Write byte D – (DQ <sub>D</sub> and DQP <sub>D</sub> )	Н	L	L	Н	Н	Н
Write bytes D, A	н	L	L	Н	н	L
Write bytes D, B	н	L	L	Н	L	Н
Write bytes D, B, A	Н	L	L	Н	L	L
Write bytes D, C	н	L	L	L	н	Н
Write bytes D, C, A	Н	L	L	L	Н	L
Write bytes D, C, B	н	L	L	L	L	Н
Write all bytes	Н	L	L	L	L	L
Write all bytes	L	Х	Х	Х	Х	Х

### **Truth Table for Read/Write**

The Truth Table for Read/Write for CY7C1387D follows. [6, 7]

Function (CY7C1387D)	GW	BWE	BWB	BWA
Read	Н	Н	Х	Х
Read	Н	L	Н	Н
Write byte A – (DQ <sub>A</sub> and DQP <sub>A</sub> )	Н	L	Н	L
Write byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	Н	L	L	Н
Write all bytes	Н	L	L	L
Write all bytes	L	Х	Х	Х

Notes

6. The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
7. Table only lists a partial listing of the byte write combinations. Any combination of BW<sub>X</sub> is valid appropriate write is done based on which byte write is active.



### IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1387D incorporates a serial boundary scan test access port (TAP). This part is fully compliant with 1149.1. The TAP operates using JEDEC-standard 3.3 V or 2.5 V I/O logic levels.

The CY7C1387D contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

#### **Disabling the JTAG Feature**

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V<sub>SS</sub>) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to V<sub>DD</sub> through a pull up resistor. TDO can be left unconnected. Upon power-up, the device comes up in a reset state which does not interfere with the operation of the device.

#### Test Access Port (TAP)

#### Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. This pin may be left unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

#### Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register.

#### Test Data-Out (TDO)

The TDO output ball is used to serially clock data out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

#### Performing a TAP Reset

A Reset is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This Reset does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a high Z state.

#### **TAP Registers**

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the TAP Controller Block Diagram on page 15. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary '01' pattern to allow for fault isolation of the board-level serial test data path.

#### Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM input and output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions can be used to capture the contents of the input and output ring.

The boundary scan order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor specific 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions on page 18.

#### **TAP Instruction Set**

#### Overview

Eight different instructions are possible with the three bit instruction register. All combinations are listed in Identification Codes on page 18. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in detail below.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction after it is shifted in, the TAP controller needs to be moved into the Update-IR state.



#### EXTEST

The EXTEST instruction enables the preloaded data to be driven out through the system output pins. This instruction also selects the boundary scan register to be connected for serial access between the TDI and TDO in the Shift-DR controller state.

#### IDCODE

The IDCODE instruction causes a vendor specific 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

#### SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. The SAMPLE Z command places all SRAM outputs into a high Z state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the input and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. As there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is

still possible to capture all other signals and simply ignore the value of the CK and CK captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required; that is, while data captured is shifted out, the preloaded data can be shifted in.

#### BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### EXTEST Output Bus Tristate

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tristate mode.

The boundary scan register has a special bit located at bit #85 (for 119-ball BGA package) or bit #89 (for 165-ball FBGA package). When this scan cell, called the "extest output bus tristate," is latched into the preload register during the Update-DR state in the TAP controller, it directly controls the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it enables the output bugfters to drive the output bus. When LOW, this bit places the output bus into a high Z condition.

This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the Shift-DR state. During Update-DR, the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the output Q-bus pins. Note that this bit is preset HIGH to enable the output when the device is powered-up, and also when the TAP controller is in the Test-Logic-Reset state.

#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.



### **TAP Controller State Diagram**



The 0 or 1 next to each state represents the value of TMS at the rising edge of TCK.



### **TAP Controller Block Diagram**



# **TAP Timing Diagram**





# **TAP AC Switching Characteristics**

Over the Operating Range

Parameter <sup>[8, 9]</sup>	Description	Min	Max	Unit
Clock	•			_
t <sub>TCYC</sub>	TCK clock cycle time	50	-	ns
t <sub>TF</sub>	TCK clock frequency	-	20	MHz
t <sub>TH</sub>	TCK clock HIGH time	20	_	ns
t <sub>TL</sub>	TCK clock LOW time	20	-	ns
Output Times				-
t <sub>TDOV</sub>	TCK clock LOW to TDO valid	-	10	ns
t <sub>TDOX</sub>	TCK Clock LOW to TDO invalid	0	-	ns
Setup Times				
t <sub>TMSS</sub>	TMS setup to TCK clock rise	5	-	ns
t <sub>TDIS</sub>	TDI setup to TCK clock rise	5	-	ns
t <sub>CS</sub>	Capture setup to TCK rise		-	ns
Hold Times				-
t <sub>TMSH</sub>	TMS hold after TCK clock rise	5	-	ns
t <sub>TDIH</sub>	TDI hold after clock rise	5	-	ns
t <sub>CH</sub>	Capture hold after clock rise	5	-	ns

Notes

<sup>8.</sup> t<sub>CS</sub> and t<sub>CH</sub> refer to the setup and hold time requirements of latching data from the boundary scan register. 9. Test conditions are specified using the load in TAP AC test conditions. t<sub>R</sub>/t<sub>F</sub> = 1 ns.



### 3.3 V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 3.3 V
Input rise and fall times	1 ns
Input timing reference levels	1.5 V
Output reference levels	1.5 V
Test load termination supply voltage	1.5 V

# 3.3 V TAP AC Output Load Equivalent



# 2.5 V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 2.5 V
Input rise and fall time	1 ns
Input timing reference levels	1.25 V
Output reference levels	1.25 V
Test load termination supply voltage	1.25 V

# 2.5 V TAP AC Output Load Equivalent



# **TAP DC Electrical Characteristics and Operating Conditions**

(0 °C < T <sub>A</sub> < +70 °C; V <sub>DD</sub> = 3.3 V ± 0.165 V un	less otherwise noted)
---	-----------------------

Parameter <sup>[10]</sup>	Description	Те	st Conditions	Min	Max	Unit
V <sub>OH1</sub>	Output HIGH voltage	I <sub>OH</sub> = -4.0 mA, V <sub>D</sub>	I <sub>OH</sub> = -4.0 mA, V <sub>DDQ</sub> = 3.3 V		-	V
		$I_{OH} = -1.0 \text{ mA}, \text{ V}_{DH}$	<sub>DQ</sub> = 2.5 V	2.0	_	V
V <sub>OH2</sub>	Output HIGH voltage	I <sub>OH</sub> = −100 μA	V <sub>DDQ</sub> = 3.3 V	2.9	_	V
			V <sub>DDQ</sub> = 2.5 V	2.1	-	V
V <sub>OL1</sub>	Output LOW voltage	I <sub>OL</sub> = 8.0 mA, V <sub>DD</sub>	$I_{OL} = 8.0 \text{ mA}, V_{DDQ} = 3.3 \text{ V}$ $I_{OL} = 8.0 \text{ mA}, V_{DDQ} = 2.5 \text{ V}$		0.4	V
		I <sub>OL</sub> = 8.0 mA, V <sub>DD</sub>			0.4	V
V <sub>OL2</sub>	Output LOW voltage	I <sub>OL</sub> = 100 μA	V <sub>DDQ</sub> = 3.3 V	-	0.2	V
			V <sub>DDQ</sub> = 2.5 V	-	0.2	V
V <sub>IH</sub>	Input HIGH voltage	V <sub>DDQ</sub> = 3.3 V	·	2.0	V <sub>DD</sub> + 0.3	V
		V <sub>DDQ</sub> = 2.5 V		1.7	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage	V <sub>DDQ</sub> = 3.3 V	V <sub>DDQ</sub> = 3.3 V		0.7	V
			V <sub>DDQ</sub> = 2.5 V		0.7	V
I <sub>X</sub>	Input load current	$GND \leq V_{IN} \leq V_{DDC}$	$GND \leq V_{IN} \leq V_{DDQ}$		5	μA



# **Identification Register Definitions**

Instruction Field	CY7C1387D (1 M × 18)	Description
Revision Number (31:29)	000	Describes the version number
Device Depth (28:24) [11]	01011	Reserved for internal use.
Device Width (23:18) 165-ball FBGA	000110	Defines the memory type and architecture.
Cypress Device ID (17:12)	010101	Defines the width and density.
Cypress JEDEC ID Code (11:1)	00000110100	Allows unique identification of SRAM vendor.
ID Register Presence Indicator (0)	1	Indicates the presence of an ID register.

# Scan Register Sizes

Register Name	Bit Size (× 18)
Instruction	3
Bypass	1
ID	32
Boundary Scan Order (165-ball FBGA package)	89

# **Identification Codes**

Instruction	Code	Description
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to high Z state.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a high Z state.
RESERVED	011	Do Not Use. This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use. This instruction is reserved for future use.
RESERVED	110	Do Not Use. This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.



# **Boundary Scan Order**

165-ball BGA [12, 13] -----

Bit #	Ball ID
1	N6
2	N7
3	N10
4	P11
5	P8
6	R8
7	R9
8	P9
9	P10
10	R10
11	R11
12	H11
13	N11
14	M11
15	L11
16	K11
17	J11
18	M10
19	L10
20	K10
21	J10
22	H9
23	H10
24	G11
25	F11
26	E11
27	D11
28	G10
29	F10
30	E10

Bit #	Ball ID
31	D10
32	C11
33	A11
34	B11
35	A10
36	B10
37	A9
38	B9
39	C10
40	A8
41	B8
42	A7
43	B7
44	B6
45	A6
46	B5
47	A5
48	A4
49	B4
50	B3
51	A3
52	A2
53	B2
54	C2
55	B1
56	A1
57	C1
58	D1
59	E1
60	F1

Bit #	Ball ID
61	G1
62	D2
63	E2
64	F2
65	G2
66	H1
67	H3
68	J1
69	K1
70	L1
71	M1
72	J2
73	K2
74	L2
75	M2
76	N1
77	N2
78	P1
79	R1
80	R2
81	P3
82	R3
83	P2
84	R4
85	P4
86	N5
87	P6
88	R6
89	Internal

#### Notes

12. Balls that are NC (No Connect) are preset LOW. 13. Bit#89 is preset HIGH.



### **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature65 °C to +150 °C
Ambient temperature with power applied55 °C to +125 °C
Supply voltage on $V_{DD}$ relative to GND–0.5 V to +4.6 V
Supply voltage on $V_{\text{DDQ}}$ relative to GND –0.5 V to +V_{\text{DD}}
DC voltage applied to outputs in tristate0.5 V to $V_{DDQ}$ + 0.5 V
DC input voltage0.5 V to V <sub>DD</sub> + 0.5 V
Current into outputs (LOW)
Static discharge voltage (per MIL-STD-883, Method 3015)> 2001 V Latch-up current> 200 mA

### **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	V <sub>DDQ</sub>	
Commercial	0 °C to +70 °C		2.5 V - 5% to	
Industrial	–40 °C to +85 °C	+10%	V <sub>DD</sub>	

### **Neutron Soft Error Immunity**

Parameter	Description	Test Conditions	Тур	Max*	Unit
LSBU	Logical single-bit upsets	25 °C	361	394	FIT/ Mb
LMBU	Logical multi-bit upsets	25 °C	0	0.01	FIT/ Mb
SEL	Single event latch-up	85 °C	0	0.1	FIT/ Dev
statistical $\chi^2$ , 9	SEL events occurre 95% confidence lir e AN54908 "Accele illure Rates".	nit calculation. F	or more	e details	refer to

**Electrical Characteristics** 

Over the Operating Range

Parameter <sup>[14, 15]</sup>	Description	Test Conditions	Min	Max	Unit
V <sub>DD</sub>	Power supply voltage		3.135	3.6	V
V <sub>DDQ</sub>	I/O supply voltage	for 3.3 V I/O	3.135	V <sub>DD</sub>	V
		for 2.5 V I/O	2.375	2.625	V
V <sub>OH</sub>	Output HIGH voltage	for 3.3 V I/O, I <sub>OH</sub> = -4.0 mA	2.4	-	V
		for 2.5 V I/O, I <sub>OH</sub> = -1.0 mA	2.0	-	V
V <sub>OL</sub>	Output LOW voltage	for 3.3 V I/O, I <sub>OL</sub> = 8.0 mA	-	0.4	V
		for 2.5 V I/O, I <sub>OL</sub> = 1.0 mA	-	0.4	V
V <sub>IH</sub>	Input HIGH voltage [14]	for 3.3 V I/O	2.0	V <sub>DD</sub> + 0.3 V	V
		for 2.5 V I/O	1.7	V <sub>DD</sub> + 0.3 V	V
V <sub>IL</sub>	Input LOW voltage [14]	for 3.3 V I/O	-0.3	0.8	V
		for 2.5 V I/O	-0.3	0.7	V
I <sub>X</sub>	Input leakage current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$	-5	5	μA
	Input current of MODE	Input = V <sub>SS</sub>	-30	-	μA
		Input = V <sub>DD</sub>	-	5	μA
	Input current of ZZ	Input = V <sub>SS</sub>	-5	-	μA
		Input = V <sub>DD</sub>	-	30	μA
I <sub>OZ</sub>	Output leakage current	$GND \le V_I \le V_{DDQ}$ , Output Disabled	-5	5	μA

#### Notes

14. Overshoot:  $V_{IL(AC)} < V_{DD} + 1.5 V$  (pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL(AC)} > -2 V$  (pulse width less than  $t_{CYC}/2$ ). 15.  $T_{Power-up}$ : assumes a linear ramp from 0 V to  $V_{DD(min)}$  within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .



# Electrical Characteristics (continued)

### Over the Operating Range

Parameter <sup>[14, 15]</sup>	Description	Test Co	nditions	Min	Max	Unit
I <sub>DD</sub>	V <sub>DD</sub> operating supply current	V <sub>DD</sub> = Max.,	5 ns cycle, 200 MHz	_	300	mA
		$I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{CYC}$	6 ns cycle, 167 MHz	—	275	mA
I <sub>SB1</sub>	Automatic CE power-down	V <sub>DD</sub> = Max,	5 ns cycle, 200 MHz	_	150	mA
	current – TTL inputs	$ \begin{array}{l} \mbox{device deselected,} \\ V_{IN} \geq V_{IH} \mbox{ or } V_{IN} \leq V_{IL} \\ f = f_{MAX} = 1/t_{CYC} \end{array} $	6 ns cycle, 167 MHz	-	140	mA
I <sub>SB2</sub>	Automatic CE power-down current – CMOS inputs	$\begin{array}{l} V_{DD} = Max, \\ device \ deselected, \\ V_{IN} \leq 0.3 \ V \ or \\ V_{IN} \geq V_{DDQ} - 0.3 \ V, \\ f = 0 \end{array}$	All speeds	-	70	mA
I <sub>SB3</sub>	Automatic CE power-down	V <sub>DD</sub> = Max,	5 ns cycle, 200 MHz	_	130	mA
	current – CMOS inputs	$ \begin{array}{l} \mbox{device deselected, or} \\ V_{IN} \leq 0.3 \ V \ \mbox{or} \\ V_{IN} \geq V_{DDQ} - 0.3 \ V \\ \mbox{f} = f_{MAX} = 1/t_{CYC} \end{array} $	6 ns cycle, 167 MHz	-	125	mA
I <sub>SB4</sub>	Automatic CE power-down current – TTL inputs	$\label{eq:VD} \begin{array}{l} V_{DD} = Max, \\ device \ deselected, \\ V_{IN} \geq V_{IH} \ or \ V_{IN} \leq V_{IL}, \\ f = 0 \end{array}$	All speeds	_	80	mA

# Capacitance

Parameter <sup>[16]</sup>	Description	Test Conditions	100-pin TQFP Max	165-ball FBGA Max	Unit
C <sub>IN</sub>		$T_{A} = 25 \text{ °C}, f = 1 \text{ MHz},$	5	9	рF
C <sub>CLK</sub>	Clock input capacitance	V <sub>DD</sub> = 3.3 V, V <sub>DDQ</sub> = 2.5 V	5	9	рF
C <sub>IO</sub>	I/O capacitance		5	9	рF

### **Thermal Resistance**

Parameter <sup>[16]</sup>	Description	Test Conditions	100-pin TQFP Package	165-ball FBGA Package	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal		20.7	°C/W
Θ <sup>JC</sup>	Thermal resistance (junction to case)	impedance, in accordance with EIA/JESD51.	4.08	4.0	°C/W

Note 16. Tested initially and after any design or process change that may affect these parameters.



### AC Test Loads and Waveforms

Figure 3. AC Test Loads and Waveforms





## **Switching Characteristics**

Over the Operating Range

Parameter [17, 18]	Description	-2	200	_1	-167	
Parameter <sup>111, 10</sup>	Description	Min	Max	Min	Max	Unit
t <sub>POWER</sub>	V <sub>DD</sub> (typical) to the first access <sup>[19]</sup>	1	_	1	_	ms
Clock		·				
t <sub>CYC</sub>	Clock cycle time	5.0	-	6.0	-	ns
t <sub>CH</sub>	Clock HIGH	2.0	-	2.2	-	ns
t <sub>CL</sub>	Clock LOW	2.0	-	2.2	-	ns
Output Times						
t <sub>CO</sub>	Data output valid after CLK rise	-	3.0	_	3.4	ns
t <sub>DOH</sub>	Data output hold after CLK rise	1.3	-	1.3	-	ns
t <sub>CLZ</sub>	Clock to low Z <sup>[20, 21, 22]</sup>	1.3	-	1.3	-	ns
CHZ Clock to high Z <sup>[20, 21, 22]</sup>		-	3.0	-	3.4	ns
t <sub>OEV</sub>			3.0	-	3.4	ns
t <sub>OELZ</sub>	OE LOW to output low Z <sup>[20, 21, 22]</sup>	0	_	0	-	ns
t <sub>OEHZ</sub>	OE HIGH to output high Z <sup>[20, 21, 22]</sup>	-	3.0	-	3.4	ns
Setup Times		·				
t <sub>AS</sub>	Address setup before CLK rise	1.4	-	1.5	-	ns
t <sub>ADS</sub>	ADSC, ADSP setup before CLK rise	1.4	-	1.5	-	ns
t <sub>ADVS</sub>	ADV setup before CLK rise	1.4	_	1.5	_	ns
t <sub>WES</sub>	$\overline{\text{GW}}$ , $\overline{\text{BWE}}$ , $\overline{\text{BW}}_{X}$ setup before CLK rise	1.4	-	1.5	-	ns
t <sub>DS</sub>	Data input setup before CLK rise	1.4	-	1.5	-	ns
t <sub>CES</sub>	Chip enable setup before CLK rise	1.4	-	1.5	-	ns
Hold Times	·					
t <sub>AH</sub>	Address hold after CLK rise	0.4	-	0.5	-	ns
t <sub>ADH</sub>	ADSP, ADSC hold after CLK rise	0.4	_	0.5	_	ns
t <sub>ADVH</sub>	ADV hold after CLK rise	0.4	_	0.5	_	ns
t <sub>WEH</sub>	GW, BWE, BW <sub>X</sub> hold after CLK rise	0.4	_	0.5	-	ns
t <sub>DH</sub>	Data input hold after CLK rise	0.4	_	0.5	-	ns
t <sub>CEH</sub>	Chip enable hold after CLK rise	0.4	_	0.5	_	ns

#### Notes

17. Timing reference level is 1.5 V when V<sub>DDQ</sub> = 3.3 V and is 1.25 V when V<sub>DDQ</sub> = 2.5 V.
18. Test conditions shown in (a) of Figure 3 on page 22 unless otherwise noted.
19. This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>DD(minimum)</sub> initially before a read or write operation can be initiated. be initiated.

20. t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>CLZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in (b) of Figure 3 on page 22. Transition is measured ±200 mV from steady-state voltage.
21. At any voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>OELZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve high Z prior to low Z under the same system conditions.
22. This parameter is sampled and not 100% tested.



### **Switching Waveforms**



Figure 4. Read Cycle Timing <sup>[23]</sup>

Note 23. Full width write can be initiated by either  $\overline{GW}$  LOW, or by  $\overline{GW}$  HIGH,  $\overline{BWE}$  LOW, and  $\overline{BW}_X$  LOW.



### Switching Waveforms (continued)





Note 24. Full width write can be initiated by either  $\overline{GW}$  LOW, or by  $\overline{GW}$  HIGH,  $\overline{BWE}$  LOW, and  $\overline{BW}_X$  LOW.



### Switching Waveforms (continued)



Figure 6. Read/Write Cycle Timing <sup>[25, 26, 27]</sup>

#### Notes

25. Full width write can be initiated by either GW LOW, or by GW HIGH, BWE LOW, and BW<sub>X</sub> LOW. 26. The data bus (Q) remains in high Z following a Write cycle, unless a new read access is initiated by ADSP or ADSC. 27. GW is HIGH.



### Switching Waveforms (continued)





Notes

28. Device must be deselected when entering ZZ sleep mode. See cycle descriptions table for all possible signal conditions to deselect the device. 29. DQs are in high Z when exiting ZZ sleep mode.



### **Ordering Information**

The table below contains only the parts that are currently available. If you do not see what you are looking for, please contact your local sales representative. For more information, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
167	CY7C1386D-167AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Commercial
	CY7C1387D-167AXC			
	CY7C1387D-167BZI	51-85180	165-ball FBGA (13 × 15 × 1.4 mm)	Industrial
200	CY7C1386D-200AXC	51-85050	100-pin TQFP (14 x 20 x 1.4 mm) Pb-free	Commercial

#### **Ordering Code Definitions**





### **Package Diagrams**













# Acronyms

Acronym	Description
BGA	ball grid array
CE	chip enable
CMOS	complementary metal oxide semiconductor
FBGA	fine-pitch ball grid array
I/O	input/output
JTAG	Joint Test Action Group
LMBU	logical multiple-bit upsets
LSB	least significant bit
LSBU	logical single-bit upsets
MSB	most significant bit
OE	output enable
SEL	single event latch-up
SRAM	static random access memory
TAP	test access port
ТСК	test clock
TDI	test data-in
TDO	test data-out
TMS	test mode select
TQFP	thin quad flat pack
TTL	transistor-transistor logic

### **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
kΩ	kilohm
MHz	megahertz
μA	microampere
μs	microsecond
mA	milliampere
mV	millivolt
mm	millimeter
ms	millisecond
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
ps	picosecond
V	volt
W	watt



# **Document History Page**

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	254550	RKF	See ECN	New data sheet.
*A	288531	SYT	See ECN	Updated Features (Removed 225 MHz speed bin information). Updated Selection Guide (Removed 225 MHz speed bin information). Updated IEEE 1149.1 Serial Boundary Scan (JTAG) (Edited description for non-compliance with 1149.1). Updated Electrical Characteristics (Removed 225 MHz speed bin information). Updated Switching Characteristics (Removed 225 MHz speed bin information). Updated Ordering Information (Updated part numbers (Added Pb-free information for 100-pin TQFP, 119-ball BGA and 165-ball FBGA Packages) and added comment of 'Pb-free BG packages availability' below the Ordering Information).
*В	326078	PCI	See ECN	Updated Pin Configurations (Modified Address Expansion pins/balls in the pinouts for all packages as per JEDEC standards) Updated IEEE 1149.1 Serial Boundary Scan (JTAG) (Updated TAP Instruction Set (Updated OVERVIEW, updated EXTEST, added EXTEST Output Bus Tristate)). Updated Identification Register Definitions (Splitted Device Width (23:18) into two rows, one row for 119-ball BGA and another row for 165-ball FBGA and updated the values). Updated Electrical Characteristics (Updated test conditions for V <sub>OH</sub> and V <sub>OL</sub> parameters). Updated Thermal Resistance (Changed values of $\Theta_{JA}$ and $\Theta_{JC}$ parameters for 100-pin TQFP Package from 31 and 6 °C/W to 28.66 and 4.08 °C/W respectively, changed values of $\Theta_{JA}$ and $\Theta_{JC}$ parameters for 119-ball BGA package from 45 and 7 °C/W to 23.8 and 6.2 °C/W respectively, changed values of $\Theta_{JA}$ and $\Theta_{JC}$ parameters for 46 and 3 °C/W to 20.7 and 4.0 °C/W respectively). Updated Ordering Information (updated part numbers and removed comment of "Pb-free BG packages availability" below the Ordering Information).
*C	418125	NXR	See ECN	Changed status from Preliminary to Final. Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court". Updated Electrical Characteristics (Changed the description of I <sub>X</sub> parameter from Input Load Current to Input Leakage Current, changed minimum and maximum values of I <sub>X</sub> parameter for Input Current of MODE from –5 $\mu$ A and 30 $\mu$ A to –30 $\mu$ A and 5 $\mu$ A, changed minimum and maximum values of I <sub>X</sub> parameter for Input Current of ZZ from –30 $\mu$ A and 5 $\mu$ A to –5 $\mu$ A and 30 $\mu$ A, updated Note 15 (changed V <sub>IH</sub> $\leq$ V <sub>DD</sub> to V <sub>IH</sub> $<$ V <sub>DD</sub> )). Updated Ordering Information (updated part numbers and replaced Package Name column with Package Diagram in the Ordering Information table).
*D	475009	VKN	See ECN	Updated TAP AC Switching Characteristics (Changed minimum values of $t_{TH}$ and $t_{TL}$ parameters from 25 ns to 20 ns, changed maximum value of $t_{TDOV}$ parameter from 5 ns to 10 ns). Updated Maximum Ratings (Added the Maximum Rating for Supply Voltage on $V_{DDQ}$ Relative to GND). Updated Ordering Information (updated part numbers).



# Document History Page (continued)

Document Title: CY7C1386D/CY7C1387D, 18-Mbit (512 K × 36/1 M × 18) Pipelined DCD Sync SRAM Document Number: 38-05545						
Revision	ECN	Orig. of Change	Submission Date	Description of Change		
*E	793579	VKN	See ECN	Added Part numbers CY7C1386F and CY7C1387F Updated Features (Included all information related to CY7C1386F and CY7C1387F). Updated Functional Description (Included all information related to CY7C1386F and CY7C1387F). Updated Logic Block Diagram and added a note regarding Chip Enable "CY7C1386F and CY7C1387F have only 1 Chip Enable (CE <sub>1</sub> ).". Updated Pin Configurations (Included all information related to CY7C1386F and CY7C1387F). Updated Functional Overview (Included all information related to CY7C1386F and CY7C1387F). Updated Functional Overview (Included all information related to CY7C1386F and CY7C1387F). Updated Truth Table (Included all information related to CY7C1386F and CY7C1387F). Updated Truth Table for Read/Write (Included all information related to CY7C1386F and CY7C1387F). Updated Truth Table for Read/Write (Included all information related to CY7C1386F and CY7C1387F). Updated IEEE 1149.1 Serial Boundary Scan (JTAG) (Included all information related to CY7C1386F and CY7C1387F). Updated Identification Register Definitions (Included all information related to CY7C1386F and CY7C1387F). Updated Ordering Information (updated part numbers).		
*F	2756940	VKN	08/27/2009	Added Neutron Soft Error Immunity. Modified Ordering Information (by including parts that are available) and modified the disclaimer for the Ordering Information.		
*G	3006369	NJY	08/12/10	Added Ordering Code Definitions. Added Acronyms. Updated in new template.		
*H	3309506	OSN	07/12/2011	Updated Package Diagrams. Added Units of Measure. Updated in new template.		



# Document History Page (continued)

Document Title: CY7C1386D/CY7C1387D, 18-Mbit (512 K × 36/1 M × 18) Pipelined DCD Sync SRAM Document Number: 38-05545						
Revision	ECN	Orig. of Change	Submission Date	Description of Change		
*	3541411	PRIT	03/03/2012	Updated Features (Removed all information related to CY7C1386F and CY7C1387F). Updated Functional Description (Removed all information related to CY7C1386F and CY7C1387F, removed the notes "For best practices or recommendations, please refer to the Cypress application note AN1064, SRAM System Design Guidelines on www.cypress.com." and "CE <sub>3</sub> and CE <sub>2</sub> are for 100-pin TQFP and 165-ball FBGA packages only. 119-ball BGA is offered only in Single Chip Enable."). Updated Selection Guide (Removed 250 MHz speed bin information). Updated Selection Guide (Removed 250 MHz speed bin information). Updated Logic Block Diagram – CY7C1387D (Removed all information related to CY7C1386F and CY7C1387F). Updated Logic Block Diagram – CY7C1387D (Removed all information related to CY7C1386F and CY7C1387F). Updated Logic Block Diagram – CY7C1387D (Removed all information related to CY7C1386F and CY7C1387F). Updated Pin Configurations (Removed the note "CE <sub>3</sub> and CE <sub>2</sub> are for 100-pin TQFP and 165-ball FBGA packages only. 119-ball BGA is offered only in Single Chip Enable." and its references in the same section). Updated Functional Overview (Removed all information related to CY7C1386F and CY7C1387F, removed the note "CE <sub>3</sub> and CE <sub>2</sub> are for 100-pin TQFP and 165-ball FBGA packages only. 119-ball BGA is offered only in Single Chip Enable." and its references in the same section). Updated Functional Overview (Removed all information related to CY7C1386F and CY7C1387F). Updated Truth Table (for Read/Write (Removed all information related to CY7C1386F and CY7C1387F). Updated IEEE 1149.1 Serial Boundary Scan (JTAG) (Removed all information, related to CY7C1386F and CY7C1387F). Updated IEEE 1149.1 Serial Boundary Scan (JTAG) (Removed all information). Updated Scan Register Definitions (Removed all information), Updated Capacitance (Removed all 119-ball BGA information). Updated Boundary Scan Order (Removed all 119-ball BGA information). Updated Capacitance (Removed all 119-ball BGA information). Updated Capacitance (Removed all 119-ball B		
*J	3690005	PRIT	07/24/2012	No technical changes. Completing sunset review.		



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2004-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05545 Rev. \*J

#### Revised July 24, 2012

Page 34 of 34

Intel and Pentium are registered trademarks, and i486 is a trademark of Intel Corporation. PowerPC is a trademark of IBM Corporation. All products and company names mentioned in this document may be the trademarks of their respective holders.