

Features

- High speed
 - $t_{AA} = 10$ ns
- Low active power
 - $I_{CC} = 175$ mA at 10 ns
- Low CMOS standby power
 - $I_{SB2} = 25$ mA
- Operating voltages of 3.3 ± 0.3 V
- 2.0V data retention
- Automatic power down when deselected
- TTL compatible inputs and outputs
- Easy memory expansion with \overline{CE}_1 and CE_2 features
- Available in Pb-free 54-Pin TSOP II and 48-Ball VFBGA packages

Functional Description

The CY7C1069DV33 is a high performance CMOS Static RAM organized as 2,097,152 words by 8 bits.


To write to the device, take Chip Enables (\overline{CE}_1 LOW and CE_2 HIGH) and Write Enable (WE) input LOW. Data on the eight IO pins (IO_0 through IO_7) is then written into the location specified on the address pins (A_0 through A_{20}).

To read from the device, take Chip Enables (\overline{CE}_1 LOW and CE_2 HIGH) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the IO pins. See [Truth Table](#) on page 8 for a complete description of Read and Write modes.

The input and output pins (IO_0 through IO_7) are placed in a high impedance state when the device is deselected (CE_1 HIGH or CE_2 LOW), the outputs are disabled (OE HIGH), or during a write operation (CE_1 LOW, CE_2 HIGH, and WE LOW).

The CY7C1069DV33 is available in a 54-pin TSOP II package with center power and ground (revolutionary) pinout, and a 48-Ball very fine pitch ball grid array (VFBGA) package.

Logic Block Diagram





Selection Guide

	-10	Unit
Maximum Access Time	10	ns
Maximum Operating Current	175	mA
Maximum CMOS Standby Current	25	mA

Pin Configuration

Figure 1. 54-Pin TSOP II (Top View) ^[1]



Note

1. NC pins are not connected on the die.

Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Storage Temperature -65°C to $+150^{\circ}\text{C}$

Ambient Temperature with Power Applied -55°C to $+125^{\circ}\text{C}$

Supply Voltage on V_{CC} Relative to GND [2] -0.5V to $+4.6\text{V}$

DC Voltage Applied to Outputs in High Z State [2] -0.5V to $V_{\text{CC}} + 0.5\text{V}$

DC Input Voltage [2] -0.5V to $V_{\text{CC}} + 0.5\text{V}$

Current into Outputs (LOW) 20 mA
 Static Discharge Voltage $>2001\text{V}$
 (MIL-STD-883, Method 3015)

Latch Up Current $>200\text{ mA}$

Operating Range

Range	Ambient Temperature	V_{CC}
Industrial	-40°C to $+85^{\circ}\text{C}$	$3.3\text{V} \pm 0.3\text{V}$

DC Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions	-10		Unit
			Min	Max	
V_{OH}	Output HIGH Voltage	$V_{\text{CC}} = \text{Min}$, $I_{\text{OH}} = -4.0\text{ mA}$	2.4		V
V_{OL}	Output LOW Voltage	$V_{\text{CC}} = \text{Min}$, $I_{\text{OL}} = 8.0\text{ mA}$		0.4	V
V_{IH}	Input HIGH Voltage		2.0	$V_{\text{CC}} + 0.3$	V
V_{IL}	Input LOW Voltage [2]		-0.3	0.8	V
I_{IX}	Input Leakage Current	$\text{GND} \leq V_{\text{I}} \leq V_{\text{CC}}$	-1	+1	μA
I_{OZ}	Output Leakage Current	$\text{GND} \leq V_{\text{OUT}} \leq V_{\text{CC}}$, Output disabled	-1	+1	μA
I_{CC}	V_{CC} Operating Supply Current	$V_{\text{CC}} = \text{Max}$, $f = f_{\text{MAX}} = 1/t_{\text{RC}}$, $I_{\text{OUT}} = 0\text{ mA}$ CMOS levels		175	mA
I_{SB1}	Automatic CE Power Down Current — TTL Inputs	$\text{Max } V_{\text{CC}}, \overline{\text{CE}}_1 \geq V_{\text{IH}}, \text{CE}_2 \leq V_{\text{IL}}, V_{\text{IN}} \geq V_{\text{IH}}$ or $V_{\text{IN}} \leq V_{\text{IL}}$, $f = f_{\text{MAX}}$		30	mA
I_{SB2}	Automatic CE Power Down Current — CMOS Inputs	$\text{Max } V_{\text{CC}}, \overline{\text{CE}}_1 \geq V_{\text{CC}} - 0.3\text{V}, \text{CE}_2 \leq 0.3\text{V}, V_{\text{IN}} \geq V_{\text{CC}} - 0.3\text{V}$, or $V_{\text{IN}} \leq 0.3\text{V}$, $f = 0$		25	mA

Note

2. $V_{\text{IL}}(\text{min}) = -2.0\text{V}$ and $V_{\text{IH}}(\text{max}) = V_{\text{CC}} + 2\text{V}$ for pulse durations of less than 20 ns.

Capacitance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	TSOP II	VFBGA	Unit
C_{IN}	Input Capacitance	$T_A = 25^\circ\text{C}$, $f = 1 \text{ MHz}$, $V_{CC} = 3.3\text{V}$	6	8	pF
C_{OUT}	IO Capacitance		8	10	pF


Thermal Resistance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	TSOP II	VFBGA	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient)	Still air, soldered on a 3×4.5 inch, four layer printed circuit board	24.18	28.37	$^\circ\text{C/W}$
Θ_{JC}	Thermal Resistance (Junction to Case)		5.40	5.79	$^\circ\text{C/W}$

AC Test Loads and Waveforms

The AC test loads and waveform diagram follows. [3]



Note

- Valid SRAM operation does not occur until the power supplies have reached the minimum operating V_{DD} (3.0V). $100 \mu\text{s}$ (t_{power}) after reaching the minimum operating V_{DD} , normal SRAM operation begins including reduction in V_{DD} to the data retention (V_{CCDR} , 2.0V) voltage.

AC Switching Characteristics

Over the Operating Range [4]

Parameter	Description	-10		Unit
		Min	Max	
Read Cycle				
t_{power}	V_{CC} (Typical) to the First Access [5]	100		μs
t_{RC}	Read Cycle Time	10		ns
t_{AA}	Address to Data Valid		10	ns
t_{OHA}	Data Hold from Address Change	3		ns
t_{ACE}	$\overline{\text{CE}}_1$ LOW/ CE_2 HIGH to Data Valid		10	ns
t_{DOE}	OE LOW to Data Valid		5	ns
t_{LZOE}	OE LOW to Low Z	1		ns
t_{HZOE}	OE HIGH to High Z [6]		5	ns
t_{LZCE}	CE_1 LOW/ CE_2 HIGH to Low Z [6]	3		ns
t_{HZCE}	CE_1 HIGH/ CE_2 LOW to High Z [6]		5	ns
t_{PU}	$\overline{\text{CE}}_1$ LOW/ CE_2 HIGH to Power Up [7]	0		ns
t_{PD}	CE_1 HIGH/ CE_2 LOW to Power Down [7]		10	ns
Write Cycle [8, 9]				
t_{WC}	Write Cycle Time	10		ns
t_{SCE}	$\overline{\text{CE}}_1$ LOW/ CE_2 HIGH to Write End	7		ns
t_{AW}	Address Setup to Write End	7		ns
t_{HA}	Address Hold from Write End	0		ns
t_{SA}	Address Setup to Write Start	0		ns
t_{PWE}	$\overline{\text{WE}}$ Pulse Width	7		ns
t_{SD}	Data Setup to Write End	5.5		ns
t_{HD}	Data Hold from Write End	0		ns
t_{LZWE}	$\overline{\text{WE}}$ HIGH to Low Z [6]	3		ns
t_{HZWE}	$\overline{\text{WE}}$ LOW to High Z [6]		5	ns

Notes


4. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, and input pulse levels of 0 to 3.0V. Test conditions for the read cycle use output loading shown in part a) of [AC Test Loads and Waveforms](#), unless specified otherwise.
5. t_{POWER} gives the minimum amount of time that the power supply is at typical V_{CC} values until the first memory access is performed.
6. t_{HZOE} , t_{HZCE} , t_{LZWE} , t_{LZOE} , t_{HZCE} , and t_{LZWE} are specified with a load capacitance of 5 pF as in (b) of [AC Test Loads and Waveforms](#). Transition is measured ± 200 mV from steady state voltage.
7. These parameters are guaranteed by design and are not tested.
8. The internal write time of the memory is defined by the overlap of $\overline{\text{WE}}$, $\overline{\text{CE}}_1 = V_{\text{IL}}$, and $\text{CE}_2 = V_{\text{IH}}$. $\overline{\text{CE}}_1$ and $\overline{\text{WE}}$ are LOW along with CE_2 HIGH to initiate a write, and the transition of any of these signals can terminate. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
9. The minimum write cycle time for Write Cycle No. 2 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD} .

Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ	Max	Unit
V_{DR}	V_{CC} for Data Retention		2			V
I_{CCDR}	Data Retention Current	$V_{CC} = 2V$, $\overline{CE}_1 \geq V_{CC} - 0.2V$, $\overline{CE}_2 \leq 0.2V$, $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$			25	mA
t_{CDR} ^[10]	Chip Deselect to Data Retention Time		0			ns
t_R ^[11]	Operation Recovery Time		t_{RC}			ns

Data Retention Waveform



Switching Waveforms

Figure 3. Read Cycle No. 1^[12, 13]





Figure 4. Read Cycle No. 2 (\overline{OE} Controlled)^[13, 15]



Notes

10. Tested initially and after any design or process changes that may affect these parameters.
11. Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(\min.)} \geq 50 \mu s$ or stable at $V_{CC(\min.)} \geq 50 \mu s$.
12. The device is continuously selected. $\overline{CE}_1 = V_{IL}$, and $\overline{CE}_2 = V_{IH}$.
13. WE is HIGH for read cycle.
14. Address valid before or similar to \overline{CE}_1 transition LOW and \overline{CE}_2 transition HIGH.

Switching Waveforms (continued)

Figure 5. Write Cycle No. 1 ($\overline{\text{CE}}$ Controlled) [15, 16, 17]





Figure 6. Write Cycle No. 2 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) [15, 16, 17]



Notes

15. $\overline{\text{CE}}$ is a shorthand combination of both $\overline{\text{CE}}_1$ and CE_2 combined. It is active LOW.
16. Data IO is high impedance if $\overline{\text{OE}} = V_{IH}$.
17. If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ going HIGH, the output remains in a high impedance state.

Truth Table


CE₁	CE₂	OE	WE	IO₀–IO₇	Mode	Power
H	X	X	X	High Z	Power Down	Standby (I _{SB})
X	L	X	X	High Z	Power Down	Standby (I _{SB})
L	H	L	H	Data Out	Read All Bits	Active (I _{CC})
L	H	X	L	Data In	Write All Bits	Active (I _{CC})
L	H	H	H	High Z	Selected, Outputs Disabled	Active (I _{CC})

Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1069DV33-10ZSXI	51-85160	54-Pin TSOP II (Pb-Free)	Industrial
	CY7C1069DV33-10BVXI	51-85178	48-Ball VFBGA (8 × 9.5 × 1 mm) (Pb-Free)	

Package Diagrams

Figure 7. 54-Pin TSOP Type II




DETAIL "A"

51-85160-**

Package Diagrams (continued)

Figure 8. 48-Ball VFBGA (8 x 9.5 x 1 mm)



Document History Page

Document Title: CY7C1069DV33 16-Mbit (2M x 8) Static RAM
Document Number: 38-05478

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	201560	See ECN	SWI	Advance datasheet for C9 IPP
*A	233748	See ECN	RKF	Modified AC, DC parameters as per EROS (Specification 01-2165) Pb-free Offering in the Ordering Information
*B	469420	See ECN	NXR	Converted from Advance Information to Preliminary Removed -8 and -12 speed bins from product offering Removed Commercial Operating Range Changed 2G Ball of FBGA and pin 40 of TSOPII from DNU to NC Included the Maximum ratings for Static Discharge Voltage and Latch Up Current on page 3 Changed $I_{CC(\text{Max})}$ from 220 mA to 100 mA Changed $I_{SB1(\text{Max})}$ from 70 mA to 30 mA Changed $I_{SB2(\text{Max})}$ from 40 mA to 25 mA Specified the Overshoot specification in footnote 1 Added Data Retention Characteristics table on page 5 Updated the 48-pin FBGA package Updated the Ordering Information table.
*C	499604	See ECN	NXR	Added note 1 for NC pins Updated Test Condition for I_{CC} in DC Electrical Characteristics table Updated the 48-Ball FBGA Package
*D	1462585	See ECN	VKN/AESA	Converted from preliminary to final Changed I_{CC} spec from 125 mA to 175 mA Updated thermal specs

© Cypress Semiconductor Corporation, 2004-2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and/or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.