



CYPRESS  
PERFORM

PRELIMINARY

CY7C1051DV33

## 8-Mbit (512K x 16) Static RAM

### Features

- High speed
  - $t_{AA} = 10$  ns
- Low active power
  - $I_{CC} = 110$  mA @ 10 ns
- Low CMOS standby power
  - $I_{SB2} = 20$  mA
- 2.0V data retention
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  features
- Available in lead-free 48-ball FBGA and 44-pin TSOP II packages

### Functional Description<sup>[1]</sup>

The CY7C1051DV33 is a high-performance CMOS Static RAM organized as 512K words by 16 bits.


Write to the device by taking Chip Enable ( $\overline{CE}$ ) and Write Enable (WE) inputs LOW. If Byte LOW Enable (BLE) is LOW, then data from IO pins ( $IO_0$ – $IO_7$ ), is written into the location specified on the address pins ( $A_0$ – $A_{18}$ ). If Byte HIGH Enable (BHE) is LOW, then data from IO pins ( $IO_8$ – $IO_{15}$ ) is written into the location specified on the address pins ( $A_0$ – $A_{18}$ ).

Read from the device by taking Chip Enable ( $\overline{CE}$ ) and Output Enable ( $\overline{OE}$ ) LOW while forcing the Write Enable (WE) HIGH. If Byte LOW Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on  $IO_0$ – $IO_7$ . If Byte HIGH Enable (BHE) is LOW, then data from memory will appear on  $IO_8$  to  $IO_{15}$ . See the “Truth Table” on page 8 for a complete description of Read and Write modes.

The input/output pins ( $IO_0$ – $IO_{15}$ ) are placed in a high-impedance state when the device is deselected ( $\overline{CE}$  HIGH), the outputs are disabled ( $\overline{OE}$  HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or a Write operation ( $\overline{CE}$  LOW, and WE LOW) is in progress.

The CY7C1051DV33 is available in a 44-pin TSOP II package with center power and ground (revolutionary) pinout, as well as a 48-ball fine-pitch ball grid array (FBGA) package.

### Logic Block Diagram



#### Note


1. For guidelines on SRAM system design, please refer to the “System Design Guidelines” Cypress application note, available on the internet at [www.cypress.com](http://www.cypress.com).

## Selection Guide


	<b>-10</b>	<b>Unit</b>
Maximum Access Time	10	ns
Maximum Operating Current	110	mA
Maximum CMOS Standby Current	20	mA

## Pin Configurations<sup>[2]</sup>

**48-ball Mini FBGA**  
(Top View)



**TSOP II**  
(Top View)



### Note

- NC pins are not connected on the die

## Maximum Ratings

(Exceeding the maximum ratings may impair the useful life of the device. These are for user guidelines, they are not tested.)

Storage Temperature ..... $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$

Ambient Temperature with

Power Applied ..... $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$

Supply Voltage on  $V_{\text{CC}}$  to Relative GND<sup>[3]</sup> ....  $-0.5\text{V}$  to  $+4.6\text{V}$

DC Voltage Applied to Outputs  
in High-Z State<sup>[3]</sup> .....  $-0.3\text{V}$  to  $V_{\text{CC}} + 0.3\text{V}$

DC Input Voltage<sup>[3]</sup> .....  $-0.3\text{V}$  to  $V_{\text{CC}} + 0.3\text{V}$

Current into Outputs (LOW)..... 20 mA

Static Discharge Voltage..... >2001V  
(per MIL-STD-883, Method 3015)

Latch-up Current..... >200 mA

## Operating Range

Range	Ambient Temperature	$V_{\text{CC}}$
Industrial	$-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	$3.3\text{V} \pm 0.3\text{V}$

## DC Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	-10		Unit
			Min	Max	
$V_{\text{OH}}$	Output HIGH Voltage	$V_{\text{CC}} = \text{Min}$ , $I_{\text{OH}} = -4.0\text{ mA}$	2.4		V
$V_{\text{OL}}$	Output LOW Voltage	$V_{\text{CC}} = \text{Min}$ , $I_{\text{OL}} = 8.0\text{ mA}$		0.4	V
$V_{\text{IH}}$	Input HIGH Voltage		2.0	$V_{\text{CC}} + 0.3$	V
$V_{\text{IL}}^{[3]}$	Input LOW Voltage		-0.3	0.8	V
$I_{\text{IX}}$	Input Leakage Current	$\text{GND} \leq V_{\text{I}} \leq V_{\text{CC}}$	-1	+1	$\mu\text{A}$
$I_{\text{OZ}}$	Output Leakage Current	$\text{GND} \leq V_{\text{OUT}} \leq V_{\text{CC}}$ , Output Disabled	-1	+1	$\mu\text{A}$
$I_{\text{CC}}$	$V_{\text{CC}}$ Operating Supply Current	$V_{\text{CC}} = \text{Max}$ , $f = f_{\text{MAX}} = 1/t_{\text{RC}}$	100 MHz	110	mA
			83 MHz	100	
			66 MHz	90	
			40 MHz	80	
$I_{\text{SB1}}$	Automatic CE Power Down Current — TTL Inputs	$\text{Max } V_{\text{CC}}, \overline{\text{CE}} \geq V_{\text{IH}}$ $V_{\text{IN}} \geq V_{\text{IH}}$ or $V_{\text{IN}} \leq V_{\text{IL}}$ , $f = f_{\text{MAX}}$		40	mA
$I_{\text{SB2}}$	Automatic CE Power Down Current — CMOS Inputs	$\text{Max } V_{\text{CC}}, \overline{\text{CE}} \geq V_{\text{CC}} - 0.3\text{V}$ , $V_{\text{IN}} \geq V_{\text{CC}} - 0.3\text{V}$ or $V_{\text{IN}} \leq 0.3\text{V}$ , $f = 0$		20	mA

## Capacitance<sup>[4]</sup>

Parameter	Description	Test Conditions	Max.	Unit
$C_{\text{IN}}$	Input Capacitance	$T_A = 25^{\circ}\text{C}$ , $f = 1\text{ MHz}$ , $V_{\text{CC}} = 3.3\text{V}$	12	pF
$C_{\text{OUT}}$	IO Capacitance		12	pF


## Thermal Resistance<sup>[4]</sup>

Parameter	Description	Test Conditions	FBGA Package	TSOP II Package	Unit
$\Theta_{\text{JA}}$	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a $3 \times 4.5$ inch, four-layer printed circuit board	28.31	51.43	$^{\circ}\text{C}/\text{W}$
$\Theta_{\text{JC}}$	Thermal Resistance (Junction to Case)		11.4	15.8	$^{\circ}\text{C}/\text{W}$

### Notes

3.  $V_{\text{IL}}$  (min) =  $-2.0\text{V}$  and  $V_{\text{IH}}$  (max) =  $V_{\text{CC}} + 2.0\text{V}$  for pulse durations of less than 20 ns.

4. Tested initially and after any design or process changes that may affect these parameters

**AC Test Loads and Waveforms<sup>[5]</sup>**

**AC Switching Characteristics<sup>[6]</sup> Over the Operating Range**

Parameter	Description	-10		Unit
		Min	Max	
<b>Read Cycle</b>				
$t_{\text{power}}^{[7]}$	$V_{\text{CC}}$ (typical) to the first access	100		μs
$t_{\text{RC}}$	Read Cycle Time	10		ns
$t_{\text{AA}}$	Address to Data Valid		10	ns
$t_{\text{OHA}}$	Data Hold from Address Change	3		ns
$t_{\text{ACE}}$	$\overline{\text{CE}}$ LOW to Data Valid		10	ns
$t_{\text{DOE}}$	$\overline{\text{OE}}$ LOW to Data Valid		5	ns
$t_{\text{LZOE}}$	$\overline{\text{OE}}$ LOW to Low-Z	0		ns
$t_{\text{HZOE}}$	$\overline{\text{OE}}$ HIGH to High-Z <sup>[8, 9]</sup>		5	ns
$t_{\text{LZCE}}$	$\overline{\text{CE}}$ LOW to Low-Z <sup>[9]</sup>	3		ns
$t_{\text{HZCE}}$	$\overline{\text{CE}}$ HIGH to High-Z <sup>[8, 9]</sup>		5	ns
$t_{\text{PU}}$	$\overline{\text{CE}}$ LOW to Power Up	0		ns
$t_{\text{PD}}$	$\overline{\text{CE}}$ HIGH to Power Down		10	ns
$t_{\text{DBE}}$	Byte Enable to Data Valid		5	ns
$t_{\text{LZBE}}$	Byte Enable to Low-Z	0		ns
$t_{\text{HZBE}}$	Byte Disable to High-Z		6	ns

**Notes**


5. AC characteristics (except High-Z) are tested using the load conditions shown in Figure (a). High-Z characteristics are tested for all speeds using the test load shown in Figure (c).
6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V.
7.  $t_{\text{POWER}}$  gives the minimum amount of time that the power supply should be at typical  $V_{\text{CC}}$  values until the first memory access can be performed.
8.  $t_{\text{HZOE}}$ ,  $t_{\text{HZCE}}$ ,  $t_{\text{HZBE}}$  and  $t_{\text{HZWE}}$  are specified with a load capacitance of 5 pF as in part (d) of AC Test Loads. Transition is measured when the outputs enter a high impedance state.
9. At any given temperature and voltage condition,  $t_{\text{HZCE}}$  is less than  $t_{\text{LZCE}}$ ,  $t_{\text{HZOE}}$  is less than  $t_{\text{LZOE}}$ ,  $t_{\text{HZBE}}$  is less than  $t_{\text{LZBE}}$ , and  $t_{\text{HZWE}}$  is less than  $t_{\text{LZWE}}$  for any given device.

**AC Switching Characteristics<sup>[6]</sup> Over the Operating Range (continued)**

Parameter	Description	-10		Unit
		Min	Max	
<b>Write Cycle<sup>[10, 11]</sup></b>				
$t_{WC}$	Write Cycle Time	10		ns
$t_{SCE}$	CE LOW to Write End	7		ns
$t_{AW}$	Address Setup to Write End	7		ns
$t_{HA}$	Address Hold from Write End	0		ns
$t_{SA}$	Address Setup to Write Start	0		ns
$t_{PWE}$	WE Pulse Width	7		ns
$t_{SD}$	Data Setup to Write End	5		ns
$t_{HD}$	Data Hold from Write End	0		ns
$t_{LZWE}$	WE HIGH to Low-Z <sup>[9]</sup>	3		ns
$t_{HZWE}$	WE LOW to High-Z <sup>[8, 9]</sup>		5	ns
$t_{BW}$	Byte Enable to End of Write	7		ns

**Data Retention Characteristics Over the Operating Range**


Parameter	Description	Conditions <sup>[12]</sup>	Min	Max	Unit
$V_{DR}$	$V_{CC}$ for Data Retention		2.0		V
$I_{CCDR}$	Data Retention Current	$V_{CC} = V_{DR} = 2.0V$ , $\overline{CE} \geq V_{CC} - 0.3V$ , $V_{IN} \geq V_{CC} - 0.3V$ or $V_{IN} \leq 0.3V$		20	mA
$t_{CDR}^{[4]}$	Chip Deselect to Data Retention Time		0		ns
$t_R^{[13]}$	Operation Recovery Time		$t_{RC}$		ns

**Data Retention Waveform**

**Notes**


10. The internal Write time of the memory is defined by the overlap of  $\overline{CE}$  LOW, and  $\overline{WE}$  LOW.  $\overline{CE}$  and  $\overline{WE}$  must be LOW to initiate a Write, and the transition of either of these signals can terminate the Write. The input data setup and hold timing should be referenced to the leading edge of the signal that terminates the Write.
11. The minimum Write cycle time for Write Cycle No. 3 ( $\overline{WE}$  controlled,  $\overline{OE}$  LOW) is the sum of  $t_{HZWE}$  and  $t_{SD}$ .
12. No inputs may exceed  $V_{CC} + 0.3V$
13. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(\min)} \geq 50\ \mu s$  or stable at  $V_{CC(\min)} \geq 50\ \mu s$ .

## Switching Waveforms

Read Cycle No. 1<sup>[14, 15]</sup>



Read Cycle No. 2 ( $\overline{OE}$  Controlled)<sup>[15, 16]</sup>




### Notes


14. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{BHE}$  or  $\overline{BHE}$  or both =  $V_{IL}$ .
15. WE is HIGH for Read cycle.
16. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.

### Switching Waveforms (continued)

Write Cycle No. 1 (CE Controlled)<sup>[17, 18]</sup>



Write Cycle No. 2 (BLE or BHE Controlled)




#### Notes

17. Data I/O is high-impedance if OE or BHE or BLE or both =  $V_{IH}$ .

18. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.

### Switching Waveforms (continued)

Write Cycle No. 3 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW)



### Truth Table

$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	$\overline{BLE}$	$\overline{BHE}$	$I/O_0-I/O_7$	$I/O_8-I/O_{15}$	Mode	Power
H	X	X	X	X	High-Z	High-Z	Power-down	Standby ( $I_{SB}$ )
L	L	H	L	L	Data Out	Data Out	Read All Bits	Active ( $I_{CC}$ )
L	L	H	L	H	Data Out	High-Z	Read Lower Bits Only	Active ( $I_{CC}$ )
L	L	H	H	L	High-Z	Data Out	Read Upper Bits Only	Active ( $I_{CC}$ )
L	X	L	L	L	Data In	Data In	Write All Bits	Active ( $I_{CC}$ )
L	X	L	L	H	Data In	High-Z	Write Lower Bits Only	Active ( $I_{CC}$ )
L	X	L	H	L	High-Z	Data In	Write Upper Bits Only	Active ( $I_{CC}$ )
L	H	H	X	X	High-Z	High-Z	Selected, Outputs Disabled	Active ( $I_{CC}$ )


### Ordering Information


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1051DV33-10BAXI	51-85106	48-ball FBGA (Pb-Free)	Industrial
	CY7C1051DV33-10ZSXI	51-85087	44-pin TSOP II (Pb-Free)	

Please contact your local Cypress sales representative for availability of these parts.

## Package Diagrams

**Figure 1. 48-Ball FBGA (7.00 mm x 8.5 mm x 1.2 mm) (51-85106)**



**Package Diagrams (continued)**
**Figure 2. 44-pin TSOP II (51-85087)**


All products and company names mentioned in this document may be the trademarks of their respective holders.

**Document History Page**

**Document Title:** CY7C1051DV33 8-Mbit (512K x 16) Static RAM  
**Document Number:** 001-00063

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	342195	See ECN	PCI	New Data Sheet
*A	380574	See ECN	SYT	Redefined $I_{CC}$ values for Com'l and Ind'l temperature ranges $I_{CC}$ (Com'l): Changed from 110, 90 and 80 mA to 110, 100 and 95 mA for 8, 10 and 12 ns speed bins respectively $I_{CC}$ (Ind'l): Changed from 110, 90 and 80 mA to 120, 110 and 105 mA for 8, 10 and 12 ns speed bins respectively Changed the Capacitance values from 8 pF to 10 pF on Page # 3
*B	485796	See ECN	NXR	Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Removed -8 and -12 Speed bins from product offering, Removed Commercial Operating Range option, Modified Maximum Ratings for DC input voltage from -0.5V to -0.3V and $V_{CC} + 0.5V$ to $V_{CC} + 0.3V$ Changed the Description of $I_{IX}$ from Input Load Current to Input Leakage Current. Changed $t_{HZBE}$ from 5 ns to 6 ns Updated footnote #7 on High-Z parameter measurement Added footnote #11 Updated the Ordering Information table and Replaced Package Name column with Package Diagram.
*C	866000	See ECN	NXR	Changed ball E3 from $V_{SS}$ to NC in FBGA pin configuration