

# CY62157DV30 MoBL<sup>®</sup> 8-Mbit (512K x 16) MoBL<sup>®</sup> Static RAM

### Features

- Temperature ranges
  Industrial: -40 °C to 85 °C
- Very high speed: 55 ns
- Wide voltage range: 2.20 V–3.60 V
- Pin-compatible with CY62157CV25, CY62157CV30, and CY62157CV33
- Ultra-low active power
  Typical active current: 1.5 mA @ f = 1 MHz
  Typical active current: 12 mA @ f = f<sub>max</sub>
- Ultra-low standby power
- Easy memory expansion with CE<sub>1</sub>, CE<sub>2</sub>, and OE features
- Automatic power-down when deselected
- Complementary metal oxide semiconductor (CMOS) for optimum speed/power
- Available in Pb-free and non Pb-free 48-ball fine ball grid array (FBGA), and Pb-free 44-pin thin small outline package (TSOPII) package

# **Functional Description**

The CY62157DV30 is a high-performance CMOS static RAM organized as 512K words by 16 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life<sup>TM</sup> (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption. The <u>device</u> can also be put into stand<u>by</u> mode when deselected ( $\overline{CE}_1$  HIGH or  $CE_2$  LOW or both BHE and BLE are HIGH). The input/output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high-impedance state wh<u>en:</u> deselected ( $\overline{CE}_1$ HIGH or  $CE_2$  LOW), outputs are disabled ( $\overline{OE}$ HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE <u>HIGH</u>), or during a write operation ( $\overline{CE}_1$ LOW,  $CE_2$  HIGH and WE LOW).

<u>Writing</u> to the device is accomplished by taking Chip Enables ( $\overline{CE}_1 LOW$  and  $CE_2 \underline{HIGH}$ ) and Write Enable (WE) input LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is written into the location specified <u>on</u> the address pins (A<sub>0</sub> through A<sub>18</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>18</sub>).

Reading <u>from</u> the device is accomplished by taking <u>Chip</u> Enables ( $\overline{CE}_1$  LOW and  $\overline{CE}_2$  HIGH) and <u>Output</u> Enable ( $\overline{OE}$ ) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O<sub>8</sub> to I/O<sub>15</sub>. See the truth table for a complete description of read and write modes.

For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.

#### Logic Block Diagram



198 Champion Court

•

San Jose, CA 95134-1709 • 408-943-2600 Revised October 25, 2010





# Contents

Product Portfolio	3
Pin Configuration	3
Maximum Ratings	4
Operating Range	4
Electrical Characteristics	4
Capacitance	4
Thermal Resistance	5
AC Test Loads and Waveforms	5
Data Retention Characteristics	5
Data Retention Waveform	5
Switching Waveforms	7
Truth Table10	0

Ordering Information	
Ordering Code Definition	11
Package Diagram	12
Acronyms	13
Document Conventions	13
Units of Measure	13
Document History Page	14
Sales, Solutions, and Legal Information	15
Worldwide Sales and Design Support	
Products	
PSoC Solutions	15



# **Product Portfolio**

		Power Dissipation				า					
Product	Range	V <sub>CC</sub> Range (V)				Standb	y I <sub>SB2</sub> ,				
Troduct	Range		(ns) f = 1MHz f = 1						(μΑ)		
		Min	<b>Typ</b> <sup>[1]</sup>	Мах		<b>Typ</b> <sup>[1]</sup>	Max	<b>Typ</b> <sup>[1]</sup>	Max	<b>Typ</b> <sup>[1]</sup>	Мах
CY62157DV30LL	Industrial	2.2	3.0	3.6	55, 70	1.5	3	12	15	2	8

# Pin Configuration<sup>[2, 3, 4]</sup>



# 44-pin TSOP II Pinout

Top View						
$\begin{array}{c} 0\\ A_{4}\\ A_{3}\\ A_{2}\\ A_{2}\\ A_{2}\\ A_{3}\\ A_{1}\\ A_{3}\\ A_{1}\\ A_{3}\\ A_{1}\\ A_{3}\\ A_{1}\\ A_{1}\\ A_{3}\\ A_{1}\\ A_{1}\\$	44 A5 43 A6 42 AZ 41 OE 39 BLE 39 BLE 38 I/O15 37 I/O14 36 I/O13 34 I/O13 34 I/O13 35 I/O13 34 I/O13 34 I/O13 35 I/O13 34 I/O13 35 I/O13 34 I/O13 35 I/O13 34 I/O13 35 I/O13 34 I/O13 35 I/O13 35 I/O13 36 I/O13 36 I/O13 37 I/O13 37 I/O13 38 I/O13 39 A13 30					

Notes

Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25 °C.
 NC pins are not internally connected on the die.
 DNU pins have to be left floating.

4. The 44-TSOPII package device has only one chip enable pin (CE).



# **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature	–65 °C to + 150 °C
Ambient temperature with power applied	–55 °C to + 125 °C
Supply voltage to ground potential	–0.3 V to V <sub>CC(max)</sub> + 0.3 V
DC voltage applied to outputs in High-Z State <sup>[5, 6]</sup>	
DC input voltage <sup>[5, 6]</sup>	–0.3 V to $V_{CC(max)}$ + 0.3 V

Output current into outputs (LOW)	20 mA
Static discharge voltage (per MIL-STD-883, Method 3015)	>2001 V
Latch-up current	>200 mA

# **Operating Range**

Device	Range	Ambient Temperature (T <sub>A</sub> )	<b>V<sub>cc</sub></b> <sup>[7]</sup>
CY62157DV30LL	Industrial	–40 °C to +85 °C	2.20 V to 3.60 V

### Electrical Characteristics Over the Operating Range

Deremeter	Description	Test Conditions				-55		Unit
Parameter	Description	lest Conditions			Min	<b>Typ</b> <sup>[8]</sup>	Max	Unit
V <sub>OH</sub>	Output HIGH	I <sub>OH</sub> = -0.1 mA	V <sub>CC</sub> = 2.20 V		2.0	_	-	V
	voltage	I <sub>OH</sub> = –1.0 mA	V <sub>CC</sub> = 2.70 V		2.4	—	-	V
V <sub>OL</sub>	Output LOW	I <sub>OL</sub> = 0.1 mA	V <sub>CC</sub> = 2.20 V		-	-	0.4	V
	voltage	I <sub>OL</sub> = 2.1 mA	V <sub>CC</sub> = 2.70 V		-	-	0.4	V
V <sub>IH</sub>	Input HIGH	V <sub>CC</sub> = 2.2 V to 2.7 V	•		1.8	-	V <sub>CC</sub> + 0.3	V
	voltage	V <sub>CC</sub> = 2.7 V to 3.6 V			2.2	-	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage	V <sub>CC</sub> = 2.2 V to 2.7 V			-0.3	-	0.6	V
		V <sub>CC</sub> = 2.7 V to 3.6 V			-0.3	-	0.8	V
I <sub>IX</sub>	Input leakage current	$GND \leq V_I \leq V_{CC}$	Ind'I		–1	-	+1	μA
I <sub>OZ</sub>	Output leakage current	$GND \leq V_O \leq V_{CC}$ , Output disabled	Ind'l		–1	-	+1	μA
I <sub>CC</sub>		$f = f_{MAX} = 1/t_{RC}$	V <sub>CC</sub> = V <sub>CCmax</sub>	LL	-	12	15	mA
	supply current	f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels	LL		1.5	3	mA
I <sub>SB1</sub>	Automatic Power-down current — CMOS inputs	$ \begin{array}{l} \hline CE_1 \geq V_{CC} - 0.2 \ V \ or \ CE_2 \leq 0.2 \ V \ or \\ (BHE \ and \ BLE) \geq V_{CC} - 0.2 \ V, \\ V_{IN} \geq V_{CC} - 0.2 \ V, \ V_{IN} \leq 0.2 \ V \\ f = f_{MAX} (Address \ and \ Data \ Only), \\ f = 0 \ (OE, \ WE), \ V_{CC} = 3.60V \end{array} $	Ind'l	LL	-	2	8	μΑ
I <sub>SB2</sub>	Automatic Power-down current -CMOS inputs		Ind'l	LL	_	2	8	μΑ

# Capacitance

Parameter <sup>[9, 10]</sup>	Description	Test Conditions	Мах	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz,	10	pF
C <sub>OUT</sub>	Output capacitance	$V_{CC} = V_{CC(typ)}$	10	pF

#### Notes

V<sub>IL(min.)</sub> = -2.0 V for pulse durations less than 20 ns.
 V<sub>IL(max)</sub> = V<sub>CC</sub>+0.75 V for pulse duration less than 20 ns.
 Full device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC</sub>(min) and 200 μs wait time after V<sub>CC</sub> stabilization.

8. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at VCC = VCC(typ), TA = 25 °C 9. Tested initially and after any design or process changes that may affect these parameters. 10. The input capacitance on the CE<sub>2</sub> pin of the FBGA package and on the  $\overline{BHE}$  pin of the 44TSOPII package is 15 pF.



# **Thermal Resistance**

Parameter <sup>[11]</sup>	Description	Test Conditions	FBGA	TSOP II	Unit
$\Theta_{JA}$		Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	39.3	35.62	°C / W
Θ <sub>JC</sub>	Thermal resistance (Junction to case)		9.69	9.13	°C / W

# AC Test Loads and Waveforms





Parameters	2.50 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V

### Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions		Min	<b>Typ</b> <sup>[12]</sup>	Мах	Unit
V <sub>DR</sub>	V <sub>CC</sub> for data retention			1.5	-	-	V
I <sub>CCDR</sub>	Data retention current	$\begin{array}{l} \frac{V_{CC}}{CE} = 1.5 \text{ V} \\ \overline{CE}_1 \geq V_{CC} - 0.2 \text{ V} \text{ or } CE_2 \leq 0.2 \text{ V} \\ \overline{Or} (\overline{BHE} \text{ and } \overline{BLE}) \geq V_{CC} - 0.2 \text{ V}, \\ V_{IN} \geq V_{CC} - 0.2 \text{ V} \text{ or } V_{IN} \leq 0.2 \text{ V} \end{array}$	Ind'l	_	-	4	μΑ
t <sub>CDR</sub> <sup>[11]</sup>	Chip deselect to data retention time			0	-	_	ns
t <sub>R</sub> <sup>[13]</sup>	Operation recovery time			55	-	-	ns

### Data Retention Waveform<sup>[14]</sup>



#### Notes

11. Tested initially and after any design or process changes that may affect these parameters

12. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at VCC = VCC(typ), TA = 25 °C

13. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min.)</sub>  $\geq$  100  $\mu$ s or stable at V<sub>CC(min.)</sub>  $\geq$  100  $\mu$ s. 14. BHE BLE is the AND of both BHE and BLE. Chip can be deselected by either disabling the chip enable signals or by disabling both BHE and BLE.



#### Switching Characteristics Over the Operating Range

Demonster (15)	Description	55	55 ns		
Parameter <sup>[15]</sup>	Description	Min	Мах	Unit	
Read Cycle			•		
t <sub>RC</sub>	Read cycle time	55	-	ns	
t <sub>AA</sub>	Address to data valid	-	55	ns	
t <sub>OHA</sub>	Data hold from address change	10	-	ns	
t <sub>ACE</sub>	$\overline{CE}_1$ LOW and $CE_2$ HIGH to data valid	-	55	ns	
t <sub>DOE</sub>	OE LOW to data valid	-	25	ns	
t <sub>LZOE</sub>	OE LOW to LOW Z <sup>[16]</sup>	5	_	ns	
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[16, 17]</sup>	_	20	ns	
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low Z <sup>[16]</sup>	10	_	ns	
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to High Z <sup>[16, 17]</sup>	_	20	ns	
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Power-up	0	-	ns	
t <sub>PD</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to Power-down	_	55	ns	
t <sub>DBE</sub>	BLE/BHE LOW to data valid	_	55	ns	
t <sub>LZBE</sub>	BLE/BHE LOW to Low Z <sup>[16]</sup>	10	_	ns	
t <sub>HZBE</sub>	BLE/BHE HIGH to HIGH Z <sup>[16, 17]</sup>	_	20	ns	
Write Cycle <sup>[18]</sup>			•		
t <sub>WC</sub>	Write cycle time	55	_	ns	
t <sub>SCE</sub>	$\overline{CE}_1$ LOW and $CE_2$ HIGH to write end	40	_	ns	
t <sub>AW</sub>	Address set-up to write end	40	_	ns	
t <sub>HA</sub>	Address hold from write end	0	_	ns	
t <sub>SA</sub>	Address set-up to write start	0	_	ns	
t <sub>PWE</sub>	WE pulse width	40	-	ns	
t <sub>BW</sub>	BLE/BHE LOW to write end	40	-	ns	
t <sub>SD</sub>	Data set-up to write end	25	-	ns	
t <sub>HD</sub>	Data hold from write end	0	-	ns	
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[16, 17]</sup>	-	20	ns	
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[16]</sup>	10	-	ns	

Notes

 17. t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZEE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high-impedance state.
 18. The internal Write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the output set-up and hold timing should be referenced to the edge of the signal that terminates the write.

<sup>15.</sup> Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less, timing reference levels of  $V_{CC(typ)}/2$ , input pulse levels of 0 to  $V_{CC(typ.)}$ , and output loading of the specified  $I_{OL}/I_{OH}$  as shown in the "AC Test Loads and Waveforms" section. 16. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZBE}$  is less than  $t_{LZDE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given advices.

device.



# **Switching Waveforms**



Figure 2. Read Cycle 2 (OE Controlled)<sup>[20, 21]</sup>



#### Notes

<sup>19.</sup> The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$  and/or  $\overline{BLE} = V_{IL}$ , and  $CE_2 = V_{IH}$ . 20. WE is HIGH for read cycle. 21. Address valid prior to or coincident with  $\overline{CE}_1$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW and  $CE_2$  transition HIGH.



### Switching Waveforms (continued)



Figure 3. Write Cycle 1 (WE Controlled)<sup>[22, 23, 24]</sup>

#### Notes

- 22. The internal Write time of the memory is defined by the overlap of WE,  $\overline{CE_1} = VIL$ ,  $\overline{BHE}$  and/or  $\overline{BLE} = VIL$ , and  $CE_2 = VIH$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write
- 23. Data I/O is high-impedance if  $\overline{OE} = V_{|H}$ . 24. If CE<sub>1</sub> goes HIGH and CE<sub>2</sub> goes LOW simultaneously with  $\overline{WE} = V_{|H}$ , the output remains in a high-impedance state. 25. During this period, the I/Os are in output state and input signals should not be applied.



# Switching Waveforms (continued)



Figure 5. Write Cycle 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW)<sup>[26]</sup>

Notes

26. If CE<sub>1</sub> goes HIGH and CE<sub>2</sub> goes LOW simultaneously with  $\overline{WE} = V_{IH}$ , the output remains in a high-impedance state 27. During this period, the I/Os are in output state and input signals should not be applied



# Truth Table

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	Х	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
Х	L	Х	Х	Х	Х	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
Х	Х	Х	Х	Н	Н	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Н	Н	L	L	L	Data out (I/O <sub>0</sub> –I/O <sub>15</sub> )	Read (upper byte and Lower byte)	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	L	Data out (I/O <sub>0</sub> –I/O <sub>7</sub> ); High Z (I/O <sub>8</sub> –I/O <sub>15</sub> )	Read (lower byte only)	Active (I <sub>CC</sub> )
L	Н	Н	L	L	Н	High Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data out (I/O <sub>8</sub> –I/O <sub>15</sub> )	Read (upper byte only)	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	Н	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	Н	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	L	Х	L	L	Data in (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write (upper byte and Lower byte)	Active (I <sub>CC</sub> )
L	Н	L	Х	Н	L	Data in (I/O <sub>0</sub> –I/O <sub>7</sub> ); High Z (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write (lower byte only)	Active (I <sub>CC</sub> )
L	Н	L	Х	L	Н	High Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data in (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write (upper byte only)	Active (I <sub>CC</sub> )



# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY62157DV30LL-55BVI	51-85150	48-ball (6 x 8 x 1 mm) FBGA	Industrial
	CY62157DV30LL-55BVXI		48-ball (6 x 8 x 1 mm) FBGA (Pb-free)	
	CY62157DV30LL-55ZSXI	51-85087	44-pin TSOP II (Pb-free)	

#### **Ordering Code Definition**





# Package Diagram



Figure 7. 48-Pin VFBGA (51-85150)

51-85150 \*F







# Acronyms

Acronym	Description	
CMOS	complementary metal oxide semiconductor	
I/O	input/output	
SRAM	static random access memory	
VFBGA	very fine ball grid array	
TSOP	thin small outline package	

# **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure		
°C	degrees Celsius		
μΑ	microamperes		
mA	milliampere		
MHz	megahertz		
ns	nanoseconds		
pF	picofarads		
V	volts		
Ω	ohms		
W	watts		



# **Document History Page**

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	126316	05/22/03	HRT	New Data Sheet
*A	131013	11/19/03	CBD/LDZ	Change from Advance to Preliminary
*В	133115	01/24/04	CBD	Minor Change: Change MPN and upload.
*C	211601	See ECN	AJU	Change from Preliminary to Final Changed Marketing part number from CY62157DV to CY62157DV30 in the titl and in the Ordering Information table Added footnotes 4, 5 and 11 Modified footnote 8 to include ramp time and wait time Removed MAX value for VDR on Data Retention Characteristics table Changed ordering code for Pb-free parts Modified voltage limits in Maximum Ratings section
*D	236628	See ECN	SYT/AJU	Added 45-ns and 70-ns Speed Bins Added Automotive product information
*E	257349	See ECN	PCI	Added test condition for 45 ns part (footnote #13 on page 4)
*F	372074	See ECN	SYT	Added Pb-Free Automotive Part in the Ordering Information Removed 'Preliminary' tag from Automotive Information
*G	433838	See ECN	ZSD	Changed the address of Cypress Semiconductor Corporation on Page #1 from "3901 North First Street" to "198 Champion Court" Updated the thermal resistance table Updated the ordering information table and changed the package name column to package diagram
*H	488954	See ECN	VKN	Added Automotive-A product Updated ordering Information table
*	2897932	03/23/2010	VKN	Removed 45ns speed bin Removed Auto-A/Auto-E information Removed 48-Pin TSOP I information Updated ordering Information table Updated package diagrams.
*J	3068300	10/25/2010	RAME	Removed CY62157DV30LL-70BVXI part related info Updated I <sub>SB1</sub> /I <sub>SB2</sub> /I <sub>CCDR</sub> test conditions to reflect byte power down feature Updated datasheet as per new template Added Acronyms and Units of Measure table Added Ordering Code Definition Updated Package Diagram to 51-85150 *F Converted all tablenotes into footnotes



# Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products				
Automotive	cypress.com/go/automotive	USB Controllers	cypress.com/go/USB	
Clocks & Buffers	cypress.com/go/clocks	Wireless/RF	cypress.com/go/wireless	
Interface	cypress.com/go/interface	PS	oC Solutions	
Lighting & Power Control	cypress.com/go/powerpsoc	psoc.cypress.com/solutions		
	cypress.com/go/plc		PSoC 3 PSoC 5	
Memory	cypress.com/go/memory			
Optical & Image Sensing	cypress.com/go/image			
PSoC	cypress.com/go/psoc			
Touch Sensing	cypress.com/go/touch			

© Cypress Semiconductor Corporation, 2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-05392 Rev. \*J

#### Revised October 25, 2010

Page 15 of 15

MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.