

# 2-Mbit (128 K × 16) Static RAM

### **Features**

■ Very high speed: 55 ns

■ Wide voltage range: 1.65 V to 2.25 V

■ Pin compatible with CY62137CV18

■ Ultra low standby power

Typical standby current: 1 μA

 $\hfill \square$  Maximum standby current: 5  $\mu A$ 

■ Ultra low active power

□ Typical active current: 1.6 mA @ f = 1 MHz

■ Ultra low standby power

■ Easy memory expansion with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  features

■ Automatic power down when deselected

 Complementary metal oxide semiconductor (CMOS) for optimum speed and power

■ Byte power-down feature

Available in a Pb-free 48-ball Very fine-pitch ball grid package (VFBGA) package


## **Functional Description**

The CY62137FV18 is a high performance CMOS static RAM organized as 128K words by 16 bits. This device features

advanced circuit design to provide ultra low active current. This is ideal for providing More Battery  $\operatorname{Life^{TM}}$  (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Placing the device into standby mode reduces power consumption by more than 99% when deselected ( $\overline{\text{CE}}$  HIGH or both  $\overline{\text{BLE}}$  and  $\overline{\text{BHE}}$  are HIGH). The input and output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high impedance state when the device is deselected ( $\overline{\text{CE}}$  HIGH), the outputs are disabled ( $\overline{\text{OE}}$  HIGH), both the Byte High Enable and the Byte Low Enable are disabled ( $\overline{\text{BHE}}$ ,  $\overline{\text{BLE}}$  HIGH), or during an active write operation ( $\overline{\text{CE}}$  LOW and  $\overline{\text{WE}}$  LOW).

To write to the device, take Chip Enable  $\overline{(CE)}$  and Write Enable  $\overline{(WE)}$  inputs LOW. If Byte Low Enable  $\overline{(BLE)}$  is LOW, then data from I/O pins  $\overline{(I/O_0)}$  through  $\overline{I/O_7}$  is written into the location specified on the address pins  $\overline{(A_0)}$  through  $\overline{A_{16}}$ . If Byte High Enable  $\overline{(BHE)}$  is LOW, then data from I/O pins  $\overline{(I/O_8)}$  through  $\overline{I/O_{15}}$  is written into the location specified on the address pins  $\overline{(A_0)}$  through  $\overline{A_{16}}$ .

To read from the device, take Chip Enable  $(\overline{\text{CE}})$  and Output Enable  $(\overline{\text{OE}})$  LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from the memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See the Truth Table on page 11 for a complete description of read and write modes.







## **Contents**

Product Portfolio	3
Pin Configuration	3
Maximum Ratings	
Operating Range	4
Electrical Characteristics	4
Capacitance	5
Thermal Resistance	5
AC Test Loads and Waveforms	5
Data Retention Characteristics	6
Data Retention Waveform	6
Switching Characteristics	7
Switching Waveforms	

Truth Table	11
Ordering Information	12
Ordering Code Definitions	
Package Diagram	13
Acronyms	14
Document Conventions	14
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	16
Worldwide Sales and Design Support	16
Products	16
PSoC Solutions	16




### **Product Portfolio**

							Power Di	ssipation		
Product	V <sub>CC</sub> Range (V)			Speed (ns)	Operating I <sub>CC</sub> (mA)			- Standby I <sub>SB2</sub> (μΑ)		
Floudet					f = 1 MHz		f = f <sub>max</sub>		Standby I <sub>SB2</sub> (μA)	
	Min	Typ <sup>[1]</sup>	Max		Typ <sup>[1]</sup>	Max	Typ <sup>[1]</sup>	Max	Typ <sup>[1]</sup>	Max
CY62137FV18LL	1.65	1.8	2.25	55	1.6	2.5	13	18	1	5

# **Pin Configuration**

Figure 1. 48-ball VFBGA Pinout [2, 3]



- 1. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
- NC pins are not connected on the die.
   Pins D3, H1, G2, H6 and H3 in the VFBGA package are address expansion pins for 4 Mb, 8 Mb, 16 Mb, and 32 Mb and 64 Mb respectively.



## **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. User guidelines are not tested.

Storage temperature ......-65 °C to + 150 °C Ambient temperature with power applied ......-55 °C to + 125 °C Supply voltage to ground potential ......-0.2 V to + 2.45 V DC voltage applied to outputs in High Z State  $^{[4,\ 5]}$  .....-0.2 V to 2.45 V

DC Input Voltage [4, 5]	0.2 V to 2.45 V
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(MIL-STD-883, Method 3015)	> 2001 V
Latch up Current	> 200 mA

## **Operating Range**

Device			<b>V</b> <sub>CC</sub> <sup>[6]</sup>	
CY62137FV18	Industrial	–40 °C to +85 °C	1.65 V to 2.25 V	

### **Electrical Characteristics**

Over the Operating Range

5	Daniel de la constante de la c	T . ( 0 199	55 ns				
Parameter	Description	Test Condition	Min	<b>Typ</b> <sup>[7]</sup>	Max	Unit	
V <sub>OH</sub>	Output high voltage	I <sub>OH</sub> = -0.1 mA		1.4	_	_	V
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 0.1 mA		_	_	0.2	V
V <sub>IH</sub>	Input high voltage	V <sub>CC</sub> = 1.65 V to 2.25 V		1.4	_	V <sub>CC</sub> + 0.2 V	V
V <sub>IL</sub>	Input low voltage	V <sub>CC</sub> = 1.65 V to 2.25 V		-0.2	-	0.4	V
I <sub>IX</sub>	Input leakage current	$GND \le V_1 \le V_{CC}$		-1	-	+1	μΑ
I <sub>OZ</sub>	Output leakage current	$GND \le V_O \le V_{CC}$ , output disab	-1	-	+1	μΑ	
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	$f = f_{max} = 1/t_{RC}$	$V_{CC(max)} = 2.25 V$ $I_{OUT} = 0 mA$ CMOS levels	-	13	18	mA
		f = 1 MHz	V <sub>CC(max)</sub> = 2.25 V	_	1.6	2.5	mA
I <sub>SB1</sub> <sup>[8]</sup>	Automatic power-down current–CMOS inputs	$\label{eq:controller} \begin{split} \overline{\text{CE}} & \succeq \text{V}_{\text{CC}} - 0.2 \text{ V, or} \\ (\text{BHE} \text{ and } \overline{\text{BLE}}) \succeq \text{V}_{\text{CC}} - 0.2 \text{ V,} \\ \text{V}_{\text{IN}} \succeq \text{V}_{\text{CC}} - 0.2 \text{ V, V}_{\text{IN}} \le 0.2 \text{ V,} \\ \text{f} & = \text{f}_{\text{max}} \text{ (address and data} \\ \text{only), f} & = 0  (\overline{\text{OE}}, \overline{\text{WE}}) \end{split}$	V <sub>CC(max)</sub> = 2.25 V	-	1	5	μΑ
I <sub>SB2</sub> <sup>[8]</sup>	Automatic power-down current–CMOS inputs	$\overline{\frac{\text{CE} \ge \text{V}_{\text{CC}} - 0.2 \text{ V, or}}{(\text{BHE and BLE}) \ge \text{V}_{\text{CC}} - 0.2 \text{ V,}}}$ $V_{\text{IN}} \ge V_{\text{CC}} - 0.2 \text{ V, or}$ $V_{\text{IN}} \le 0.2 \text{ V, f} = 0$	V <sub>CC(max)</sub> = 2.25 V	-	1	5	μА

### Notes

- V<sub>IL(min)</sub> = -2.0 V for pulse durations less than 20 ns.
   V<sub>IH(max)</sub>=V<sub>CC</sub> + 0.5 V for pulse durations less than 20 ns.
   Full device AC operation assumes a minimum of 100 μs ramp time from 0 to V<sub>CC</sub>(min) and 200 μs wait time after V<sub>CC</sub> stabilization.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C
   Chip enable (CE) and byte enables (BHE and BLE) must be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.



# Capacitance


Parameter [9]	er <sup>[9]</sup> Description Test Conditions		Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

## **Thermal Resistance**

Parameter [9]	Description	Test Conditions	48-ball VFBGA	Unit
$\Theta_{JA}$	Thermal resistance (Junction to Ambient)	Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	75	°C/W
$\Theta_{\sf JC}$	Thermal resistance (Junction to case)		10	°C/W

### **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms



Parameters	1.80 V	Unit
R1	13500	Ω
R2	10800	Ω
R <sub>TH</sub>	6000	Ω
V <sub>TH</sub>	0.80	V

### Note

<sup>9.</sup> Tested initially and after any design or process changes that may affect these parameters.




### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions	Min	<b>Typ</b> [10]	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention		1.0	-	_	V
ICCDR [11]	Data retention current	$V_{CC}$ = 1.0 V, $CE \ge V_{CC} - 0.2 \text{ V, or}$ $(BHE \text{ and } BLE) \ge V_{CC} - 0.2 \text{ V,}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	-	1	4	μА
t <sub>CDR</sub> <sup>[12]</sup>	Chip deselect to data retention time		0	_	_	ns
t <sub>R</sub> [13]	Operation recovery time		55	-	-	ns

### **Data Retention Waveform**

Figure 3. Data Retention Waveform [14]



<sup>10.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.

11. Chip enable (CE) and byte enables (BHE and BLE) must be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.

12. Tested initially and after any design or process changes that may affect these parameters.

13. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 μs or stable at V<sub>CC(min)</sub> ≥ 100 μs.

14. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling chip enable signals or by disabling both BHE and BLE.



# **Switching Characteristics**

Over the Operating Range

Parameter [15, 16]	Dona salasticas	55	ns	11!4
Parameter [10, 10]	Description	Min	Max	Unit
Read Cycle		-		
t <sub>RC</sub>	Read cycle time	55	_	ns
t <sub>AA</sub>	Address to data valid	_	55	ns
t <sub>OHA</sub>	Data hold from address change	10	-	ns
t <sub>ACE</sub>	CE LOW to data valid	_	55	ns
t <sub>DOE</sub>	OE LOW to data valid	_	25	ns
t <sub>LZOE</sub>	OE LOW to low Z [17]	5	_	ns
t <sub>HZOE</sub>	OE HIGH to high Z [17, 18]	_	18	ns
t <sub>LZCE</sub>	CE LOW to low Z [17]	10	_	ns
t <sub>HZCE</sub>	CE HIGH to high Z [17, 18]	-	18	ns
t <sub>PU</sub>	CE LOW to power up	0	_	ns
t <sub>PD</sub>	CE HIGH to power down	_	55	ns
t <sub>DBE</sub>	BLE/BHE LOW to data valid	_	55	ns
t <sub>LZBE</sub>	BLE/BHE LOW to low Z [17]	10	_	ns
t <sub>HZBE</sub>	BLE/BHE HIGH to high Z [17, 18]	_	18	ns
Write Cycle [19]				
$t_{WC}$	Write cycle time	45	-	ns
t <sub>SCE</sub>	CE LOW to write end	35	_	ns
t <sub>AW</sub>	Address setup to write end	35	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	_	ns
t <sub>PWE</sub>	WE pulse width	35	-	ns
$t_{BW}$	BLE/BHE LOW to write end	35	_	ns
t <sub>SD</sub>	Data setup to write end	25	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	ns
t <sub>HZWE</sub>	WE LOW to high Z [17, 18]	_	18	ns
t <sub>LZWE</sub>	WE HIGH to low Z [17]	10	_	ns

### Notes

 <sup>15.</sup> Test conditions for all parameters other than tri-state parameters assume signal transition time of 1V/ns or less, timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified l<sub>OL</sub>/l<sub>OH</sub> as shown in the Figure 2 on page 5.
 16. AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. Please see application note AN13842 for further clarification.
 17. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.

<sup>18.</sup> t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZEE</sub>, and t<sub>HZWE</sub> transitions are measured when the <u>outputs</u> enter <u>a high impedance</u> state
19. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.



# **Switching Waveforms**

Figure 4. Read Cycle No.1 (Address Transition Controlled)  $^{[20,\,21]}$ 





Figure 5. Read Cycle No. 2 (OE Controlled) [21, 22]



<sup>20.</sup> The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{|L}$ ,  $\overline{BHE}$  and/or  $\overline{BLE} = V_{|L}$ . 21.  $\overline{WE}$  is HIGH for read cycle. 22. Address valid before or similar to  $\overline{CE}$  and  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW.



# Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 (WE Controlled) [23, 24]





Figure 7. Write Cycle No. 2 (CE Controlled) [23, 24]



- Notes
  23. Data I/O is high impedance if  $\overline{OE} = V_{|H}$ .
  24. If  $\overline{CE}$  goes HIGH simultaneously with WE =  $V_{|H}$ , the output remains in a high impedance state.
  25. During this period, the I/Os are in output state. Do not apply input signals.



# Switching Waveforms (continued)

Figure 8. Write Cycle No. 3 (WE Controlled) [26]





Figure 9. Write Cycle No. 4 (BHE/BLE Controlled, OE LOW) [26]





# **Truth Table**

CE	WE	OE	BHE	BLE	Inputs or Outputs	Mode	Power
Н	Х	Х	X <sup>[28]</sup>	X <sup>[28]</sup>	High Z	Deselect or power down	Standby (I <sub>SB</sub> )
X <sup>[28]</sup>	Х	Χ	Н	Н	High Z	Deselect or power down	Standby (I <sub>SB</sub> )
L	Н	L	L	L	Data out (I/O <sub>0</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Data out (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	L	L	Н	Data out (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	High Z	Output disabled	Active (I <sub>CC</sub> )
L	L	Χ	L	L	Data in (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	L	Data in (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Write	Active (I <sub>CC</sub> )
L	L	Х	L	Н	Data in (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Write	Active (I <sub>CC</sub> )

Note
28. The 'X' (Don't care) state for the Chip enable (\overline{CE}) and Byte enables (\overline{BHE} and \overline{BLE}) in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




# **Ordering Information**

Speed (ns)		Ordering Code	Package Diagram	Package Type	Operating Range
	55	CY62137FV18LL-55BVXI	51-85150	48-ball VFBGA (Pb-free)	Industrial

Contact your local Cypress sales representative for availability of other parts.


## **Ordering Code Definitions**






# **Package Diagram**

Figure 10. 48-ball VFBGA (6 × 8 × 1 mm) BV48/BZ48, 51-85150







# **Acronyms**

Acronym	Description			
BHE	byte high enable			
BLE	byte low enable			
CE	chip enable			
CMOS	complementary metal oxide semiconductor			
I/O	input/output			
OE	output enable			
SRAM	static random access memory			
VFBGA	very fine-pitch ball grid array			
WE	write enable			

# **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	Mega Hertz			
μΑ	micro Amperes			
μS	micro seconds			
mA	milli Amperes			
mm	milli meter			
ns	nano seconds			
Ω	ohms			
%	percent			
pF	pico Farad			
V	Volts			
W	Watts			



# **Document History Page**

Document Title: CY62137FV18 MoBL <sup>®</sup> , 2-Mbit (128 K × 16) Static RAM Document Number: 001-08030							
REV.	ECN NO.	Submission Date	Orig. of Change	Description of Change			
**	463660	See ECN	NXR	New datasheet			
*A	469180	See ECN	NSI	Minor change: moved to external web			
*B	569125	See ECN	NXR	Converted from preliminary to final Replaced 45 ns speed bin with 55 ns speed bin Changed the $I_{CC(max)}$ value from 2.25 mA to 2.5 mA for test condition f=1 MHz Changed the $I_{SB2(typ)}$ value from 0.5 $\mu A$ to 1 $\mu A$ Changed the $I_{SB2(max)}$ value from 2.5 $\mu A$ to 5 $\mu A$ Changed the $I_{CCDR(typ)}$ value from 0.5 $\mu A$ to 1 $\mu A$ and $I_{CCDR(max)}$ value from 2.5 $\mu A$ to 4 $\mu A$			
*C	869500	See ECN	VKN	Added footnote #12 related to t <sub>ACE</sub>			
*D	908120	See ECN	VKN	Added footnote #8 related to I <sub>SB2</sub> and I <sub>CCDR</sub> Made footnote #13 applicable to AC parameters from t <sub>ACE</sub> Changed t <sub>WC</sub> specification from 45 ns to 55 ns Changed t <sub>SCE</sub> , t <sub>AW</sub> , t <sub>PWE</sub> , t <sub>BW</sub> specification from 35 ns to 40 ns Changed t <sub>HZWE</sub> specification from 18 ns to 20 ns			
*E	1274728	See ECN	VKN/AESA	Changed t <sub>WC</sub> specification from 55 ns to 45 ns Changed t <sub>SCE</sub> , t <sub>AW</sub> , t <sub>PWE</sub> , t <sub>BW</sub> specification from 40 ns to 35 ns Changed t <sub>HZWE</sub> specification from 20 ns to 18 ns			
*F	2943752	06/03/2010	VKN	Added Contents Added footnote related to Chip enable and Byte enables in Truth Table Updated Package Diagram Added Sales, Solutions, and Legal Information			
*G	3055165	10/12/2010	RAME	Added Contents Added Acronyms and Units of Measure Update Package Diagram from *E to *F Added Ordering Code Definitions details. Changed I <sub>SB1</sub> /I <sub>SB2</sub> /I <sub>CCDR</sub> test conditions to reflect byte power down feature			
*H	3061313	10/15/2010	RAME	Minor Changes: Corrected CE to CE and WE to WE in Figures 7 and 8			
*	3263825	06/17/2011	RAME	Replaced CE and OE with CE and OE in all instances in page 1.  Updated Functional Description (Removed "For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.").  Updated in new template.			



## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Automotive cypress.com/go/automotive cypress.com/go/clocks lnterface cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/image

Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

## **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2006-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 001-08030 Rev. \*I

Revised June 17, 2011

Page 16 of 16