

CY62136EV30 MoBL[®] 2-Mbit (128 K × 16) Static RAM

Features

- Very high speed: 45 ns
- Wide voltage range: 2.20 V to 3.60 V
- Pin compatible with CY62136CV30
- Ultra low standby power
 Typical standby current: 1 μA
 Maximum standby current: 7 μA
- Ultra low active power
 Typical active current: 2 mA at f = 1 MHz
- Easy memory expansion with CE and OE features
- Automatic power down when deselected
- Complementary metal oxide semiconductor (CMOS) for optimum speed/power
- Offered in a Pb-free 48-ball very fine ball grid array (VFBGA) and 44-pin thin small outline package (TSOP II) packages

Functional Description

The CY62136EV30 is a high performance CMOS static RAM organized as 128K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery LifeTM (MoBL[®]) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. The device can also be put into standby mode reducing power consumption by more than 99% when deselected (CE HIGH). The input/output pins (I/O₀ through I/O₁₅) are placed in a high impedance state when: deselected (CE HIGH), outputs are disabled (OE HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or during a write operation (CE LOW and WE LOW).

Writing to the device is accomplished by taking Chip Enable $\overline{(CE)}$ and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O₀ through I/O₇), is written into the location specified on the address pins (A₀ through A₁₆). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O₈ through I/O₁₅) is written into the location specified on the address pins (A₀ through A₁₆).

<u>Reading</u> from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appear on I/O₀ to I/O₇. If Byte High Enable (BHE) is LOW, then data from memory appear on I/O₈ to I/O₁₅. See the Truth Table on page 11 for a complete description of read and write modes.

Logic Block Diagram



•



$CY62136EV30 MoBL^{®}$

Contents

Pin Configuration	3
Product Portfolio	3
Maximum Ratings	4
Operating Range	4
Electrical Characteristics	
Capacitance	5
Thermal Resistance	5
AC Test Loads and Waveforms	5
Data Retention Characteristics	
Data Retention Waveform	6
Switching Characteristics	
Switching Waveforms	

Truth Table	
Ordering Information	12
Ordering Code Definitions	12
Package Diagrams	13
Acronyms	14
Document Conventions	14
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	16
Worldwide Sales and Design Support	16
Products	16
PSoC Solutions	16



Pin Configuration

Figure 1. 48-ball VFBGA (Top View) ^[1, 2]



Figure 2. 44-pin TSOP II (Top View)^[1]

Product Portfolio

				Power Dissipation						
Product ^[3]	V _{CC} Range (V)			Speed (ns)	Operating ICC (mA)				Standby I (A)	
			(- /	f = 1 MHz		f = f _{max}		- Standby I _{SB2} (μΑ)		
	Min	Тур ^[3]	Мах		Тур ^[3]	Max	Typ ^[3]	Max	Тур ^[3]	Мах
CY62136EV30LL	2.2	3.0	3.6	45	2	2.5	15	20	1	7

Notes

NC pins are not connected on the die.
 NC pins are not connected on the die.
 Pins D3, H1, G2, H6 and H3 in the VFBGA package are address expansion pins for 4 Mb, 8 Mb, 16 Mb, and 32 Mb and 64 Mb respectively.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ.)}, T_A = 25 °C.



Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature65 °C to + 150 °C
Ambient temperature with power applied–55 °C to + 125 °C
Supply voltage to ground potential –0.3 V to 3.9 V (V _{CC MAX} + 0.3 V)
DC voltage applied to outputs in High Z state $^{[4,\ 5]}$

DC input voltage ^[4, 5] –0.3 V to 3.9 V (V	(_{CC MAX} + 0.3 V)
Output current into outputs (LOW)	20 mA
Static discharge voltage (per MIL-STD-883, Method 3015)	> 2001 V
Latch up current	> 200 mA

Operating Range

Device	Range	Ambient Temperature	V_{CC} ^[6]
CY62136EV30LL	Industrial	–40 °C to +85 °C	2.2 V - 3.6 V

Electrical Characteristics

Over the Operating Range

Baramatar Description	Description	Test Conditions			45 ns		11
Parameter	Description	Tes			Тур [7]	Max	Unit
V _{OH}	Output HIGH voltage	I _{OH} = -0.1 mA	V _{CC} = 2.20 V	2.0	-	-	V
		I _{OH} = -1.0 mA	V _{CC} = 2.70 V	2.4	-	-	V
V _{OL}	Output LOW voltage	I _{OL} = 0.1 mA	V _{CC} = 2.20 V	_	-	0.4	V
		I _{OL} = 2.1 mA	V _{CC} = 2.70 V	_	-	0.4	V
V _{IH}	Input HIGH voltage	$V_{\rm CC}$ = 2.2 V to 2.7	V	1.8	-	V _{CC} + 0.3	V
		V _{CC} = 2.7 V to 3.6 V	V	2.2	-	V _{CC} + 0.3	V
V _{IL}	Input LOW voltage	V _{CC} = 2.2 V to 2.7 V		-0.3	-	0.6	V
		V _{CC} = 2.7 V to 3.6 V		-0.3	_	0.8	V
I _{IX}	Input leakage current	$GND \le V_I \le V_{CC}$		–1	_	+1	μA
I _{OZ}	Output leakage current	$\text{GND} \leq \text{V}_{\text{O}} \leq \text{V}_{\text{CC}}$, output disabled		–1	_	+1	μA
I _{CC}	V _{CC} operating supply	$f = f_{max} = 1/t_{RC}$	V _{CC} = V _{CCmax} , I _{OUT} = 0 mA	_	15	20	mA
	current	f = 1 MHz	CMOS levels	_	2	2.5	
I _{SB1} ^[8]	Automatic CE power-down current — CMOS inputs	$\begin{array}{l} \hline CE \geq V_{CC} - 0.2 \text{ V}, \\ V_{IN} \geq V_{CC} - 0.2 \text{ V}, \text{ V}_{IN} \leq 0.2 \text{ V} \\ f = f_{max} (address and data only), \\ f = 0 (OE, and WE), V_{CC} = 3.60 \text{ V} \end{array}$		-	1	7	μA
I _{SB2} ^[8]	Automatic CE power-down current — CMOS inputs		or $V_{IN} \leq 0.2V$, f = 0,	-	1	7	μΑ

- 4. V_{IL(min.)} = -2.0 V for pulse durations less than 20 ns.
 5. V_{IH(max)} = V_{CC} + 0.75 V for pulse durations less than 20 ns.
 6. Full Device AC operation assumes a 100 µs ramp time from 0 to Vcc(min) and 200 µs wait time after V_{CC} stabilization.
 7. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ.)}, T_A = 25 °C.
 8. Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} specification. Other inputs can be left floating.



Capacitance

Parameter ^[9]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	T _A = 25 °C, f = 1 MHz, V _{CC} = V _{CC(typ)}	10	pF
C _{OUT}	Output capacitance		10	pF

Thermal Resistance

Parameter ^[9]	Description	Test Conditions	48-ball VFBGA Package	44-pin TSOP II Package	Unit
Θ_{JA}		Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	75	77	°C/W
Θ ^{JC}	Thermal resistance (junction to case)		10	13	°C/W

AC Test Loads and Waveforms





Parameters	2.50 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R _{TH}	8000	645	Ω
V _{TH}	1.20	1.75	V



Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ ^[10]	Max	Unit
V _{DR}	V _{CC} for data retention		1.0	-	-	V
I _{CCDR} ^[11]	Data retention current	$V_{CC} = 1.0 \text{ V}, \overline{CE} \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	-	0.8	3	μA
t _{CDR} ^[12]	Chip deselect to data retention time		0	-	-	ns
t _R ^[13]	Operation recovery time		45	-	-	ns

Data Retention Waveform

Figure 4. Data Retention Waveform ^[14]



- 10. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ.)}$, $T_A = 25$ °C. 11. Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the $I_{SB1} / I_{SB2} / I_{CCDR}$ specification. Other inputs can be left floating. 12. Tested initially and after any design or process changes that may affect these parameters. 13. <u>Full device</u> operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min.)} \ge 100 \,\mu$ s or stable at $V_{CC(min.)} \ge 100 \,\mu$ s. 14. BHE.BLE is the AND of both BHE and BLE. The chip can be deselected by either disabling the chip enable signals or by disabling both BHE and BLE.



Switching Characteristics

Over the Operating Range

Parameter [15, 16]	Description	45	45 ns		
Parameter	Description	Min	Min Max		
Read Cycle		·		-	
t _{RC}	Read cycle time	45	-	ns	
t _{AA}	Address to data valid	-	45	ns	
t _{OHA}	Data hold from address change	10	-	ns	
t _{ACE}	CE LOW to data valid	-	45	ns	
t _{DOE}	OE LOW to data valid	-	22	ns	
t _{LZOE}	OE LOW to Low Z ^[17]	5	-	ns	
t _{HZOE}	OE HIGH to High Z ^[17, 18]	-	18	ns	
t _{LZCE}	CE LOW to Low Z ^[17]	10	-	ns	
t _{HZCE}	CE HIGH to High Z ^[17, 18]	-	18	ns	
t _{PU}	CE LOW to power-up	0	-	ns	
t _{PD}	CE HIGH to power-down	-	45	ns	
t _{DBE}	BLE/BHE LOW to data valid	-	22	ns	
t _{LZBE}	BLE/BHE LOW to Low Z ^[17]	5	-	ns	
t _{HZBE}	BLE/BHE HIGH to High Z ^[17, 18]	-	18	ns	
Write Cycle ^[19]					
t _{WC}	Write cycle time	45	-	ns	
t _{SCE}	CE LOW to write end	35	-	ns	
t _{AW}	Address setup to write end	35	-	ns	
t _{HA}	Address hold from write end	0	-	ns	
t _{SA}	Address setup to write start	0	-	ns	
t _{PWE}	WE pulse width	35	-	ns	
t _{BW}	BLE/BHE LOW to write end	35	-	ns	
t _{SD}	Data setup to write end	25	-	ns	
t _{HD}	Data hold from write end	0	-	ns	
t _{HZWE}	WE LOW to High Z ^[17, 18]	-	18	ns	
t _{LZWE}	WE HIGH to Low Z ^[17]	10	_	ns	

Notes

15. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns (1 V/ns) or less, timing reference levels of V_{CC(typ})/2, input pulse levels of 0 to V_{CC(typ}), and output loading of the specified I_{Q1}/I_{QH} as shown in Figure 3 on page 5.
16. AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. Refer application note AN13842 for more information.
17. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any given device.

18. t_{HZOE}, t_{HZEE}, and t_{HZWE} transitions are measured when the outputs enter a high impedence state.
 19. The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE and BLE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.



Switching Waveforms







- 20. The device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$, \overline{BHE} and/or $\overline{BLE} = V_{IL}$. 21. \overline{WE} is HIGH for read cycle. 22. Address valid prior to or coincident with \overline{CE} and \overline{BHE} , \overline{BLE} transition LOW.



Switching Waveforms (continued)



Figure 7. Write Cycle No. 1: WE Controlled ^[23, 24, 25]

- 23. The internal write time of the memory is defined by the overlap of \overline{WE} , $\overline{CE} = V_{IL}$, \overline{BHE} and $\overline{BLE} = V_{IL}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 25. If \overline{CE} goes HIGH simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state.
- 26. During this period, the I/Os are in output state and input signals should not be applied.



Switching Waveforms (continued)



Figure 9. Write Cycle No. 3: $\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW ^[27]

- **Notes** 27. If CE goes HIGH simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state 28. During this period, the I/Os are in output state and input signals should not be applied.





Truth Table

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
H ^[29]	Х	Х	X ^[29]	X ^[29]	High Z	Deselect/power-down	Standby (I _{SB})
L	Х	Х	Н	Н	High Z	Output disabled	Active (I _{CC})
L	Н	L	L	L	Data out (I/O _O –I/O ₁₅)	Read	Active (I _{CC})
L	Η	L	Н	L	Data out (I/O _O –I/O ₇); I/O ₈ –I/O ₁₅ in High Z	Read	Active (I _{CC})
L	Н	L	L	Н	Data Out (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z	Read	Active (I _{CC})
L	Н	Н	L	L	High Z	Output disabled	Active (I _{CC})
L	Н	Н	Н	L	High Z	Output disabled	Active (I _{CC})
L	Н	Н	L	Н	High Z	Output disabled	Active (I _{CC})
L	L	Х	L	L	Data in (I/O _O –I/O ₁₅)	Write	Active (I _{CC})
L	L	Х	Н	L	Data in (I/O _O –I/O ₇); I/O ₈ –I/O ₁₅ in High Z	Write	Active (I _{CC})
L	L	Х	L	Н	Data in (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z	Write	Active (I _{CC})

Note 29. Chip enable (\overline{CE}) and Byte enables (\overline{BHE} and \overline{BLE}) must be at fixed CMOS levels (not floating). Intermediate voltage levels on these pins is not permitted.



Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62136EV30LL-45BVXI	51-85150	48-ball Very Fine-Pitch Ball Grid Array (Pb-free)	Industrial
	CY62136EV30LL-45ZSXI	51-85087	44-pin Thin Small Outline Package II (Pb-free)	

Contact your local Cypress sales representative for availability of other parts

Ordering Code Definitions





Package Diagrams

Figure 11. 48-ball VFBGA (6 × 8 × 1 mm) BV48/BZ48, 51-85150





51-85150 *F



Package Diagrams (continued)



Figure 12. 44-pin TSOP Z44-II, 51-85087

Acronyms

Acronym	Description			
BLE	byte low enable			
BHE	byte high enable			
CE	chip enable			
CMOS	complementary metal oxide semiconductor			
I/O	input/output			
OE	output enable			
SRAM	static random access memory			
TSOP	thin small outline package			
VFBGA	very fine-pitch ball grid array			
WE	write enable			

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	Mega Hertz
μA	micro Amperes
μS	micro seconds
mA	milli Amperes
mm	milli meter
ns	nano seconds
Ω	ohms
%	percent
pF	pico Farads
V	Volts
W	Watts





Document History Page

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	237432	AJU	See ECN	New Data Sheet
*A	419988	RXU	See ECN	Converted from Advanced Information to Final. Changed the address of Cypress Semiconductor Corporation on Page #1 fror "3901 North First Street" to "198 Champion Court" Removed 35ns Speed Bin Removed "L" version of CY62136EV30 Changed I _{CC} (Max) value from 2 mA to 2.5 mA and I _{CC} (Typ) value from 1.5 mA to 2 mA at f=1 MHz Changed I _{CC} (Typ) value from 12 mA to 15 mA at f = f _{max} Changed I _{SB1} and I _{SB2} Typ. values from 0.7 μ A to 1 μ A and Max. values fror 2.5 μ A to 7 μ A. Changed the AC test load capacitance from 50pF to 30pF on Page# 4 Changed V _{DR} from 1.5V to 1V on Page# 4. Changed I _{CCDR} trom 2.5 μ A to 3 μ A. Added I _{CCDR} trom 2.5 μ A to 3 μ A. Added I _{CCDR} trom 6 ns to 5 ns Changed t _{LZDE} from 6 ns to 5 ns Changed t _{LZDE} from 3 ns to 5 ns Changed t _{LZDE} from 30 ns to 35 ns Changed t _{SD} from 20 ns to 25 ns Changed t _{SD} from 20 ns to 25 ns Corrected typo in the Truth Table on Page# 9 Updated the package diagram 48-pin VFBGA from *B to *D Updated the ordering Information table and replaced the Package Name column with Package Diagram.
*B	427817	NXR	See ECN	Minor change: Moved datasheet to external web
*C	2604685	VKN/PYRS	11/12/08	Added footnote 8 related to I _{SB2} and I _{CCDR} Added footnote 12 related to AC timing parameters
*D	3144174	RAME	01/17/2011	Added Acronyms and Units of Measure. Added Ordering Code Definitions. Update Package Diagrams 51-85150 from *D to *F Converted all tablenotes into footnotes. Added TOC Updated datasheet as per new template.
*E	3284728	AJU	06/16/2011	Removed the Note "For best practice recommendations, refer to the Cypres application note "SRAM System Design Guidelines" on http://www.cypress.com." in page 1 and its reference in Functional Description Updated in new template.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2004-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-05569 Rev. *E

Revised June 16, 2011

Page 16 of 16

All products and company names mentioned in this document may be the trademarks of their respective holders.