

# 8-Mbit (1024 K × 8/512 K × 16) nvSRAM

#### **Features**

- 20 ns, 25 ns, and 45 ns access times
- Internally organized as 1024 K × 8 (CY14B108L) or 512 K ×16 (CY14B108N)
- Hands off automatic STORE on power-down with only a small capacitor
- STORE to QuantumTrap nonvolatile elements initiated by software, device pin, or AutoStore on power-down
- RECALL to SRAM initiated by software or power-up
- Infinite Read, Write, and RECALL cycles
- 1 million STORE cycles to QuantumTrap
- 20 year data retention
- Single 3 V +20%, -10% operation
- Industrial temperature


#### ■ Packages

- □ 44-/54-pin thin small outline package (TSOP) Type II □ 48-ball fine-pitch ball grid array (FBGA)
- Pb-free and restriction of hazardous substances (RoHS) compliant

## **Functional Description**

The Cypress CY14B108L/CY14B108N is a fast static RAM (SRAM), with a nonvolatile element in each memory cell. The memory is organized as 1024 Kbytes of 8 bits each or 512 K words of 16 bits each. The embedded nonvolatile elements incorporate QuantumTrap technology, producing the world's most reliable nonvolatile memory. The SRAM provides infinite read and write cycles, while independent nonvolatile data resides in the highly reliable QuantumTrap cell. Data transfers from the SRAM to the nonvolatile elements (the STORE operation) takes place automatically at power-down. On power-up, data is restored to the SRAM (the RECALL operation) from the nonvolatile memory. Both the STORE and RECALL operations are also available under software control.

# Logic Block Diagram [1, 2, 3]



#### Notes

- 1. Address  $A_0$ – $A_{19}$  for × 8 configuration and Address  $A_0$ – $A_{18}$  for × 16 configuration.
- 2. Data  $DQ_0 DQ_7$  for × 8 configuration and Data  $DQ_0 DQ_{15}$  for × 16 configuration.

3. BHE and BLE are applicable for × 16 configuration only.



## **Contents**

Pinouts	3
Pin Definitions	4
Device Operation	5
SRAM Read	5
SRAM Write	5
AutoStore Operation	5
Hardware STORE Operation	5
Hardware RECALL (Power-Up)	6
Software STORE	
Software RECALL	6
Preventing AutoStore	8
Data Protection	8
Noise Considerations	8
Best Practices	8
Maximum Ratings	
Operating Range	9
DC Electrical Characteristics	9
Data Retention and Endurance	10
Capacitance	
Thermal Resistance	
AC Test Loads	10

AC Test Conditions	10
AC Switching Characteristics	
Switching Waveforms	
AutoStore/Power-Up RECALL	
Switching Waveforms	
Software Controlled STORE/RECALL Cycle	
Switching Waveforms	
Hardware STORE Cycle	
Switching Waveforms	
Truth Table For SRAM Operations	
Ordering Information	
Ordering Code Definitions	
Package Diagrams	
Acronyms	
Document Conventions	
Units of Measure	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
•	
Products	
PSoC Solutions	20



### **Pinouts**

Figure 1. Pin Diagram - 48-ball FBGA





Figure 2. Pin Diagram - 44/54-pin TSOP II



#### Note

<sup>4.</sup> Address expansion for 16-Mbit. NC pin not connected to die.



# **Pin Definitions**

Pin Name	I/O Type	Description
A <sub>0</sub> -A <sub>19</sub>	Input	Address inputs. Used to select one of the 1,048,576 bytes of the nvSRAM for × 8 configuration.
A <sub>0</sub> -A <sub>18</sub>		Address inputs. Used to select one of the 524,288 words of the nvSRAM for × 16 configuration.
DQ <sub>0</sub> –DQ <sub>7</sub>	Input/Output	Bidirectional data I/O lines for × 8 configuration. Used as input or output lines depending on operation.
DQ <sub>0</sub> -DQ <sub>15</sub>		Bidirectional data I/O lines for × 16 configuration. Used as input or output lines depending on operation.
WE	Input	Write Enable input, Active LOW. When selected LOW, data on the I/O pins is written to the specific address location.
CE	Input	Chip Enable input, Active LOW. When LOW, selects the chip. When HIGH, deselects the chip.
ŌĒ	Input	Output Enable, Active LOW. The active LOW OE input enables the data output buffers during read cycles. I/O pins are tristated on deasserting OE HIGH.
BHE	Input	Byte High Enable, Active LOW. Controls DQ <sub>15</sub> –DQ <sub>8</sub> .
BLE	Input	Byte Low Enable, Active LOW. Controls DQ <sub>7</sub> –DQ <sub>0</sub> .
V <sub>SS</sub>	Ground	Ground for the device. Must be connected to the ground of the system.
V <sub>CC</sub>	Power supply	Power supply inputs to the device.
HSB	Input/Output	Hardware STORE Busy (HSB). When LOW this output indicates that a Hardware STORE is in progress. When pulled LOW external to the chip it initiates a nonvolatile STORE operation. After each Hardware and Software STORE operation, HSB is driven HIGH for a short time (t <sub>HHHD</sub> ) with standard output high current and then a weak internal pull-up resistor keeps this pin HIGH (external pull-up resistor connection optional).
V <sub>CAP</sub>	Power supply	AutoStore capacitor. Supplies power to the nvSRAM during power loss to store data from SRAM to nonvolatile elements.
NC	No connect	No connect. This pin is not connected to the die.



## **Device Operation**

The CY14B108L/CY14B108N nvSRAM is made up of two functional components paired in the same physical cell. They are a SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates as a standard fast static RAM. Data in the SRAM is transferred to the nonvolatile cell (the STORE operation), or from the nonvolatile cell to the SRAM (the RECALL operation). Using this unique architecture, all cells are stored and recalled in parallel. During the STORE and RECALL operations, SRAM read and write operations are inhibited. The CY14B108L/CY14B108N supports infinite reads and writes similar to a typical SRAM. In addition, it provides infinite RECALL operations from the nonvolatile cells and up to 1 million STORE operations. See Truth Table For SRAM Operations on page 17 for a complete description of read and write modes.

## SRAM Read

The <u>CY14B108L/CY14B108N</u> performs a read cycle when  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  are LOW and  $\overline{\text{WE}}$  and  $\overline{\text{HSB}}$  are HIGH. The address specified on pins  $A_{0-19}$  or  $A_{0-18}$  determines which of the 1,048,576 data bytes or <u>524,288</u> words of 16 bits each are accessed. Byte enables (BHE, BLE) determine which bytes are enabled to the output, in the case of 16-bit words. When the read is initiated by an address transition, the outputs are valid after a delay of  $t_{AA}$  (read cycle 1). If the read is initiated by  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$ , the outputs are valid at  $t_{ACE}$  or at  $t_{DOE}$ , whichever is later (read cycle 2). The data output repeatedly responds to address changes within the  $t_{AA}$  access time without the need for transitions on any control input <u>pins</u>. This remains valid until <u>ano</u>ther address change or until  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  is brought HIGH, or  $\overline{\text{WE}}$  or HSB is brought LOW.

## **SRAM Write**

A write cycle is performed when  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  are LOW and  $\overline{\text{HSB}}$  is HIGH. The address inputs must be stable before entering the write cycle and must remain stable until  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  goes HIGH at the end of the cycle. The data on the common I/O pins DQ $_{0-15}$  are written into the memory if the data is valid  $t_{SD}$  before the end of a  $\overline{\text{WE}}$  controlled write or before the end of an  $\overline{\text{CE}}$  controlled write. The Byte Enable inputs ( $\overline{\text{BHE}}$ ,  $\overline{\text{BLE}}$ ) determine which bytes are written, in the case of 16-bit words. Keep  $\overline{\text{OE}}$  HIGH during the entire write cycle to avoid data bus contention on common I/O lines. If  $\overline{\text{OE}}$  is left LOW, internal circuitry turns off the output buffers  $t_{\text{HZWE}}$  after  $\overline{\text{WE}}$  goes LOW.

# **AutoStore Operation**

The CY14B108L/CY14B108N stores data to the nvSRAM using one of the following three storage operations: Hardware STORE activated by the HSB; Software STORE activated by an address sequence; AutoStore on device power-down. The AutoStore operation is a unique feature of QuantumTrap technology and is enabled by default on the CY14B108L/CY14B108N.


During a normal operation, the device draws current from  $V_{CC}$  to charge a capacitor connected to the  $V_{CAP}$  pin. This stored charge is used by the chip to perform a single STORE operation. If the voltage on the  $V_{CC}$  pin drops below  $V_{SWITCH}$ , the part automatically disconnects the  $V_{CAP}$  pin from  $V_{CC}$ . A STORE operation is initiated with power provided by the  $V_{CAP}$  capacitor. Note If the capacitor is not connected to  $V_{CAP}$  pin, AutoStore must be disabled using the soft sequence specified in Preventing

AutoStore on page 8. In case AutoStore is enabled without a capacitor on  $V_{CAP}$  pin, the device attempts an AutoStore operation without sufficient charge to complete the Store. This corrupts the data stored in nvSRAM.

Figure 3 shows the proper connection of the storage capacitor ( $V_{CAP}$ ) for automatic STORE operation. Refer to DC Electrical Characteristics on page 9 for the size of  $V_{CAP}$ . The voltage on the  $V_{CAP}$  pin is driven to  $V_{CC}$  by a regulator on the chip. A pull-up should be placed on  $\overline{WE}$  to hold it inactive during power-up. This pull-up is effective only if the  $\overline{WE}$  signal is tristate during power-up. Many MPUs tristate their controls on power-up. This should be verified when using the pull-up. When the nvSRAM comes out of power-on-RECALL, the MPU must be active or the  $\overline{WE}$  held inactive until the MPU comes out of reset.

To reduce unnecessary nonvolatile STOREs, AutoStore and Hardware STORE operations are ignored unless at least one write operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a write operation has taken place. The HSB signal is monitored by the system to detect if an AutoStore cycle is in progress.

Figure 3. AutoStore Mode



### **Hardware STORE Operation**

The CY14B108L/CY14B108N provides the  $\overline{\mbox{HSB}}$  pin to control and acknowledge the STORE operations. Use the  $\overline{\mbox{HSB}}$  pin to request a Hardware STORE cycle. When the  $\overline{\mbox{HSB}}$  pin is driven LOW, the CY14B108L/CY14B108N conditionally initiates a STORE operation after t<sub>DELAY</sub>. An actual STORE cycle only begins if a write to the SRAM <u>has taken place since the last STORE or RECALL cycle. The HSB pin also acts as an open drain driver (internal 100 k $\Omega$  weak pull-up resistor) that is internally driven LOW to indicate a busy condition when the STORE (initiated by any means) is in progress.</u>

**Note** After each Hardware and Software STORE operation HSB is driven HIGH for a short time ( $t_{HHHD}$ ) with standard output high current and then remains HIGH by internal 100 k $\Omega$  pull-up resistor.



SRAM write operations that are in progress when  $\overline{\text{HSB}}$  is driven LOW by any means are given time ( $t_{\text{DELAY}}$ ) to complete before the STORE operation <u>is initiated</u>. However, any SRAM <u>write</u> cycles requested after  $\overline{\text{HSB}}$  goes LOW are in<u>hibited</u> until  $\overline{\text{HSB}}$  returns HIGH. In case the write latch is not set,  $\overline{\text{HSB}}$  is not driven LOW by the CY14B108L/CY14B108N. But any SRAM read and write cycles are inhibited until  $\overline{\text{HSB}}$  is returned HIGH by MPU or other external source.

During any STORE operation, regardless of how it is <code>initia</code>ted, the CY14B108L/CY14B108N continues to drive the HSB pin LOW, releasing it only when the STORE is complete. Upon completion of the STORE operation, <code>the\_nvSRAM</code> memory access is <code>inhibi</code>ted for  $t_{\rm LZHSB}$  time after HSB pin returns HIGH. Leave the HSB unconnected if it is not used.

## **Hardware RECALL (Power-Up)**

During power-up or after any low power condition ( $V_{CC}$ <  $V_{SWITCH}$ ), an internal RECALL request is latched. When  $V_{CC}$  again exceeds the  $V_{SWITCH}$  on power-up, a RECALL cycle is automatically initiated and takes  $t_{HRECALL}$  to complete. During this time, the HSB pin is driven LOW by the HSB driver and all reads and writes to nvSRAM are inhibited.

### Software STORE

Data is transferred from the SRAM to the nonvolatile memory by a software address sequence. The CY14B108L/CY14B108N Software STORE cycle is initiated by executing sequential CE or OE controlled read cycles from six specific address locations in exact order. During the STORE cycle an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. After a STORE cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of READs from specific addresses is used for STORE initiation, it is important that no other read or write accesses intervene in the sequence, or the sequence is aborted and no STORE or RECALL takes place.

To initiate the Software STORE cycle, the following read sequence must be performed.

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x8FC0 Initiate STORE cycle

The software sequence may be clocked with  $\overline{\text{CE}}$  controlled reads or  $\overline{\text{OE}}$  controlled reads, with  $\overline{\text{WE}}$  kept HIGH for all the six READ sequences. After the sixth address in the sequence is entered, the STORE cycle commences and the chip is disabled. HSB is driven LOW. After the  $t_{\text{STORE}}$  cycle time is fulfilled, the SRAM is activated again for the read and write operation.

### Software RECALL

Data is transferred from the nonvolatile memory to the SRAM by a software address sequence. A software RECALL cycle is initiated with a sequence of read operations in a manner similar to the software STORE initiation. To initiate the RECALL cycle, the following sequence of  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  controlled read operations must be performed.

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x4C63 Initiate RECALL cycle

Internally, RECALL is a two-step procedure. First, the SRAM data is cleared; then, the nonvolatile information is transferred into the SRAM cells. After the  $t_{RECALL}$  cycle time, the SRAM is again ready for read and write operations. The RECALL operation does not alter the data in the nonvolatile elements.



Table 1. Mode Selection

CE	WE	ŌĒ	BHE, BLE <sup>[5]</sup>	A <sub>15</sub> -A <sub>0</sub> <sup>[6]</sup>	Mode	I/O	Power
Н	Х	X	Х	X	Not Selected	Output High Z	Standby
L	Н	L	L	X	Read SRAM	Output data	Active
L	L	X	L	X	Write SRAM	Input data	Active
L	Н	L	Х	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8B45	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Disable	Output data	Active <sup>[7]</sup>
L	Н	L	Х	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4B46	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Enable	Output data	Active <sup>[7]</sup>
L	Н	L	Х	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile STORE	Output data Output data Output data Output data Output data Output data Output High Z	Active I <sub>CC2</sub> <sup>[7]</sup>
L	Н	L	Х	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile RECALL	Output data Output data Output data Output data Output data Output data Output High Z	Active <sup>[7]</sup>

Notes

5. BHE and BLE are applicable for × 16 configuration only.
6. While there are 20 address lines on the CY14B108L (19 address lines on the CY14B108N), only the 13 address lines (A<sub>14</sub>–A<sub>2</sub>) are used to control software modes. Rest of the address lines are don't care.

7. The div consecutive address locations must be in the order listed. WE must be HIGH during all six cycles to enable a nonvolatile cycle.



## **Preventing AutoStore**

The AutoStore function is disabled by initiating an AutoStore disable sequence. A sequence of read operations is performed in a manner similar to the Software STORE initiation. To initiate the AutoStore disable sequence, the following sequence of CE or OE controlled read operations must be performed:

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x8B45 AutoStore Disable

The AutoStore is re-enabled by initiating an AutoStore enable sequence. A sequence of read operations is performed in a manner similar to the Software RECALL initiation. To initiate the AutoStore enable sequence, the following sequence of CE or OE controlled read operations must be performed:

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x4B46 AutoStore Enable

If the AutoStore function is disabled or re-enabled, a manual STORE operation (Hardware or Software) must be issued to save the AutoStore state through subsequent power-down cycles. The part comes from the factory with AutoStore enabled.

### **Data Protection**

The CY14B108L/CY14B108N protects data from corruption during low voltage conditions by inhibiting all externally initiated STORE and write operations. The low voltage condition is detected when  $V_{\rm CC} < V_{\rm SWITCH}$ . If the CY14B108L/CY14B108N is in a write mode (both CE and WE are LOW) at power-up, after a RECALL or STORE, the write is inhibited until the SRAM is enabled after  $t_{\rm LZHSB}$  (HSB to output active). This protects against inadvertent writes during power-up or brown out conditions.

### **Noise Considerations**

Refer to CY application note AN1064.

#### **Best Practices**

nvSRAM products have been used effectively for over 27 years. While ease-of-use is one of the product's main system values, experience gained working with hundreds of applications has resulted in the following suggestions as best practices:

- The nonvolatile cells in this nvSRAM product are delivered from Cypress with 0x00 written in all cells. Incoming inspection routines at customer or contract manufacturer's sites sometimes reprogram these values. Final NV patterns are typically repeating patterns of AA, 55, 00, FF, A5, or 5A. End product's firmware should not assume an NV array is in a set programmed state. Routines that check memory content values to determine first time system configuration, cold or warm boot status, and so on should always program a unique NV pattern (that is, complex 4-byte pattern of 46 E6 49 53 hex or more random bytes) as part of the final system manufacturing test to ensure these system routines work consistently.
- power-up boot firmware routines should rewrite the nvSRAM into the desired state (for example, AutoStore enabled). While the nvSRAM is shipped in a preset state, best practice is to again rewrite the nvSRAM into the desired state as a safeguard against events that might flip the bit inadvertently such as program bugs and incoming inspection routines.
- The V<sub>CAP</sub> value specified in this data sheet includes a minimum and a maximum value size. Best practice is to meet this requirement and not exceed the maximum V<sub>CAP</sub> value because the nvSRAM internal algorithm calculates V<sub>CAP</sub> charge and discharge time based on this maximum V<sub>CAP</sub> value. Customers that want to use a larger V<sub>CAP</sub> value to make sure there is extra store charge and store time should discuss their V<sub>CAP</sub> size selection with Cypress to understand any impact on the V<sub>CAP</sub> voltage level at the end of a t<sub>RECALL</sub> period.



## **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage temperature ......-65 °C to +150 °C Maximum accumulated storage time At 150 °C ambient temperature ...... 1000 h At 85 °C ambient temperature ...... 20 Years Ambient temperature with power applied ......-55 °C to +150 °C Supply voltage on  $V_{CC}$  relative to  $V_{SS}$  ......-0.5 V to 4.1 V Voltage applied to outputs in High Z state ......-0.5 V to V<sub>CC</sub> + 0.5 V Input voltage .....-0.5 V to Vcc + 0.5 V

Transient voltage (< 20 ns) on any pin to ground potential–2.0 V to $V_{CC}$ + 2.0 V
Package power dissipation capability (T <sub>A</sub> = 25 °C)1.0 W
Surface mount Pb soldering temperature (3 Seconds)+260 °C
DC output current (1 output at a time, 1s duration) 15 mA
Static discharge voltage (per MIL-STD-883, Method 3015)> 2001 V
Latch up current > 200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Industrial	–40 °C to +85 °C	2.7 V to 3.6 V

## **DC Electrical Characteristics**

Over the Operating Range (V<sub>CC</sub> = 2.7 V to 3.6 V)

Parameter	Description	Test Conditions	Min	Typ <sup>[8]</sup>	Max	Unit
V <sub>CC</sub>	Power supply		2.7	3.0	3.6	V
I <sub>CC1</sub>	Average V <sub>CC</sub> current	$t_{RC}$ = 20 ns $t_{RC}$ = 25 ns $t_{RC}$ = 45 ns Values obtained without output loads ( $t_{OUT}$ = 0 mA)	-	-	75 75 57	mA mA mA
I <sub>CC2</sub>	Average V <sub>CC</sub> current during STORE	All inputs don't care, V <sub>CC</sub> = Max Average current for duration t <sub>STORE</sub>	-	_	20	mA
I <sub>CC3</sub>	Average V <sub>CC</sub> current at t <sub>RC</sub> = 200 ns, V <sub>CC(Typ)</sub> , 25 °C	All inputs cycling at CMOS levels. Values obtained without output loads (I <sub>OUT</sub> = 0 mA).	_	40	_	mA
I <sub>CC4</sub>	Average V <sub>CAP</sub> current during AutoStore cycle	All inputs don't care. Average current for duration t <sub>STORE</sub>	_	_	10	mA
I <sub>SB</sub>	V <sub>CC</sub> standby current	$\overline{\text{CE}} \ge (\text{V}_{\text{CC}} - 0.2 \text{ V}).$ $\text{V}_{\text{IN}} \le 0.2 \text{ V}$ or $\ge (\text{V}_{\text{CC}} - 0.2 \text{ V}).$ Standby current level after nonvolatile cycle is complete. Inputs are static. f = 0 MHz.	-	-	10	mA
I <sub>IX</sub> [9]	Input leakage current (except HSB)	$V_{CC} = Max, V_{SS} \le V_{IN} \le V_{CC}$	-2	-	+2	μА
	Input leakage current (for HSB)	$V_{CC} = Max, V_{SS} \le V_{IN} \le V_{CC}$	-200		+2	μΑ
I <sub>OZ</sub>	Off-state output leakage current	$\frac{V_{CC} = \underline{Max}, \ V_{SS} \leq V_{OUT} \leq V_{CC},}{\underline{CE} \ or \ OE} \geq V_{IH} \ or \ \underline{\underline{ME}} \leq V_{IL}$	-2	_	+2	μΑ
V <sub>IH</sub>	Input HIGH voltage		2.0	_	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW voltage		$V_{ss} - 0.5$	_	0.8	V
V <sub>OH</sub>	Output HIGH voltage	I <sub>OUT</sub> = –2 mA	2.4	_	_	V
V <sub>OL</sub>	Output LOW voltage	I <sub>OUT</sub> = 4 mA	I	ı	0.4	V
V <sub>CAP</sub> <sup>[10]</sup>	Storage capacitor	Between $V_{CAP}$ pin and $V_{SS}$ , 5 V rated	122	150	360	μF

 <sup>8.</sup> Typi<u>cal va</u>lues are at 25 °C, V<sub>CC</sub> = V<sub>CC(Typ)</sub>. Not 100% tested.
 9. The HSB pin has I<sub>OUT</sub> = -2 µA for V<sub>OH</sub> of 2.4 V when both active HIGH and LOW drivers are disabled. When they are enabled standard V<sub>OH</sub> and V<sub>OL</sub> are valid. This parameter is characterized but not tested.

Min V<sub>CAP</sub> value guarantees that there is a sufficient charge available to complete a successful AutoStore operation. Max V<sub>CAP</sub> value guarantees that there is a sufficient charge available to complete a successful AutoStore on V<sub>CAP</sub> is charged to a minimum voltage during a Power-Up RECALL cycle so that an immediate power-down cycle can complete a successful AutoStore. Therefore it is always recommended to use a capacitor within the specified min and max limits. Refer application note AN43593 for more details on V<sub>CAP</sub> options.



## **Data Retention and Endurance**

Over the Operating Range

Parameter	Description	Min	Unit
DATA <sub>R</sub>	Data retention	20	Years
$NV_C$	Nonvolatile STORE operations	1,000	K

# Capacitance


Parameter <sup>[11]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}$ , $f = 1 \text{MHz}$ , $V_{CC} = V_{CC(Typ)}$	14	pF
C <sub>OUT</sub>	Output capacitance		14	pF


## **Thermal Resistance**

Parameter <sup>[11]</sup>	Description	Test Conditions	48-ball FBGA	44-pin TSOP II	54-pin TSOP II	Unit
$\Theta_{JA}$	(	Test conditions follow standard test methods and	42.2	45.3	44.22	°C/W
$\Theta_{JC}$	(Junction to case)	procedures for measuring thermal impedance, in accordance with EIA/JESD51.	6.3	5.2	8.26	°C/W

# **AC Test Loads**

Figure 4. AC Test Loads





# **AC Test Conditions**

Input pulse levels	0 V to 3 V
Input rise and fall times (10%–90%)	<u>&lt;</u> 3 ns
Input and output timing reference levels	1.5 V

Note
11. These parameters are guaranteed by design but not tested.




## **AC Switching Characteristics**

Over the Operating Range

Param	eters <sup>[12]</sup>		20	ns	25	ns	45	ns			
Cypress Parameter	Alt Parameter	Description	Min	Max	Min	Max	Min	Max	Unit		
SRAM Read Cycle											
t <sub>ACE</sub>	t <sub>ACS</sub>	Chip enable access time	_	20	-	25	-	45	ns		
t <sub>RC</sub> <sup>[13]</sup>	t <sub>RC</sub>	Read cycle time	20	_	25	_	45	_	ns		
t <sub>AA</sub> [14]	t <sub>AA</sub>	Address access time	_	20	_	25	_	45	ns		
t <sub>DOE</sub>	t <sub>OE</sub>	Output enable to data valid	_	10	_	12	_	20	ns		
t <sub>OHA</sub> [14]	t <sub>OH</sub>	Output hold after address change	3	_	3	_	3	_	ns		
t <sub>LZCE</sub> <sup>[15, 16]</sup>	$t_{LZ}$	Chip enable to output active	3	_	3	_	3	_	ns		
t <sub>HZCE</sub> [15, 16]	$t_{HZ}$	Chip disable to output inactive	_	8	-	10	-	15	ns		
t <sub>LZOE</sub> [15, 16]	t <sub>OLZ</sub>	Output enable to output active	0	_	0	_	0	_	ns		
t <sub>HZOE</sub> [15, 16]	t <sub>OHZ</sub>	Output disable to output inactive	_	8	-	10	-	15	ns		
t <sub>PU<sup>[15]</sup></sub>	t <sub>PA</sub>	Chip enable to power active	0	_	0	_	0	_	ns		
t <sub>PD</sub> <sup>[15]</sup>	t <sub>PS</sub>	Chip disable to power standby	_	20	-	25	-	45	ns		
t <sub>DBE</sub>	_	Byte enable to data valid	_	10	_	12	_	20	ns		
t <sub>LZBE</sub> <sup>[15]</sup>	_	Byte enable to output active	0	_	0	_	0	_	ns		
t <sub>HZBE</sub> <sup>[15]</sup>	_	Byte disable to output inactive	_	8	_	10	_	15	ns		
SRAM Write C	ycle										
t <sub>WC</sub>	t <sub>WC</sub>	Write cycle time	20	_	25	_	45	_	ns		
t <sub>PWE</sub>	t <sub>WP</sub>	Write pulse width	15	_	20	_	30	_	ns		
t <sub>SCE</sub>	t <sub>CW</sub>	Chip enable to end of write	15	_	20	_	30	_	ns		
t <sub>SD</sub>	t <sub>DW</sub>	Data setup to end of write	8	_	10	_	15	_	ns		
t <sub>HD</sub>	t <sub>DH</sub>	Data hold after end of write	0	_	0	_	0	_	ns		
t <sub>AW</sub>	t <sub>AW</sub>	Address setup to end of write	15	_	20	_	30	_	ns		
t <sub>SA</sub>	t <sub>AS</sub>	Address setup to start of write	0	_	0	_	0	_	ns		
t <sub>HA</sub>	t <sub>WR</sub>	Address hold after end of write	0	_	0	_	0	_	ns		
t <sub>HZWE</sub> [15, 16, 17]	$t_{WZ}$	Write enable to output disable	_	8		10	-	15	ns		
t <sub>LZWE</sub> [15, 16]	t <sub>OW</sub>	Output active after end of write	3	_	3	_	3	_	ns		
t <sub>BW</sub>	_	Byte enable to end of write	15	-	20	-	30	_	ns		

# **Switching Waveforms**

Figure 5. SRAM Read Cycle #1 (Address Controlled)  $^{[13,\ 14,\ 18]}$ 



### Notes

- 12. Test conditions assume signal transition time of 3 ns or less, timing reference levels of V<sub>CC</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified load capacitance shown in Figure 4 on page 10.

  13. WE must be HIGH during SRAM read cycles.

  14. Device is continuously selected with CE, OE and BHE / BLE LOW.

  15. These parameters are guaranteed by design but not tested.

- 16. Measured ±200 mV from steady state output voltage.

  17. If WE is LOW when CE goes LOW, the outputs remain in the high impedance state.

  18. HSB must remain HIGH during READ and WRITE cycles.



# Switching Waveforms (continued)

Figure 6. SRAM Read Cycle #2 (CE and OE Controlled) [19, 20, 21]





Figure 7. SRAM Write Cycle #1 ( $\overline{\text{WE}}$  Controlled) [19, 21, 22, 23]



### Notes

- Notes

  19. BHE and BLE are applicable for × 16 configuration only.

  20. WE must be HIGH during SRAM read cycles.

  21. HSB must remain HIGH during READ and WRITE cycles.

  22. If WE is LOW when CE goes LOW, the outputs remain in the high impedance state.

  23. CE or WE must be ≥V<sub>IH</sub> during address transitions.



# Switching Waveforms (continued)

Figure 8. SRAM Write Cycle #2 ( $\overline{\text{CE}}$  Controlled) [24, 25, 26, 27]





Figure 9. SRAM Write Cycle #3 (BHE and BLE Controlled) [24, 25, 26, 27]



<sup>24.</sup> BHE and BLE are applicable for × 16 configuration only.
25. If WE is LOW when CE goes LOW, the outputs remain in the high impedance state.
26. HSB must remain HIGH during READ and WRITE cycles.
27. CE or WE must be ≥V<sub>IH</sub> during address transitions.




# **AutoStore/Power-Up RECALL**

Over the Operating Range

Parameter	Description	20 ns		25 ns		45 ns		Unit
Parameter	Description	Min	Max	Min	Max	Min	Max	Unit
t <sub>HRECALL</sub> <sup>[28]</sup>	Power-Up RECALL duration	_	20	_	20	_	20	ms
t <sub>STORE</sub> [29]	STORE cycle duration	-	8	_	8	-	8	ms
t <sub>DELAY</sub> [30]	Time allowed to complete SRAM write cycle	_	20	_	25	-	25	ns
V <sub>SWITCH</sub>	Low voltage trigger level	-	2.65	_	2.65	-	2.65	V
t <sub>VCCRISE</sub> [31]	V <sub>CC</sub> rise time	150	-	150	-	150	-	μS
V <sub>HDIS</sub> <sup>[31]</sup>	HSB output disable voltage	-	1.9	_	1.9	-	1.9	٧
t <sub>LZHSB</sub> <sup>[31]</sup>	HSB to output active time	-	5	_	5	-	5	μS
t <sub>HHHD</sub> [31]	HSB high active time	_	500	_	500	_	500	ns

# **Switching Waveforms**

Figure 10. AutoStore or Power-Up RECALL [32]



- 28.  $t_{HRECALL}$  starts from the time  $V_{CC}$  rises above  $V_{SWITCH}$ .
  29. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place.
- 30. On a Hardware STORE and AutoStore initiation, SRAM write operation continues to be enabled for time t<sub>DELAY</sub>.

- 31. These parameters are guaranteed by design but not tested.
  32. Read and Write cycles are ignored during STORE, RECALL, and while V<sub>CC</sub> is below V<sub>SWITCH</sub>.
  33. During power-up and power-down, HSB glitches when HSB pin is pulled up through an external resistor.



# **Software Controlled STORE/RECALL Cycle**

Over the Operating Range

Parameter [34, 35]	Description	20 ns		25 ns		45 ns		Unit
rarameter	Description	Min	Max	Min	Max	Min	Max	Ullit
$t_{RC}$	STORE/RECALL initiation cycle time	20	-	25	-	45	-	ns
t <sub>SA</sub>	Address setup time	0	-	0	-	0	-	ns
$t_{CW}$	Clock pulse width	15	_	20	_	30	_	ns
$t_{HA}$	Address hold time	0	-	0	-	0	-	ns
t <sub>RECALL</sub>	RECALL duration	-	200	-	200	-	200	μS

# **Switching Waveforms**

Figure 11. CE and OE Controlled Software STORE/RECALL Cycle [35]





Figure 12. Autostore Enable/Disable Cycle



- 34. The software sequence is clocked with  $\overline{\text{CE}}$  controlled or  $\overline{\text{OE}}$  controlled reads.
- 35. The six consecutive addresses must be read in the order listed in Table 1 on page 7. WE must be HIGH during all six consecutive cycles.

  36. DQ output data at the sixth read may be invalid since the output is disabled at t<sub>DELAY</sub> time.



## **Hardware STORE Cycle**


Over the Operating Range

Parameter	Description	Description 20 ns		25	ns	45 ns		Unit
Farailletei	Description	Min	Max	Min	Max	Min	Max	Oilit
t <sub>DHSB</sub>	HSB to output active time when write latch not set	_	20	_	25	_	25	ns
t <sub>PHSB</sub>	Hardware STORE pulse width	15	-	15	-	15	-	ns
t <sub>SS</sub> [37, 38]	Soft sequence processing time	-	100	-	100	-	100	μS

# **Switching Waveforms**

Figure 13. Hardware STORE Cycle [39]

## Write latch set



## Write latch not set





Figure 14. Soft Sequence Processing [37, 38]



- 37. This is the amount of time it takes to take action on a soft sequence command. Vcc power must remain HIGH to effectively register command. 38. Commands such as STORE and RECALL lock out I/O until operation is complete which further increases this time. See the specific command. 39. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place.



# **Truth Table For SRAM Operations**

HSB should remain HIGH for SRAM Operations.

## Table 2. Truth Table for × 8 Configuration

CE	WE	OE	Inputs/Outputs <sup>[40]</sup>	Mode	Power
Н	X	Χ	High Z	Deselect/Power-down	Standby
L	Н	L	Data out (DQ <sub>0</sub> –DQ <sub>7</sub> );	Read	Active
L	Н	Н	High Z	Output disabled	Active
L	L	Х	Data in (DQ <sub>0</sub> –DQ <sub>7</sub> );	Write	Active

## Table 3. Truth Table for × 16 Configuration

CE	WE	OE	BHE <sup>[41]</sup>	BLE <sup>[41]</sup>	Inputs/Outputs <sup>[40]</sup>	Mode	Power
Н	Х	Х	Х	Х	High Z	Deselect/Power-down	Standby
L	Х	Х	Н	Н	High Z	Output disabled	Active
L	Н	L	L	┙	Data out (DQ <sub>0</sub> –DQ <sub>15</sub> )	Read	Active
L	Н	L	Н	L	Data out (DQ <sub>0</sub> –DQ <sub>7</sub> ); DQ <sub>8</sub> –DQ <sub>15</sub> in High Z	Read	Active
L	Н	L	L	Н	Data out (DQ <sub>8</sub> –DQ <sub>15</sub> ); DQ <sub>0</sub> –DQ <sub>7</sub> in High Z	Read	Active
L	Н	Н	L	L	High Z	Output disabled	Active
L	Н	Н	Н	L	High Z	Output disabled	Active
L	Н	Н	L	Н	High Z	Output disabled	Active
L	L	Х	L	L	Data in (DQ <sub>0</sub> –DQ <sub>15</sub> )	Write	Active
L	L	X	Н	L	Data in (DQ <sub>0</sub> –DQ <sub>7</sub> ); DQ <sub>8</sub> –DQ <sub>15</sub> in High Z	Write	Active
L	L	Х	L	Н	Data in (DQ <sub>8</sub> –DQ <sub>15</sub> ); DQ <sub>0</sub> –DQ <sub>7</sub> in High Z	Write	Active

<sup>40. &</sup>lt;u>Data DQ<sub>0</sub>–DQ<sub>7</sub> for × 8 configuration and Data DQ<sub>0</sub>–DQ<sub>15</sub> for × 16 configuration. 41. BHE and BLE are applicable for × 16 configuration only.</u>




# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
20	CY14B108L-ZS20XIT	51-85087	44-pin TSOP II	Industrial
	CY14B108L-ZS20XI	51-85087	44-pin TSOP II	
25	CY14B108L-ZS25XIT	51-85087	44-pin TSOP II	
	CY14B108L-ZS25XI	51-85087	44-pin TSOP II	
	CY14B108L-BA25XIT	51-85128	48-ball FBGA	
	CY14B108L-BA25XI	51-85128	48-ball FBGA	
	CY14B108N-BA25XIT	51-85128	48-ball FBGA	
	CY14B108N-BA25XI	51-85128	48-ball FBGA	
	CY14B108N-ZSP25XIT	51-85160	54-pin TSOP II	
	CY14B108N-ZSP25XI	51-85160	54-pin TSOP II	
45	CY14B108L-ZS45XIT	51-85087	44-pin TSOP II	
	CY14B108L-ZS45XI	51-85087	44-pin TSOP II	
	CY14B108L-BA45XIT	51-85128	48-ball FBGA	
	CY14B108L-BA45XI	51-85128	48-ball FBGA	
	CY14B108N-BA45XIT	51-85128	48-ball FBGA	
	CY14B108N-BA45XI	51-85128	48-ball FBGA	
	CY14B108N-ZSP45XIT	51-85160	54-pin TSOP II	
	CY14B108N-ZSP45XI	51-85160	54-pin TSOP II	]

All the above parts are Pb-free.


## **Ordering Code Definitions**





# **Package Diagrams**

Figure 15. 44-pin TSOP II, 51-85087





51-85087 \*C



# Package Diagrams (continued)

Figure 16. 48-ball FBGA (6 × 10 × 1.2 mm), 51-85128







51-85128 \*F





## Package Diagrams (continued)

Figure 17. 54-pin TSOP II (22.4 × 11.84 × 1.0 mm), 51-85160









51-85160 \*A



# **Acronyms**

Acronym	Description
CMOS	complementary metal oxide semiconductor
BHE	byte high enable
BLE	byte low enable
CE	chip enable
EIA	electronic industries alliance
FBGA	fine-pitch ball grid array
HSB	hardware store busy
I/O	input/output
nvSRAM	non-volatile static random access memory
ŌĒ	output enable
RoHS	restriction of hazardous substances
RWI	read and write inhibited
SRAM	static random access memory
TSOP	thin small outline package
WE	write enable

# **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
kΩ	kilo ohms
kHz	kilo Hertz
MHz	Mega Hertz
μΑ	micro Amperes
μF	micro Farads
μS	micro seconds
mA	milli Amperes
ms	milli seconds
ns	nano seconds
Ω	ohms
%	percent
pF	pico Farads
s	seconds
V	Volts
W	Watts



# **Document History Page**

Rev.	ECN No.	Orig. of	Submission	Description of Change
		Change	Date	Description of onlinge
**	2428826	GVCH	See ECN	New Data Sheet
*A	2520023	GVCH / PYRS	06/23/08	Updated $I_{CC1}$ for tRC=20ns, 25ns and 45ns access speed for both industriand Commercial temperature Grade Updated Thermal resistance values for 48-FBGA,44-TSOP II and 54-TSOF packages Changed $t_{CW}$ value from 16ns to 15ns
*B	2676670	GVCH/ PYRS	03/20/2009	Added maximum accumulated storage time for 150°C and 85°C Temperate Added best practices Changed $I_{CC2}$ from 12mA to 20mA Changed $I_{CC3}$ from 38mA to 40mA Changed $I_{CC4}$ from 12mA to 10mA Changed $I_{SB}$ from 6mA to 10mA Changed $I_{SB}$ from 164uF to 360uF Changed Input Rise and Fall Times from 5ns to 3ns Updated $I_{CC1}$ , $I_{CC3}$ , $I_{SB}$ and $I_{OZ}$ Test conditions Changed $I_{SD}$ to 20ns, 25ns, 25ns for 15ns, 20ns, 45ns part respectively Changed $I_{SD}$ from 15ms to 8ms Added $I_{SD}$ from 15ms to 8ms Added $I_{SD}$ from 15ms to 8ms Added $I_{SD}$ from 15ms to 20ms, 25ms, 25ms for 15ms, 20ms, 45ms part respectively Changed $I_{SD}$ from 15ms to 8ms Added $I_{SD}$ from 70ms to 100ms Added Truth table for SRAM operations Updated ordering information
*C	2712462	GVCH / PYRS	05/29/2009	Moved data sheet status from Preliminary to Final Updated AutoStore operation Updated I <sub>SB</sub> test condition Updated footnote 7 Referenced footnote 9 to V <sub>CCRISE</sub> , t <sub>HHHD</sub> and t <sub>LZHSB</sub> parameters Updated V <sub>HDIS</sub> parameter description
*D	2746310	GVCH	07/29/2009	Page 4: Updated Hardware STORE (HSB) operation description page 5: Updated Software STORE description Updated t <sub>DELAY</sub> parameter description Updated footnote 18 and added footnote 23 Referenced footnote 23 to Figure 11 and Figure 12
*E	2759948	GVCH	09/04/2009	Removed commercial temperature related specs
*F	2828257	GVCH	12/15/2009	Changed STORE cycles to QuantumTrap from 200K to 1 Million Added Contents on page 2
*G	2894560	GVCH	03/18/2010	Removed part numbers CY14B108N-ZSP20XIT and CY14B108N-ZSP20X from ordering information table. Updated Package diagrams 51-85160 and 51-85087. Updated Sales, Solution, and Legal Information Section. Updated copyright section. Updated table of contents.
*H	2923475	GVCH / AESA	04/27/2010	Table 1: Added more clarity on HSB pin operation Hardware STORE Operation: Added more clarity on HSB pin operation Table 1: Added more clarity on BHE/BLE pin operation Updated HSB pin operation in Figure 10 Updated footnote 33



# **Document History Page** (continued)

_		Orig. of	Submission	B 1.0 (B)
Rev.	ECN No.	Change	Date	Description of Change
*	3143765	GVCH	01/17/2011	48-ball FBGA package: 16 Mb address expansion is not supported Updated thermal resistance values for all packages Added Acronyms table and Document Conventions table
*J	3311413	GVCH	07/13/2011	Updated DC Electrical Characteristics (Added Note 10 and referred the same note in V <sub>CAP</sub> parameter).  Updated AC Switching Characteristics (Added Note 12 and referred the same note in Parameters).  Updated Package Diagrams.



# Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive cypress.com/go/automotive cypress.com/go/clocks Clocks & Buffers cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/powerpsoc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2008-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 001-45523 Rev. \*J

Revised July 13, 2011

Page 25 of 25