











CSD16321Q5

SLPS220D - AUGUST 2009 - REVISED MAY 2017

CSD16321Q5 25-V N-Channel NexFET™ Power MOSFET

Features


- Optimized for 5-V Gate Drive
- Ultra-Low Q_q and Q_{qd}
- Low-Thermal Resistance
- Avalanche Rated
- Lead-Free Terminal Plating
- **RoHS Compliant**
- SON 5-mm x 6-mm Plastic Package


2 Applications

- Point-of-Load Synchronous Buck Converter for Applications in Networking, Telecom, and Computing Systems
- Optimized for Synchronous FET Applications

3 Description

This 25-V, 1.9-m Ω , 5-mm × 6-mm SON NexFETTM power MOSFET has been designed to minimize losses in power conversion and optimized for 5-V gate drive applications.





Product Summary

$T_A = 25^\circ$	С	TYPICAL VA	UNIT			
V_{DS}	Drain-to-Source Voltage 25					
Q_g	Gate Charge Total (4.5 V) 14					
Q_{gd}	Gate Charge Gate-to-Drain	2.5	nC			
		$V_{GS} = 3 V$	2.8			
R _{DS(on)}	Drain-to-Source On Resistance	V _{GS} = 4.5 V 2.1		mΩ		
		V _{GS} = 8 V 1.9				
V _{GS(th)}	Threshold Voltage	1.1	٧			

Device Information(1)

DEVICE	MEDIA	QTY	PACKAGE	SHIP
CSD16321Q5	13-Inch Reel	2500	SON	Tape
CSD16321Q5T	7-Inch Reel	250	5.00-mm × 6.00-mm Plastic Package	and Reel

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

T _A = 2	5°C	VALUE	UNIT	
V_{DS}	Drain-to-Source Voltage	25	٧	
V_{GS}	Gate-to-Source Voltage	+10 / -8	V	
	Continuous Drain Current (Package Limited)	100		
I _D	Continuous Drain Current (Silicon Limited), $T_C = 25^{\circ}C$	177 A		
	Continuous Drain Current ⁽¹⁾	29		
I _{DM}	Pulsed Drain Current ⁽²⁾	400	Α	
D	Power Dissipation ⁽¹⁾	3.1	W	
P_D	Power Dissipation, T _C = 25°C	113	VV	
T _J , T _{stg}	Operating Junction, Storage Temperature	-55 to 150	°C	
E _{AS}	Avalanche Energy, Single Pulse I_D = 66 A, L = 0.1 mH, R_G = 25 Ω	218	mJ	

- (1) Typical $R_{\theta JA}$ = 40°C/W on 1-in², 2-oz Cu pad on 0.06-in thick FR4 PCB.
- (2) Max $R_{\theta JC}$ = 1.1°C/W, pulse duration \leq 100 μs , duty cycle \leq

Gate Charge






Table of Contents

10

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	nanges from Revision C (December 2016) to Revision D Page
•	Changed the R _{DS(ON)} values at 3 V, 4.5 V, 8 V & the <i>Description</i> to match the values on the <i>Electrical Characteristics</i> table.
Cł	nanges from Revision B (May 2010) to Revision C Page
•	Changed Description text
•	Added silicon limited continuous drain current to Absolute Maximum Ratings table
•	Added max power dissipation at T _C = 25°C to <i>Absolute Maximum Ratings</i> table
•	Changed Note 2 in Absolute Maximum Ratings table
•	Changed R _{θJA} max from 48°C/W : to 50°C/W
•	Changed the SOA in Figure 10 to reflect measured data
•	Added Device and Documentation Support section
<u>•</u>	Changed MECHANICAL DATA section to Mechanical, Packaging, and Orderable Information section
Cł	nanges from Revision A (Jaunary 2010) to Revision B
•	Changed R _{DS(on)} - V _{GS} = 3 V, I _D = 25 A MAX value From: 3.5 To: 3.8
<u>•</u>	Deleted the Package Marking Information section
Cł	nanges from Original (August 2009) to Revision A Page
•	Changed the labels on the Top View pinout image
•	Changed Note 1 of the From: $R_{\theta JA} = 39^{\circ}\text{C/W}$ To: Typical $R_{\theta JA} = 39^{\circ}\text{C/W}$
•	Changed Figure 1 text From: $R_{\theta JA} = 92^{\circ}C/W$ To: Typical $R_{\theta JA} = 93^{\circ}C/W$
•	Changed Figure 10 text From: $R_{\theta JA} = 92^{\circ}\text{C/W}$ To: Typical $R_{\theta JA} = 93^{\circ}\text{C/W}$
•	Changed Figure 11 X-axis values5



5 Specifications

5.1 Electrical Characteristics

 $T_A = 25^{\circ}C$ (unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS					
BV _{DSS}	Drain-to-source voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	25			V
I _{DSS}	Drain-to-source leakage current	V _{GS} = 0 V, V _{DS} = 20 V			1	μΑ
I _{GSS}	Gate-to-source leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = +10 / -8 \text{ V}$			100	nA
V _{GS(th)}	Gate-to-source threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	0.9	1.1	1.4	V
		V _{GS} = 3 V, I _D = 25 A		2.8	3.8	
R _{DS(on)}	Drain-to-source on resistance	V _{GS} = 4.5 V, I _D = 25 A		2.1	2.6	$m\Omega$
		$V_{GS} = 8 \text{ V}, I_D = 25 \text{ A}$		1.9	2.4	
9 _{fs}	Transconductance	V _{DS} = 12.5 V, I _D = 25 A		150		S
DYNAMI	C CHARACTERISTICS					
C _{iss}	Input capacitance			2360	3100	pF
C _{oss}	Output capacitance	V _{GS} = 0 V, V _{DS} = 12.5 V, f = 1 MHz		1700	2200	рF
C _{rss}	Reverse transfer capacitance			115	150	рF
R _G	Series gate resistance			1.5	3	Ω
Qg	Gate charge total (4.5 V)			14	19	nC
Q_{gd}	Gate charge gate-to-drain	V _{DS} = 12.5 V, I _D = 25 A		2.5		nC
Q _{gs}	Gate charge gate-to-source	V _{DS} = 12.5 V, I _D = 25 A		4		nC
$Q_{g(th)}$	Gate charge at V _{th}			2.1		nC
Q_{oss}	Output charge	V _{DS} = 15 V, V _{GS} = 0 V		36		nC
t _{d(on)}	Turnon delay time			9		ns
t _r	Rise time	V _{DS} = 12.5 V, V _{GS} = 4.5 V,		15		ns
t _{d(off)}	Turnoff delay time	$I_D = 25 \text{ A}, R_G = 2 \Omega$		27		ns
t _f	Fall time			17		ns
DIODE C	CHARACTERISTICS					
V_{SD}	Diode forward voltage	I _{SD} = 25 A, V _{GS} = 0 V		0.8	1	V
Q _{rr}	Reverse recovery charge	$V_{DD} = 13 \text{ V}, I_F = 25 \text{ A}, di/dt = 300 \text{ A}/\mu\text{s}$		33		nC
t _{rr}	Reverse recovery time	$V_{DD} = 13 \text{ V}, I_F = 25 \text{ A}, di/dt = 300 \text{ A}/\mu\text{s}$		32		ns


5.2 Thermal Information

 $T_A = 25$ °C (unless otherwise stated)


	PARAMETER	MIN	TYP	MAX	UNIT
R _{θJC}	Junction-to-case thermal resistance ⁽¹⁾			1.1	°C/W
R _{θJA}	Junction-to-ambient thermal resistance ⁽¹⁾ (2)			50	°C/W

⁽¹⁾ $R_{\theta JC}$ is determined with the device mounted on a 1-in², 2-oz Cu pad on a 1.5-in x 1.5-in, 0.06-in thick FR4 board. $R_{\theta JC}$ is specified by design while $R_{\theta JA}$ is determined by the user's board design. Device mounted on FR4 Material with 1 in² of 2-oz Cu.






Max $R_{\theta JA} = 50^{\circ} \text{C/W}$ when mounted on 1 in² of 2-oz Cu.



Max $R_{\theta JA} = 125^{\circ}\text{C/W}$ when mounted on minimum pad area of 2-oz Cu.

5.3 Typical MOSFET Characteristics

 $T_A = 25$ °C (unless otherwise stated)




Submit Documentation Feedback

Copyright © 2009–2017, Texas Instruments Incorporated



Typical MOSFET Characteristics (continued)


 $T_A = 25$ °C (unless otherwise stated)





Typical MOSFET Characteristics (continued)

 $T_A = 25$ °C (unless otherwise stated)







Figure 8. On Resistance vs Temperature








Figure 10. Maximum Safe Operating Area

Figure 11. Single Pulse Unclamped Inductive Switching




Figure 12. Maximum Drain Current vs Temperature

Submit Documentation Feedback

Copyright © 2009–2017, Texas Instruments Incorporated



6 Device and Documentation Support

6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

6.3 Trademarks

NexFET, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

6.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.5 Glossary

SLYZ022 — TI Glossary.


This glossary lists and explains terms, acronyms, and definitions.





7 Mechanical, Packaging, and Orderable Information


The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 Q5 Package Dimensions










M0140-01

DIM	MILLIMETERS		INCHES			
DIIVI	MIN	MAX	MIN	MAX		
Α	0.950	1.050	0.037	0.039		
b	0.360	0.460	0.014	0.018		
С	0.150	0.250	0.006	0.010		
c1	0.150	0.250	0.006	0.010		
D1	4.900	5.100	0.193	0.201		
D2	4.320	4.520	0.170	0.178		
E	4.900	5.100	0.193	0.201		
E1	5.900	6.100	0.232	0.240		
E2	3.920	4.12	0.154	0.162		
е	1.27 TYP		0.050 TYP			
K	0.760	_	0.030	_		
L	0.510	0.710	0.020	0.028		
θ	0.00		_	_		



7.2 Recommended PCB Pattern




DIM	MILLIMETERS	INCHES			
DIM	MIN MAX	MIN MAX			
F1	6.205 6.305	0.244 0.248			
F2	4.460 4.560	0.176 0.180			
F3	4.460 4.560	0.176 0.180			
F4	0.650 0.700	0.026 0.028			
F5	0.620 0.670	0.024 0.026			
F6	0.630 0.680	0.025 0.027			
F7	0.700 0.800	0.028 0.031			
F8	0.650 0.700	0.026 0.028			
F9	0.620 0.670	0.024 0.026			
F10	4.900 5.000	0.193 0.197			
F11	4.460 4.560	0.176 0.180			

For recommended circuit layout for PCB designs, see *Reducing Ringing Through PCB Layout Techniques* (SLPA005).



7.3 Q5 Tape and Reel Information



Notes:

- 1. 10-sprocket hole pitch cumulative tolerance ±0.2.
- 2. Camber not to exceed 1 mm in 100 mm, noncumulative over 250 mm.
- 3. Material: black static dissipative polystyrene.
- 4. All dimensions are in mm (unless otherwise specified).
- 5. Thickness: 0.30 ±0.05 mm.
- 6. MSL1 260°C (IR and Convection) PbF Reflow Compatible.

www.ti.com 15-Jan-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CSD16321Q5	ACTIVE	VSON-CLIP	DQH	8	2500	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM	-55 to 150	CSD16321	Samples
CSD16321Q5T	ACTIVE	VSON-CLIP	DQH	8	250	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM	-55 to 150	CSD16321	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

www.ti.com 15-Jan-2022

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated