BTM7710GP TrilithIC

Automotive Power



Never stop thinking



Table of Contents

	Table of Contents 2
1	Overview
2 2.1 2.2	Pin Configuration 4 Pin Assignment 4 Terms 6
3	Block Diagram
4 4.1 4.2 4.3 4.4 4.5 4.6	Circuit Description8Input Circuit8Output Stages8Short Circuit Protection8Overtemperature Protection8Undervoltage Lockout8Status Flag8
5 5.1 5.2 5.3 5.4	Electrical Characteristics10Absolute Maximum Ratings10Functional Range11Thermal Resistance11Electrical Characteristics11
6	Application Information
7	Package Outlines
8	Revision History



TrilithIC

BTM7710GP



1 Overview

Features

- Quad D-MOS switch driver
- · Free configurable as bridge or quad-switch
- Optimized for DC motor management applications
- Low R_{DS ON} High side: 70 mΩ typ. @ 25°C, 165 mΩ max. @ 110°C Low side: 40 mΩ typ. @ 25°C, 75 mΩ max. @ 110°C
- Peak current: typ. 15 A @ 25 °C
- Very low quiescent current: typ. 5 μA @ 25 °C
- Thermally optimized power package
- Operates up to 40 V
- Load and GND-short-circuit-protection
- Overtemperature shut down with hysteresis
- Undervoltage detection with hysteresis
- Status flag diagnosis
- Internal clamp diodes
- Isolated sources for external current sensing
- Green Product (RoHS compliant)
- AEC Qualified

Description

The **BTM7710GP** is part of the **TrilithIC** family containing three dies in one package: One double high-side switch and two low-side switches. The drains of these three vertical DMOS chips are mounted on separated lead frames. The sources are connected to individual pins, so the **BTM7710GP** can be used in H-bridge- as well as in any other configuration. The double high-side switch is manufactured in SMART SIPMOS[®] technology which combines low $R_{\text{DS ON}}$ vertical DMOS power stages with CMOS circuitry for control, protection and diagnosis. To achieve low $R_{\text{DS ON}}$ and fast switching performance, the low-side switches are manufactured in S-FET logic level technology.

Туре	Package	Marking
BTM7710GP	PG-TO263-15-1	BTM7710GP



PG-TO263-15-1



2 Pin Configuration

2.1 Pin Assignment



Figure 1 Pin Assignment BTM7710GP (Top View)



Table 1	Pin Definitio	ons and Functions
Pin No.	Symbol	Function
1	IL1	Analog input of low-side switch 1
2	NC	Not connected
3	SL1	Source of low-side switch 1
4	NC	Not connected
5	SH1	Source of high-side switch 1
6	GND	Ground of high-side switches
7	IH1	Digital input of high-side switch 1
8	DHVS	Drain of high-side switches and power supply voltage
9	ST	Status; open Drain output
10	IH2	Digital input of high-side switch 2
11	SH2	Source of high-side switch 2
12	NC	Not connected
13	IL2	Analog input of low-side switch 2
14	NC	Not connected
15	SL2	Source of low-side switch 2
16	DL2	Drain of low-side switch 2
		Heat-Slug 3 or Heat-Dissipator
17	DHVS	Drain of high-side switches and power supply voltage
		Heat-Slug 2 or Heat-Dissipator
18	DL1	Drain of low-side switch 1
		Heat-Slug 1 or Heat-Dissipator

Pins written in **bold type** need power wiring.



2.2 Terms



Table 2

HS-Source-Current	Named during Short Circuit	Named during Leakage-Cond.
I _{SH1,2}	I _{SCP H}	I _{DL LK}



3 Block Diagram



Figure 3 Block Diagram BTM7710GP



4 **Circuit Description**

4.1 Input Circuit

The control inputs IH1,2 consist of TTL/CMOS compatible Schmitt-Triggers with hysteresis. Buffer amplifiers are driven by these stages and convert the logic signal into the necessary form for driving the power output stages. The inputs are protected by ESD clamp-diodes. The inputs IL1 and IL2 are connected to the gates of the standard N-channel vertical power-MOS-FETs.

4.2 Output Stages

The output stages consist of an low R_{DSON} Power-MOS H-bridge. In H-bridge configuration, the D-MOS body diodes can be used for freewheeling when communicating inductive loads. If the high-side switches are used as single switches, positive and negative voltage spikes which occur when driving inductive loads are limited by integrated power clamp diodes.

4.3 Short Circuit Protection

The outputs are protected against short circuit to ground and short circuit over load

An internal OP-Amp controls the Drain-Source-Voltage by comparing the DS-Voltage-Drop with an internal reference voltage. Above this trip point the OP-Amp reduces the output current depending on the junction temperature and the drop voltage.

4.4 Overtemperature Protection

The high-side switches also incorporate an over temperature protection circuit with hysteresis which switches off the output transistors and sets the status output to low.

4.5 Undervoltage Lockout

When $V_{\rm S}$ reaches the switch-on voltage $V_{\rm UVON}$ the IC becomes active with a hysteresis. The high-side output transistors are switched off if the supply voltage $V_{\rm S}$ drops below the switch off value $V_{\rm UVOFF}$.

4.6 Status Flag

The status flag output is an open drain output with zener-diode which requires a pull-up resistor, as shown in the application circuit in Figure 4 "Application Example BTM7710GP" on Page 15. Various errors as listed in the table "Diagnosis" are reported by switching the open drain output ST to low.



Flag	IH1	IH2	SH1	SH1 SH2		Remarks
	Inpu	Inputs Outputs				
	0	0	L	L	1	stand-by mode
Normal operation;	0	1	L	Н	1	switch2 active
identical with functional truth table	1	0	н	L	1	switch1 active
	1	1	Н	Н	1	both switches active
Overtemperature high-side switch1	0	Х	L	Х	1	
	1	Х	L	Х	0	detected
Overtemperature high-side switch2	Х	0	Х	L	1	
	Х	1	Х	L	0	detected
Overtemperature both high-side switches	0	0	L	L	1	
	Х	1	L	L	0	detected
	1	Х	L	L	0	detected
Under voltage	Х	Х	L	L	1	not detected

Table 3 Truth table and Diagnosis (valid only for the High-Side-Switches)

Inputs:

0 = Logic LOW

1 = Logic HIGH X = don't care

Outputs:

Z = Output in tristate condition

L = Output in sink condition

H = Output in source condition

X = Voltage level undefined

Status:

1 = No error 0 = Error



5 Electrical Characteristics

5.1 Absolute Maximum Ratings

Absolute Maximum Ratings¹⁾

 $-40 \ ^{\circ}\text{C} < T_{i} < 110 \ ^{\circ}\text{C}$

High-Sid				Limit Values		Remarks	
			min.	max.			
511	le-Switches (Pins DHVS, IH1,2 and SI	H1,2)					
J. I. I	Supply voltage	Vs	- 0.3	42	V	-	
5.1.2	Supply voltage for full short circuit protection	V _{S(SCP)}	-	28	V	-	
5.1.3	HS-drain current	Is	- 10	2)	А	$T_{\rm A}$ = 25°C; $t_{\rm P}$ < 100 ms	
5.1.4	HS-input current	I _{IH}	- 5	5	mA	Pin IH1 and IH2	
5.1.5	HS-input voltage	V_{IH}	- 10	16	V	Pin IH1 and IH2	
Status O	Putput ST		-	-	_	•	
5.1.6	Status pull up voltage	$V_{\rm ST}$	- 0.3	5.4	V	-	
5.1.7	Status Output current	I _{ST}	- 5	5	mA	Pin ST	
Low-Side	e-Switches (Pins DL1,2, IL1,2 and SL	1,2)					
5.1.8	Drain-Source-Clamp voltage	V _{DSL}	55	-	V	V_{IL} = 0 V; $I_D \le 1 \text{ mA}$ T_i = 25°C	
5.1.9	LS-drain current	I _{DL}	– 12	12	А	T _C = 125°C; DC	
5.1.10			-	20	A	$T_{\rm C}$ = 85°C; $t_{\rm P}$ < 100 ms; duty cycle < 0.1	
5.1.11			-	30	A	$T_{\rm C}$ = 85°C; $t_{\rm P}$ < 1 ms; duty cycle < 0.1	
5.1.12	LS-input voltage	V_{IL}	- 20	20	V	Pin IL1 and IL2	
Tempera	atures			1			
5.1.13	Junction temperature	T_{i}	- 40	110	°C	-	
5.1.14	Storage temperature	T _{stg}	- 55	150	°C	-	
ESD Pro	tection ³⁾			1			
5.1.15	Input LS-Switch	V_{ESD}	-	0.3	kV	-	
5.1.16	Input HS-Switch	V_{ESD}	-	1	kV	-	
5.1.17	Status HS-Switch	V_{ESD}	-	2	kV	-	
5.1.18	Output LS and HS-Switch	V _{ESD}	-	8	kV	all other pins connected to Ground	

1) Not subject to production test; specified by design

2) Internally limited

3) ESD susceptibility HBM according to EIA/JESD22-A114-B (1.5k Ω , 100pF)

- Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.



5.2 Functional Range

Pos.	Parameter	Symbol	Limit Values		Unit	Remarks
			min.	max.		
5.2.1	Supply voltage	Vs	$V_{\rm UVOFF}$	42	V	After $V_{\rm S}$ rising above $V_{\rm UVON}$
5.2.2	Input voltage HS	V _{IH}	- 0.3	15	V	-
5.2.3	Input voltage LS	V_{IL}	- 0.3	20	V	_
5.2.4	Status output current	I _{ST}	0	2	mA	-
5.2.5	Junction temperature	$T_{\rm j}$	- 40	110	°C	-

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table

5.3 Thermal Resistance

Pos.	Parameter	Symbol Limit Values		imeter Symbol Limit Values		Limit Values		Limit Values		Limit Values		Limit Values		Limit Values		Unit	Conditions
			Min.	Тур.	Max.												
5.3.1	LS-junction to Case ¹⁾	R _{thJC L}	_	-	1.7	K/W	measured to pin 3 or 12										
5.3.2	HS-junction to Case ¹⁾	R _{thJC H}	_	-	1.7	K/W	measured to pin 19										
5.3.3	Junction to Ambient ¹⁾	R _{thJA}	-	16	_	K/W	2)										
	$R_{\text{thJA}} = T_{j(\text{HS})} / (P_{(\text{HS})} + P_{(\text{LS})})$																

1) Not subject to production test, specified by design.

 Specified R_{thJA} value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The Product (chip+package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70µm Cu, 2 x 35µm Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.

5.4 Electrical Characteristics

$I_{_{SH1}} = I_{_{SH2}} = I_{_{SL1}} = I_{_{SL2}} = 0 \text{ A}; -40 \text{ }^{\circ}\text{C} < T_{_{j}} < 110 \text{ }^{\circ}\text{C}; 8 \text{ V} < V_{_{S}} < 18 \text{ V}$ unless otherwise specified

Pos.	Parameter	Symbol	Limit	Values		Unit	Test Condition
			min.	typ.	max.		
Curren	t Consumption HS-switch				I		
5.4.4	Quiescent current	I _S	-	5	9	μA	IH1 = IH2 = 0 V $T_j = 25 °C$
			-	-	12	μA	$IH1 = IH2 = 0 V^{1}$
5.4.5	Supply current; one HS-switch active	I _S	-	1.5	3	mA	IH1 or IH2 = 5 V $V_{\rm S}$ = 12 V
5.4.6	Supply current; both HS-switches active	I _S	-	3	6	mA	IH1 and IH2 = 5 V $V_{\rm S}$ = 12 V
5.4.7	Leakage current of high-side switch	I _{SH LK}	-	-	6	μA	$V_{\rm IH} = V_{\rm SH} = 0 \ \rm V$ $V_{\rm S} = 12 \ \rm V$
5.4.8	Leakage current through logic GND in free wheeling condition	$I_{\rm LKCL} = I_{\rm FH} + I_{\rm SH}$	-	-	10	mA	$I_{\rm FH}$ = 3 A $V_{\rm S}$ = 12 V



$I_{\rm SH1} = I_{\rm SH2} = I_{\rm SL1} = I_{\rm SL2} = 0 \text{ A}; -40 \text{ }^{\circ}\text{C} < T_{\rm j} < 110 \text{ }^{\circ}\text{C}; 8 \text{ V} < V_{\rm s} < 18 \text{ V}$

unless otherwise specified

Pos.	Parameter	Symbol	Limit Values			Unit	Test Condition
			min.	typ.	max.		
Curren	Consumption LS-switch					1	
5.4.9	Input current	I _{IL}	-	10	100	nA	V_{IL} = 20 V; V_{DSL} = 0V
5.4.10	Leakage current of low-side switch	I _{DL LK}	-	-	10	μA	$V_{\rm IL} = 0 V$ $V_{\rm DSL} = 40V$
Under \	Voltage Lockout HS-switch			1		1	
5.4.11	Switch-ON voltage	$V_{\rm UVON}$	_	-	4.8	V	$V_{\rm s}$ increasing
5.4.12	Switch-OFF voltage	V_{UVOFF}	1.8	_	3.5	V	$V_{\rm s}$ decreasing
5.4.13	Switch ON/OFF hysteresis	V _{UVHY}	_	1	_	V	$V_{\rm uvon} - V_{\rm uvoff}$
Output	stages					1	
5.4.14	Inverse diode of high-side switch; Forward-voltage	V _{FH}	-	0.8	1.2	V	<i>I</i> _{FH} = 3 A
5.4.15	Inverse diode of low-side switch; Forward-voltage	V _{FL}	-	0.8	1.2	V	<i>I</i> _{FL} = 3 A
5.4.16	Static drain-source on-resistance of high-side switch	$R_{\rm DS \ ON \ H}$	-	70	-	mΩ	I_{SH} = 1 A; V_{S} = 12 T_{i} = 25 °C
			-	110	165	mΩ	$I_{SH} = 1 \text{ A}; V_S = 12$ $T_j = 110 \text{ °C}^{1)}$
5.4.17	Static drain-source on-resistance of low-side switch	R _{DS ON L}	-	40	-	mΩ	$I_{\rm SL} = 1 \text{ A}; V_{\rm IL} = 5 \text{ V}$ $T_{\rm j} = 25 \text{ °C}$
			-	50	75	mΩ	$I_{\rm SL} = 1 \text{ A}; V_{\rm IL} = 5 \text{ V}$ $T_{\rm j} = 110 \text{ °C}^{1)}$



$I_{\rm SH1} = I_{\rm SH2} = I_{\rm SL1} = I_{\rm SL2} = 0 \text{ A}; -40 \text{ }^{\circ}\text{C} < T_{\rm j} < 110 \text{ }^{\circ}\text{C}; 8 \text{ V} < V_{\rm s} < 18 \text{ V}$

unless otherwise specified

Pos.	Parameter	Symbol	Limit	Values		Unit	Test Condition
			min.	typ.	max.		
Short C	ircuit of high-side switch to GND						
5.4.18	Initial peak SC current	$I_{\rm SCPH}$	15	18	20	А	$T_{\rm j} = -40 \ ^{\circ}{\rm C}$
	t_{del} = 100 µs; V_{S} = 12 V; V_{DSH} = 12V		_	15	-	А	<i>T</i> _j = + 25 °C
			10	12	15	А	$T_{\rm j}$ = + 110 °C ¹⁾
Short C	ircuit of high-side switch to $V_{\rm S}$		L	I			
5.4.19	Output pull-down-resistor	R _O	8	15	35	kΩ	$V_{\rm DSL}$ = 3 V
Therma	I Shutdown ¹⁾		L	I			
5.4.20	Thermal shutdown junction temperature	$T_{\rm jSD}$	155	180	190	°C	-
5.4.21	Thermal switch-on junction temperature	T _{j SO}	150	170	180	°C	-
5.4.22	Temperature hysteresis	ΔT	_	10	_	°C	$\Delta T = T_{jSD} - T_{jSO}$
Status I	Flag Output ST of high-side switch	<u>u</u>	1	1			
5.4.23	Low output voltage	V _{STL}	_	0.2	0.6	V	<i>I</i> _{sτ} = 1.6 mA
5.4.24	Leakage current	$I_{\rm STLK}$	-	-	10	μA	<i>V</i> _{st} = 5 V
5.4.25	Zener-limit-voltage	V _{ST Z}	5.4	-	_	V	I _{st} = 1.6 mA
Switchi	ng times of high-side switch ¹⁾		L	I			
5.4.26	Turn-ON-time to 90% $V_{\rm SH}$	t _{ON}	-	75	160	μS	R_{Load} = 12 Ω
5.4.27	Turn-OFF-time to 10% $V_{\rm SH}$	t _{OFF}	-	60	160	μS	V _S = 12 V
5.4.28	Slew rate on 10 to 30% $V_{\rm SH}$	dV/d_{tON}	-	-	1.8	V/µs	
5.4.29	Slew rate off 70 to 40% $V_{\rm SH}$	$-dV/d_{tOFF}$	-	-	2.1	V/µs	
Switchi	ng times of low-side switch ¹⁾			t			
5.4.30	Turn-ON Delay Time	t _{d(on)}	-	5	-	ns	resistive load
5.4.31	Rise Time	t _r	-	25	-	ns	$I_{\rm SL}$ = 3A; $V_{\rm DSL}$ =12V
5.4.32	Switch-OFF Delay Time	t _{d(off)}	-	15	-	ns	$V_{\rm IL} = 5V; R_{\rm G} = 16\Omega$
5.4.33	Fall Time	t _f	-	25	-	ns	
Gate ch	arge of low-side switch ¹⁾						
5.4.34	Input to source charge	$Q_{\rm IS}$	-	4	_	nC	$I_{\rm SL}$ = 3 A; $V_{\rm DSL}$ =12 V
5.4.35	Input to drain charge	$Q_{\rm ID}$	-	8	-	nC	$I_{\rm SL}$ = 3 A; $V_{\rm DSL}$ =12 V
5.4.36	Input charge total	Q_{I}	-	17	40	nC	$I_{\rm SL}$ = 3 A; $V_{\rm DSL}$ =12 V $V_{\rm IL}$ = 0 to 5 V
5.4.37	Input plateau voltage	$V_{(\text{plateau})}$	-	2.5	-	V	$I_{\rm SL}$ = 3 A; $V_{\rm DSL}$ =12 V

1)Not subject to production test; specified by design



$I_{\rm SH1} = I_{\rm SH2} = I_{\rm SL1} = I_{\rm SL2} = 0 \text{ A}; -40 \text{ }^{\circ}\text{C} < T_{\rm j} < 110 \text{ }^{\circ}\text{C}; 8 \text{ V} < V_{\rm s} < 18 \text{ V}$

unless otherwise specified

Pos.	Parameter	Symbol	Limit	Limit Values			Test Condition
			min.	typ.	max.		
Contro	I Inputs of high-side switches I	H 1, 2	I				1
5.4.38	H-input voltage	$V_{IH High}$	-	-	2.5	V	-
5.4.39	L-input voltage	V _{IH Low}	1	-	_	V	-
5.4.40	Input voltage hysteresis	V _{IH HY}	-	0.3	_	V	-
5.4.41	H-input current	I_{IHHigh}	15	30	60	μA	V _{IH} = 5 V
5.4.42	L-input current	I _{IH Low}	5	-	20	μA	V _{IH} = 0.4 V
5.4.43	Input series resistance	$R_{\rm I}$	2.7	4	5.5	kΩ	-
5.4.44	Zener limit voltage	V _{IH Z}	5.4	-	_	V	I _{IH} = 1.6 mA
Contro	I Inputs IL1, 2	I		- I .	1		1
5.4.45	Gate-threshold-voltage	V _{IL th}	0.9	1.7	2.35	V	I _{DL} = 1.0 mA
1) Not	subject to production test: specified h	w design	-	-		-	ł

1) Not subject to production test; specified by design

Note: The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specified mean values expected over the production spread. If not otherwise specified, typical characteristics apply at $T_A = 25^{\circ}$ C and the given supply voltage.



6 Application Information

Note: The following simplified application examples are given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device. The function of the described circuits must be verified in the real application







7 Package Outlines



Figure 5 PG-TO263-15-1 (Plastic Transistor Single Outline Package)

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

For further information on alternative packages, please visit our website: http://www.infineon.com/packages.



8 Revision History

Rev.	Date	Changes
1.0	2008-07-07	Initial version

Edition 2008-07-07

Published by Infineon Technologies AG 81726 Munich, Germany © 7/10/08 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.