INTEGRATED CIRCUITS



Product data Supersedes data of 2001 Jan 31 IC18 Data Handbook 2001 May 18





853-2237 26343

FEATURES

- Supports in-vehicle class B multiplexing via a single bus line with ground return
- 33 kbps CAN bus speed with loading as per J2411
- 83 kbps high-speed transmission mode
- Low RFI due to output waveshaping
- Direct battery operation with protection against load dump, jump start and transients
- Bus terminal protected against short-circuits and transients in the automotive environment
- Built-in loss of ground protection
- Thermal overload protection
- Supports communication between control units even when network in low-power state
- 70 μA typical power consumption in sleep mode
- 8- and 14-pin small outline packages

QUICK REFERENCE DATA

• ±8 kV ESD protection on bus and battery pins

DESCRIPTION

The AU5790 is a line transceiver, primarily intended for in-vehicle multiplex applications. The device provides an interface between a CAN data link controller and a single wire physical bus line. The achievable bus speed is primarily a function of the network time constant and bit timing, e.g., up to 33.3 kbps with a network including 32 bus nodes. The AU5790 provides advanced sleep/wake-up functions to minimize power consumption when a vehicle is parked, while offering the desired control functions of the network at the same time. Fast transfer of larger blocks of data is supported using the high-speed data transmission mode.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{BAT}	Operating supply voltage		5.3	13	27	V
T _{amb}	Operating ambient temperature range		-40		+125	°C
V _{BATId}	Battery voltage	load dump; 1s			+40	V
V _{CANHN}	Bus output voltage		3.65		4.55	V
V _T	Bus input threshold		1.8		2.2	V
t _{TrN}	Bus output delay, rising edge		3		6.3	μs
t _{TfN}	Bus output delay, falling edge		3		9	μs
t _{DN}	Bus input delay		0.3		1	μs
I _{BATS}	Sleep mode supply current			70	100	μA

ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG #
SO8: 8-pin plastic small outline package	–40 °C to +125 °C	AU5790D	SOT96-1
SO14: 14-pin plastic small outline package	–40 °C to +125 °C	AU5790D14	SOT108-1

2

AU5790

BLOCK DIAGRAM



Figure 1. Block Diagram

AU5790

SO8 PIN CONFIGURATION



SO8 PIN DESCRIPTION

SYM- BOL	PIN	DESCRIPTION
TxD	1	Transmit data input: high = transmitter passive; low = transmitter active
NSTB (Mode 0)	2	Stand-by control: high = normal and high-speed mode; low = sleep and wake-up mode
EN (Mode 1)	3	Enable control: high = normal and wake-up mode; low = sleep and high-speed mode
RxD	4	Receive data output: low = active bus condition detected; float/high = passive bus condition detected
BAT	5	Battery supply input (12 V nom.)
RTH (LOAD)	6	Switched ground pin: pulls the load to ground, except in case the module ground is disconnected
CANH (BUS)	7	Bus line transmit input/output
GND	8	Ground

SO14 PIN CONFIGURATION



SO14 PIN DESCRIPTION

SYM- BOL	PIN	DESCRIPTION
GND	1	Ground
TxD	2	Transmit data input: high = transmitter passive; low = transmitter active
NSTB (Mode 0)	3	Stand-by control: high = normal and high-speed mode; low = sleep and wake-up mode
EN (Mode 1)	4	Enable control: high = normal and wake-up mode; low = sleep and high-speed mode
RxD	5	Receive data output: low = active bus condition detected; float/high = passive bus condition detected
N.C.	6	No connection
GND	7	Ground
GND	8	Ground
N.C.	9	No connection
BAT	10	Battery supply input (12 V nom.)
RTH (LOAD)	11	Switched ground pin: pulls the load to ground, except in case the module ground is disconnected
CANH (BUS)	12	Bus line transmit input/output
N.C.	13	No connection
GND	14	Ground

FUNCTIONAL DESCRIPTION

The AU5790 is an integrated line transceiver IC that interfaces a CAN protocol controller to the vehicle's multiplexed bus line. It is primarily intended for automotive "Class B" multiplexing applications in passenger cars using a single wire bus line with ground return. The achievable bit rate is primarily a function of the network time constant and the bit timing parameters. For example, the maximum bus speed is 33 kpbs with bus loading as specified in J2411 for a full 32 node bus, while 41.6 kbps at is possible with modified bus loading. The AU5790 also supports low-power sleep mode to help meet ignition-off current draw requirements.

The protocol controller feeds the transmit data stream to the transceiver's TxD input. The AU5790 transceiver converts the TxD data input to a bus signal with controlled slew rate and waveshaping to minimize emissions. The bus output signal is transmitted via the CANH in/output, connected to the physical bus line. If TxD is low, then a typical voltage of 4 V is output at the CANH pin. If TxD is high then the CANH output is pulled passive low via the local bus load resistance R_T. To provide protection against a disconnection of the module ground, the resistor R_T is connected to the RTH pin of the AU5790. By providing this switched ground pin, no current can flow from the floating module ground to the bus. The bus receiver detects the data stream on the bus line. The data signal is output at the RxD pin being connected to a CAN controller. The AU5790 provides appropriate filtering to ensure low susceptibility against electromagnetic interference. Further enhancement is possible with applying an external capacitor between CANH and ground potential. The device features low bus output leakage current at power supply failure situations.

If the NSTB and EN control inputs are pulled low or floating, the AU5790 enters a low-power or "sleep" mode. This mode is dedicated to minimizing ignition-off current drain, to enhance system efficiency. In sleep mode, the bus transmit function is disabled, e.g. the CANH output is inactive even when TxD is pulled low. An internal network active detector monitors the bus for any occurrence

of signal edges on the bus line. If such edges are detected, this will be signalled to the CAN controller via the RxD output. Normal transmission mode will be entered again upon a high level being applied to the NSTB and EN control inputs. These signals are typically being provided by a controller device.

Sleeping bus nodes will generally ignore normal communication on the bus. They should be activated using the dedicated wake-up mode. When NSTB is low and EN is high the AU5790 enters wake-up mode i.e. it sends data with an increased signal level. This will result in an activation of other bus nodes being attached to the network.

The AU5790 also provides a high-speed transmission mode supporting bit rates up to 100 kbps. If the NSTB input is pulled high and the EN input is low, then the internal waveshaping function is disabled, i.e. the bus driver is turned on and off as fast as possible to support high-speed transmission of data. Consequently, the EMC performance is degraded in this mode compared to the normal transmission mode. In high-speed transmission mode the AU5790 supports the same bus signal level as specified for the CANH output in normal mode.

The AU5790 features special robustness at its BAT and CANH pins. Hence the device is well suited for applications in the automotive environment. The BAT input is protected against 40 V load dump and jump start condition. The CANH output is protected against wiring fault conditions, e.g., short circuit to ground or battery voltage, as well as typical automotive transients. In addition, an over-temperature shutdown function with hysteresis is incorporated protecting the device under system fault conditions. In case of the chip temperature reaching the trip point, the AU5790 will latch-off the transmit function. The transmit function is available again after a small decrease of the chip temperature. The AU5790 contains a power-on reset circuit. For $V_{\rm bat}$ < 2.5 V, the CANH output drive will be turned off, the output will be passive, and RxD will be high. For 2.5 V < $V_{\rm bat}$ < 5.3 V, the CANH output drive may operate normally or be turned off.

NSTB	EN	TxD	Description	CANH	RxD
0	0	Don't Care	Sleep mode	0 V	float (high)
0	1	Tx-data	Wake-up transmission mode	0 V, 12 V	bus state ¹
1	0	Tx-data	High-speed transmission mode	0 V, 4 V	bus state ¹
1	1	Tx-data	Normal transmission mode	0 V, 4 V	bus state ¹

Table 1. Control Input Summary

NOTE:

RxD outputs the bus state. If the bus level is below the receiver threshold (i.e., all transmitters passive), then RxD will be floating (i.e., high, considering external pull-up resistance). Otherwise, if the bus level is above the receiver threshold (i.e., at least one transmitter is active), then RxD will be low.

AU5790

ABSOLUTE MAXIMUM RATINGS

According to the IEC 134 Absolute Maximum System: operation is not guaranteed under these conditions; all voltages are referenced to pin 8 (GND); positive currents flow into the IC, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
VBAT	Supply voltage	Steady state	-0.3	+27	V
VBATId	Short-term supply voltage	Load dump; ISO7637/1 test pulse 5 (SAE J1113, test pulse 5), T < 1s		+40	V
VBATtr2	Transient supply voltage	ISO 7637/1 test pulse 2 (SAE J1113, test pulse 2), with series diode and bypass cap of 100 nF between BAT and GND pins, Note 2.		+100	V
VBATtr3	Transient supply voltage	ISO 7637/1 pulses 3a and 3b (SAE J1113 test pulse 3a and 3b), Note 2.	-150	+100	V
VCANH_1	CANH voltage	V _{BAT} > 2 V	-10	+18	V
V _{CANH_0}	CANH voltage	V _{BAT} < 2 V	-16	+18	V
VCANHtr1	Transient bus voltage	ISO 7637/1 test pulse 1, Notes 1 and 2	-100		V
VCANHtr2	Transient bus voltage	ISO 7637/1 test pulse 2, Notes 1 and 2		+100	V
VCANHtr3	Transient bus voltage	ISO 7637/1 test pulses 3a, 3b, Notes 1 and 2	-150	+100	V
V _{RTH1}	Pin RTH voltage	V_{BAT} > 2 V, voltage applied to pin RTH via a 2 k Ω series resistor	-10	+18	V
V _{RTH0}	Pin RTH voltage	V_{BAT} < 2 V, voltage applied to pin RTH via a 2 k Ω series resistor	-16	+18	V
VI	DC voltage on pins TxD, EN, RxD, NSTB		-0.3	+7	V
ESD _{BAHB}	ESD capability of pin BAT	Direct contact discharge, R=1.5 k Ω , C=100 pF	-8	+8	kV
ESD _{CHHB}	ESD capability of pin CANH	Direct contact discharge, R=1.5 k Ω , C=100 pF	-8	+8	kV
ESD _{RTHB}	ESD capability of pin RTH	Direct contact discharge, R=1.5 k Ω + 3 k Ω , C=100 pF	-8	+8	kV
ESD _{LGHB}	ESD capability of pins TxD, NSTB, EN, RxD, and RTH	Direct contact discharge, R=1.5 k Ω , C=100 pF	-2	+2	kV
R _{Tmin}	Bus load resistance R _T being connected to pin RTH		2		kΩ
Tamb	Operating ambient temperature		-40	+125	°C
T _{stg}	Storage temperature		-40	+150	°C
T _{vj}	Junction temperature		-40	+150	°C

NOTES:

1. Test pulses are coupled to CANH through a series capacitance of 1 nF. 2. Rise time for test pulse 1: $t_r < 1 \ \mu$ s; pulse 2: $t_r < 100 \ n$ s; pulses 3a/3b: $t_r < 5 \ n$ s.

DC CHARACTERISTICS

 $-40 \text{ °C} < T_{amb} < +125 \text{ °C}; 5.5 \text{ V} < \text{V}_{BAT} < 16 \text{ V}; -0.3 \text{ V} < \text{V}_{TxD} < 5.5 \text{ V}; -0.3 \text{ V} < \text{V}_{NSTB} < 5.5 \text{ V}; -0.3 \text{ V} < \text{V}_{EN} < 5.5 \text{ V}; -0.3 \text{ V} < \text{V}_{RxD} < 5.5 \text{ V}; -1 \text{ V} < \text{V}_{CANH} < +16 \text{ V}; \text{ bus load resistor at pin RTH: } 2 \text{ } \Omega < \text{R}_{T} < 9.2 \text{ } \Omega; \text{ total bus load resistance } 270 \text{ } \Omega < \text{R}_{L} < 9.2 \text{ } \Omega; \text{ } C_{L} < 13.7 \text{ } \text{nF}; 1 \text{ } \text{\mu} \text{s} < \text{R}_{L} * \text{C}_{L} < 4 \text{ } \text{\mu} \text{s}; \text{RxD pull-up resistor } 2.2 \text{ } \Omega < \text{R}_{d} < 3.0 \text{ } \Omega; \text{ } \Omega; \text{ } \Omega \text{ } \text{ } \Omega \text{ } \text{ } \text{C}_{LR} < 30 \text{ } \text{ } \text{F} \text{ to GND}; \text{ all voltages are referenced to pin 8 (GND); positive currents flow into the IC; }$

typical values reflect the approximate average value at V_{BAT} = 13 V and T_{amb} = 25 °C, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Pin BAT						
V _{BAT}	Operating supply voltage	Note 1	5.3	13	27	V
V _{BATL}	Low battery state	Part functional or in undervoltage lockout state	2.5		5.3	V
V _{BATLO}	Supply undervoltage lockout state	TxD = 1 or 0; check CANH and RxD are floating			2.5	V
IBATPN	Passive state supply current in normal mode	NSTB = 5 V, EN = 5 V, TxD = 5 V			2	mA
I _{BATPW}	Passive state supply current in wake-up mode	NSTB = 0 V, EN = 5 V, TxD = 5 V, Note 2			3	mA
I _{BATPH}	Passive state supply current in high speed mode	NSTB = 5 V, EN = 0 V, TxD = 5 V, Note 2			4	mA
I _{BATN}	Active state supply current in normal mode	$\label{eq:NSTB} \begin{split} \text{NSTB} &= 5 \text{ V, EN} = 5 \text{ V, TxD} = 0 \text{ V,} \\ \text{R}_{\text{L}} &= 270 \ \Omega, \text{T}_{\text{amb}} = 125 \ ^{\circ}\text{C} \end{split}$			35	mA
		$T_{amb} = 25 \ ^{\circ}C, -40 \ ^{\circ}C$			40	mA
I _{BATW}	Active state supply current in wake-up mode				70	mA
		T _{amb} = 25 °C, -40 °C, Note 2			90	mA
Іватн	Active state supply current in high speed mode	$\begin{split} \text{NSTB} &= 5 \text{ V}, \text{ EN} = 0 \text{ V}, \text{ TxD} = 0 \text{ V}, \\ \text{R}_{\text{L}} &= 100 \ \Omega, \text{ Note } 2, \\ \text{T}_{\text{amb}} &= 125 \ ^{\circ}\text{C} \end{split}$			70	mA
		T _{amb} = 25 °C, -40 °C, Note 2			85	mA
I _{BATS}	Sleep mode supply current			70	100	μA
Pin CANH	-		•			-
V _{CANHN}	Bus output voltage in normal mode	NSTB = 5 V, EN = 5 V, R _L > 270Ω; 5.5 V < V _{BAT} < 27 V	3.65	4.1	4.55	V
V _{CANHW}	Bus output voltage in wake-up mode	NSTB = 0 V, EN = 5 V, R _L > 270Ω; 11.3 V < V _{BAT} < 16 V	9.80		min (V _{BAT} , 13)	V
V _{CANHWL}	Bus output voltage in wake-up mode, low battery	NSTB = 0 V, EN = 5 V, R _L > 270Ω; 5.5 V < V _{BAT} < 11.3 V	V _{BAT} – 1.45		V _{BAT}	V
V _{CANHH}	Bus output voltage in high-speed transmission mode	$\label{eq:NSTB} \begin{split} NSTB &= 5 \ V, \ EN = 0 \ V, \\ R_L &> 100 \Omega; \ 8 \ V < V_BAT < 16 \ V \end{split}$	3.65		4.55	V
CANHRR	Recessive state output current, bus recessive	Recessive state or sleep mode, $V_{CANH} = -1 V$; 0 V < V_{BAT} < 27 V	-10		10	μA
CANHRD	Recessive state output current, bus dominant	Recessive state or sleep mode, V _{CANH} = 10 V; 0 V < V _{BAT} < 16 V	-20		100	μΑ
CANHDD	Dominant state output current, bus dominant	$\label{eq:transformation} \begin{array}{l} TxD = 0 \ V, \ normal \ mode, \\ high-speed \ mode \ and \ sleep \ mode; \\ V_{CANH} = 10 \ V; \\ 0 \ V < V_{BAT} < 16 \ V \end{array}$	-20		100	μΑ
-I _{CANH_N}	Bus short circuit current, normal mode	V _{CANH} = -1 V, TxD = 0 V; NSTB = 5 V; EN = 5 V	30		150	mA
-I _{CANHW}	Bus short circuit current, wake-up mode	V _{CANH} = -1 V, TxD = 0 V; NSTB = 0 V; EN = 5 V	60		190	mA

AU5790

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Pin CANH (co	ntinued)	•				•
-I _{CANHH}	Bus short circuit current in high-speed mode	$V_{CANH} = -1 V$, TxD = 0 V; NSTB = 5 V; EN = 0 V; 8 V < V _{BAT} < 16 V	50		190	mA
ICANLG	Bus leakage current at loss of ground (I_CAN_LG = I_CANH + I_RTH)	0 V < V _{BAT} < 16 V; see Figure 3 in the test circuits section	-50		50	μΑ
T _{sd}	Thermal shutdown	Note 2	155		190	°C
T _{hys}	Thermal shutdown hysteresis	Note 2	5		15	°C
V _T	Bus input threshold	5.8 V < V _{BAT} < 27 V, all modes except sleep mode	1.8		2.2	V
V _{TL}	Bus input threshold, low battery	5.5 V < V _{BAT} < 5.8 V, all modes except sleep mode	1.5		2.2	V
V _{TS}	Bus input threshold in sleep mode	NSTB = 0 V, EN = 0 V, V _{BAT} > 11.3 V	6.15		8.1	V
V _{TSL}	Bus input threshold in sleep mode, low battery	NSTB = 0 V, EN = 0 V, 5.5 V < V _{BAT} < 11.3 V	V _{BAT} – 4.3		V _{BAT} – 3.25	V
Pin RTH	•	•	•		•	•
V _{RTH1}	Voltage on switched ground pin	I _{RTH} = 1 mA			0.1	V
V _{RTH2}	Voltage on switched ground pin	I _{RTH} = 6 mA			1	V
Pins NSTB, E	N	·	•			
V _{ih}	High level input voltage	5.5 V < V _{BAT} < 27 V	3			V
V _{il}	Low level input voltage	5.5 V < V _{BAT} < 27 V			1	V
li	Input current	$V_i = 1 V and V_i = 5 V$	15		50	μΑ
Pin TxD	·				-	-
V _{itxd}	TxD input threshold	5.5 V < V _{BAT} < 27 V	1		3	V
-l _{iltxd}	TxD low level input current in normal mode	NSTB = 5 V, EN = 5 V, $V_{TxD} = 0 V$	50		180	μA
-I _{ihtxd}	TxD high level input current in sleep mode	NSTB = 0 V, EN = 0 V, V _{TxD} = 5 V	-5		10	μA
Pin RxD	•	•	•		•	•
V _{olrxd}	RxD low level output voltage	I_{RxD} = 2.2 mA; V _{CANH} = 10 V, all modes			0.45	V
l _{olrxd}	RxD low level output current	V _{RxD} = 5 V; V _{CANH} = 10 V	3		35	mA
l _{ohrxd}	RxD high level leakage	$V_{RxD} = 5 V; V_{CANH} = 0 V,$ all modes	-10		+10	μΑ
						-

NOTES:

Operation at battery voltages down to 5.3 volts is guaranteed by design. Operation higher than 18 volts (18 V < V_{BAT} < 27 V) for up to two minutes is permitted if the thermal design of the board prevents reaching the thermal protection temperature limit, T_{sd}, otherwise the device will self protect. Typically these requirements will be encountered during jump start operation at T_{amb} 85 °C and V_{BAT} < 27 V. Refer to the "Thermal Characteristics" section of this data sheet, or application note AN2005 for guidance.

2. This parameter is characterized but not subject to production test.

Product data

AU5790

Dynamic (AC) CHARACTERISTICS for 33 kbps operation

 $-40 \circ C < T_{amb} < +125 \circ C; 5.5 V < V_{BAT} < 16 V; -0.3 V < V_{TxD} < 5.5 V; -0.3 V < V_{NSTB} < 5.5 V; -0.3 V < V_{EN} < 5.5 V; -0.3 V < V_{$

typical values reflect the approximate average value at V_{BAT} = 13 V and T_{amb} = 25 °C, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Pin CANH				•		-
V _{dBAMN}	CANH harmonic content in normal mode				70	dBµ∨
V _{dBAMW}	CANH harmonic content in wake-up mode	$\begin{split} & \text{NSTB} = 5 \text{ V, EN} = 0 \text{ V;} \\ & \text{R}_{\text{L}} = 270 \ \Omega, \ \text{C}_{\text{L}} = 15 \text{ nF;} \\ & \text{f}_{\text{TxD}} = 20 \text{ kHz}, 50\% \text{ duty cycle;} \\ & \text{8 V} < \text{V}_{\text{BAT}} < 16 \text{ V;} \\ & 0.53 \text{ MHz} < \text{f} < 1.7 \text{ MHz}, \text{ Note 2} \end{split}$			80	dBµ∨
Pins NSTB, E	N	_				
t _{NH}	Normal mode to high-speed mode delay				30	μs
t _{HN}	High-speed mode to normal mode delay				30	μs
t _{WN}	Wake-up mode to normal mode delay	8 V < V _{BAT} < 16 V			30	μs
t _{NS}	Normal mode to sleep mode delay				500	μs
t _{SN}	Sleep mode to normal mode delay				50	μs
Pin TxD						
t _{TrN}	Transmit delay in normal mode, bus rising edge	$\begin{split} \text{NSTB} &= 5 \text{ V}, \text{ EN} = 5 \text{ V}; \\ \text{R}_L &= 270 \ \Omega, \ \text{C}_L &= 15 \text{ nF}; \\ 5.5 \text{ V} &< \text{V}_{\text{BAT}} < 27 \text{ V}; \\ \text{measured from the falling edge on} \\ \text{TxD to } \text{V}_{\text{CANH}} &= 3.0 \text{ V} \end{split}$	3		6.3	μs
t _{TfN}	Transmit delay in normal mode, bus falling edge	NSTB = 5 V, EN = 5 V; $R_L = 270 \Omega$, $C_L = 15 nF$; 5.5 V < V _{BAT} < 27 V; measured from the rising edge on TxD to V _{CANH} = 1.0 V	3		9	μs
t _{TrW}	Transmit delay in wake-up mode, bus rising edge to normal levels	NSTB = 0 V, EN = 5 V; $R_L = 270 \Omega$, $C_L = 15 nF$; $5.5 V < V_{BAT} < 27 V$; measured from the falling edge on TxD to V _{CANH} = 3.0 V	3		6.3	μs
t _{TrW-S}	Transmit delay in wake-up mode, bus rising edge to wake-up level	$\begin{array}{l} \text{NSTB} = 0 \text{ V, EN} = 5 \text{ V;} \\ \text{R}_{\text{L}} = 270 \ \Omega, \ \text{C}_{\text{L}} = 15 \text{ nF;} \\ 11.3 \text{ V} < \text{V}_{\text{BAT}} < 27 \text{ V;} \\ \text{measured from the falling edge on} \\ \text{TxD to } \text{V}_{\text{CANH}} = 8.9 \text{ V} \end{array}$	3		18	μs
t _{TfW-3.6}	Transmit delay in wake-up mode, bus falling edge with 3.6 μs time constant	$\label{eq:NSTB} \begin{split} &NSTB = 0 \ V, \ EN = 5 \ V; \\ &R_{L} = 270 \ \Omega, \ C_{L} = 13.3 \ nF; \\ &5.5 \ V < V_{BAT} < 27 \ V; \\ &measured from the rising edge on \\ &TxD \ to \ V_{CANH} = 1 \ V, \ Note \ 2 \end{split}$	3		12.7	μs
t _{TfW-4.0}	Transmit delay in wake-up mode, bus falling edge with 4.0 μs time constant	$\label{eq:starsess} \begin{array}{l} \text{NSTB} = 0 \ \text{V}, \ \text{EN} = 5 \ \text{V}; \\ \text{R}_L = 270 \ \Omega, \ \text{C}_L = 15 \ \text{nF}; \\ 5.5 \ \text{V} < \ \text{V}_{\text{BAT}} < 27 \ \text{V}; \\ \text{measured from the rising edge on} \\ \text{TxD to } \ \text{V}_{\text{CANH}} = 1 \ \text{V} \end{array}$	3		13.7	μs

AU5790

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Pin TxD (cont	inued)	•		• •		-
t _{TrHS}	Transmit delay in high-speed mode, bus rising edge	$\begin{split} \text{NSTB} &= 5 \text{ V}, \text{ EN} = 0 \text{ V}; \\ \text{R}_{\text{L}} &= 100 \ \Omega, \text{ C}_{\text{L}} &= 15 \text{ nF}; \\ 8 \text{ V} &< \text{V}_{\text{BAT}} &< 16 \text{ V}; \\ \text{measured from the falling edge on} \\ \text{TxD to } \text{V}_{\text{CANH}} &= 3.0 \text{ V} \end{split}$	0.1		1.5	μs
t _{TfHS}	Transmit delay in high-speed mode, bus falling edge	$\begin{split} \text{NSTB} &= 5 \text{ V}, \text{EN} = 0 \text{ V}; \\ \text{R}_{\text{L}} &= 100 \ \Omega, \text{C}_{\text{L}} = 15 \text{ nF}; \\ 8 \text{ V} &< \text{V}_{\text{BAT}} < 16 \text{ V}; \\ \text{measured from the rising edge on} \\ \text{TxD to } \text{V}_{\text{CANH}} = 1.0 \text{ V} \end{split}$	0.2		3	μs
Pin RxD	•	•		·		-
t _{DN}	Receive delay in normal mode, bus rising and falling edge	$\begin{split} \text{NSTB} &= 5 \text{ V}, \text{ EN} = 5 \text{ V}; \\ 5.5 \text{ V} < \text{V}_{\text{BAT}} < 27 \text{ V}; \\ \text{CANH to RxD time measured from} \\ \text{V}_{\text{CANH}} &= 2.0 \text{ V to V}_{\text{RxD}} = 2.5 \text{ V} \end{split}$	0.3		1	μs
t _{DW}	Receive delay in wake-up mode, bus rising and falling edge	$\label{eq:NSTB} \begin{split} \text{NSTB} &= 0 \text{ V}, \text{ EN} = 5 \text{ V}; \\ \text{5.5 V} < \text{V}_{\text{BAT}} < 27 \text{ V}; \\ \text{CANH to RxD time measured from} \\ \text{V}_{\text{CANH}} &= 2.0 \text{ V to V}_{\text{RxD}} = 2.5 \text{ V} \end{split}$	0.3		1	μs
t _{DHS}	Receive delay in high-speed mode, bus rising and falling edge	$\label{eq:NSTB} \begin{split} \text{NSTB} &= 5 \text{ V}, \text{ EN} = 0 \text{ V};\\ 8 \text{ V} &< \text{V}_{\text{BAT}} < 16 \text{ V};\\ \text{CANH to RxD time measured from}\\ \text{V}_{\text{CANH}} &= 2.0 \text{ V to } \text{V}_{\text{RxD}} = 2.5 \text{ V} \end{split}$	0.3		1	μs
t _{DS}	Receive delay in sleep mode, bus rising edge	$\label{eq:NSTB} \begin{array}{l} NSTB = 0 \ V, \ EN = 0 \ V; \\ CANH \ to \ RxD \ time, \ measured \ from \\ V_{CANH} = min \ \{(V_{BAT} - 3.78 \ V), \\ 7.13 \ V\} \ to \ V_{RxD} = 2.5 \ V \end{array}$	10		70	μs

NOTES:

Operation at battery voltages down to 5.3 volts is guaranteed by design. Operation higher than 18 volts (18 V < V_{BAT} < 27 V) for up to two minutes is permitted if the thermal design of the board prevents reaching the thermal protection temperature limit, T_{sd}, otherwise the device will self protect. Typically these requirements will be encountered during jump start operation at T_{amb} 85 °C and V_{BAT} < 27 V. Refer to the "Thermal Characteristics" section of this data sheet, or application note AN2005 for guidance.

2. This parameter is characterized but not subject to production test.

AU5790



NOTE:

When AU5790 is in normal, high-speed, or wake-up mode, the transmit delay in rising edge t_{Tr} may be expressed as t_{TrN}, t_{TrHS}, or t_{TrW}, respectively; the transmit delay in falling edge t_{Tf} may be expressed as t_{TfN}, t_{TfHS}, or t_{TfW}, respectively; and the receive delay t_D as t_{DN}, t_{DHS}, or t_{DW}, respectively.

Figure 2. Timing Diagrams: Pin TxD, CANH, and RxD

AU5790

Product data

TEST CIRCUITS



Loss of ground test circuit Figure 3.

NOTES:

Opening S3 simulates loss of module ground. Check I_CAN_LG with the following switch positions to simulate loss of ground in all modes:

- 1. S1 = open = S2
- S1 = open, S2 = closed
 S1 = closed, S2 = open
- 4. S1 = closed = S2

AU5790

APPLICATION INFORMATION

The information in this section is not part of the IC specification, but is presented for information purposes only. Additional information on single wire CAN networks, application circuits, and thermal management are included in application note AN2005.



Figure 4. Application circuit example for the AU5790

AU5790 transceivers may require additional PCB surface at ground pin(s) as heat conductor(s) in order to meet thermal requirements. See thermal characteristics section for details.

Table 2. Maximum CAN Bit Rate

MODE	MAXIMUM BIT RATE AT 0.35% CLOCK ACCURACY
Normal transmission	33.3 kbps
High-speed transmission	83.3 kbps
Sample point as % of bit time	85%
Bus Time constant, normal mode	1.0 to 4.0 μs

shutdown hysteresis is about 5 °C. In order to avoid this transmit function shutdown, care must be taken to not overheat the IC during application. The relationships between junction temperature, ambient temperature, dissipated power, and thermal resistance can be expressed as:

50

100

150

Cu area on fused pins (mm2)

The AU5790 provides protection from thermal overload. When the

IC junction temperature reaches the threshold (~155 °C), the

AU5790 will disable the transmitter drivers, reducing power

Single wire CAN transceiver

THERMAL CHARACTERISTICS

200

0

$T_j = T_a + P_d * \theta_{ja}$

where: T_j is junction temperature (°C); T_a is ambient temperature (°C); P_d is dissipated power (W); θ_{ia} is thermal resistance (°C/W).

Thermal Resistance

Thermal resistance is the ability of a packaged IC to dissipate heat to its environment. In semiconductor applications, it is highly dependant on the IC package, PCBs, and airflow. Thermal resistance also varies slightly with input power, the difference between ambient and junction temperatures, and soldering material.

Figures 5 and 6 show the thermal resistance as the function of the IC package and the PCB configuration, assuming no airflow.

very low

SL01249



Figure 5. SO-8 Thermal Resistance vs. PCB Configuration, Note 1, 2, 3

200

250



Figure 6. SO-14 Thermal Resistance vs. PCB Configuration, Note 1, 2, 3

AU5790

Table 3 shows the maximum power dissipation of an AU5790 without tripping the thermal overload protection, for specified combinations of package, board configuration, and ambient temperature.

Table 3. Maximum power dissipation

		Θ_{JA}	P	tot	
			Power Dissipation Max.		
	Additional Foil Area for	Thermal Resistance	T _a = 85 °C	T _a = 125 °C	
Board Type	Heat Dissipation	K/W	mW	mW	
SO-8 on High	Normal traces	103	631	243	
Conductance Board	225 Sq. mm of copper foil attached to pin 8.	82	793	305	
SO-8 on Low	Normal traces	163	399	153	
Conductance Board	225 Sq. mm of copper attached to pin 8.	119	546	210	
SO-8 on Very Low	Normal traces	194	335	129	
Conductance Board	225 Sq. mm of copper attached to pin 8.	135	481	185	
SO-14 on High	Normal traces	63	1032	397	
Conductance Board	105 Sq. mm of copper attached to each of pins 1, 7, 8, & 14.	50	1300	500	
SO-14 on Low	Normal traces	103	631	243	
Conductance Board	105 Sq. mm of copper attached to each of pins 1, 7, 8, & 14.	70	929	357	
SO-14 on Very Low	Normal traces	126	516	198	
Conductance Board	105 Sq. mm of copper attached to each of pins 1, 7, 8, & 14.	82	793	305	

NOTES:

1. The High Conductance board is based on modeling done to EIA/JEDEC Standard JESD51-7. The board emulated contains two one ounce thick copper ground planes, and top surface copper conductor traces of two ounce (0.071 mm thickness of copper).

The Low Conductance board is based on modeling done to EIA/JEDEC Standard EIA/JESD51-3. The board does not contain any ground planes, and the top surface copper conductor traces of two ounce (0.071 mm thickness of copper).
 The Very Low Conductance board is based on the EIA/JESD51-3, however the thickness of the surface conductors has been reduced to

3. The Very Low Conductance board is based on the EIA/JESD51-3, however the thickness of the surface conductors has been reduced to 0.035 mm (also referred to as 1.0 Ounce copper).

4. The above mentioned JEDEC specifications are available from: http://www.jedec.org/

Power Dissipation

Power dissipation of an IC is the major factor determining junction temperature. AU5790 power dissipation in active and passive states are different. The average power dissipation is:

 $P_{tot} = P_{INT}^*Dy + P_{PNINT}^* (1-Dy)$

where: P_{tot} is total dissipation power;

PINT is dissipation power in an active state;

P_{PNINT} is dissipation power in a passive state;

Dy is duty cycle, which is the percentage of time that TxD is in an active state during any given time duration.

At passive state there is no current going into the load. So all of the supply current is dissipated inside the IC.

 $P_{PNINT} = V_{BAT} * I_{BATPN}$

where: V_{BAT} is the battery voltage;

IBATPN is the passive state supply current in normal mode.

In an active state, part of the supply current goes to the load, and only part of the supply current dissipates inside the IC, causing an incremental increase in junction temperature.

$$P_{INT} = P_{BATAN} - P_{LOADN}$$

where: P_{BATAN} is active state battery supply power in normal mode;

 $P_{BATAN} = V_{BAT} * I_{BATAN}$

PLOADN is load power consumption in normal mode.

PLOADN = VCANHN * ILOADN

where: IBATAN is active state supply current in normal mode;

V_{CANHN} is bus output voltage in normal mode;

ILOADN is current going through load in normal mode.

Table 4. Representative Power Dissipation Analyses

 $I_{LOAD} = V_{CANHN}/R_{LOAD}$

$I_{BATN} = I_{LOAD} + I_{INT}$

where: I_{INT} is an active state current dissipated within the IC in normal mode.

 $I_{\rm INT}$ will decrease slightly when the node number decreases. To simplify this analysis, we will assume $I_{\rm INT}$ is fixed.

I_{INT} = I_{BATN} (32 nodes) – I_{LOAD} (32 nodes)

 $\mathsf{I}_{\mathsf{BATN}}$ (32 nodes) may be found in the DC Characteristics table.

A power dissipation example follows. The assumed values are chosen from specification and typical applications.

Assumptions:

 $V_{BAT} = 13.4 V$ $R_T = 9.1 k\Omega$ 32 nodes $I_{BATPN} = 2 mA$ $I_{BATN} (32 nodes) = 35 mA$ $V_{CANHN} = 4.55 V$ Duty cycle = 50%

Computations:

$$\begin{split} R_{LOAD} &= 9.1 \ \text{k}\Omega \ / \ 32 = 284.4 \ \Omega \\ P_{\text{PNINT}} &= 13.4 \ \text{V} \times 2 \ \text{mA} = 26.8 \ \text{mW} \\ I_{LOAD} &= 4.55 \ \text{V} \ / 284.4 \ \Omega = 16 \text{mA} \\ P_{LOADN} &= 4.55 \ \text{V} \times 16 \ \text{mA} = 72.8 \ \text{mW} \\ I_{\text{INT}} &= 35 \ \text{mA} - 16 \ \text{mA} = 19 \ \text{mA} \\ P_{BATAN} &= 13.4 \ \text{V} \times 35 \ \text{mA} = 469 \ \text{mW} \\ P_{\text{INT}} &= 469 \ \text{mW} - 72.8 \ \text{mW} = 396.2 \ \text{mW} \\ \end{split}$$

Additional examples with various node counts are shown in Table 4.

Nodes	R _{LOAD} (Ω)	V _{BAT} (V)	I _{BATPN} (mA)	P _{PNINT} (mW)	V _{CANHN} (V)	I _{LOAD} (mA)	I _{BATN} (mA)	I _{INT} (mA)	P _{INT} (mW)	Dcycle	P _{tot} (mW)
2	4550	13.4	2	26.8	4.55	1	20	19	263.5	0.5	145.1
10	910	13.4	2	26.8	4.55	5	24	19	298.9	0.5	162.8
20	455	13.4	2	26.8	4.55	10	29	19	343.1	0.5	184.9
32	284.4	13.4	2	26.8	4.55	16	35	19	396.2	0.5	211.5
2	4550	26.5	2	53	4.55	1	20	19	525.5	0.5	289.2
10	910	26.5	2	53	4.55	5	24	19	613.3	0.5	333.1
20	455	26.5	2	53	4.55	10	29	19	723	0.5	388
32	284.4	26.5	2	53	4.55	16	35	19	854.7	0.5	453.8

By knowing the maximum power dissipation, and the operation ambient temperature, the required thermal resistance without tripping the thermal protection can be calculated, as shown in Figure 7. Then from Figure 5 or 6, a suitable PCB can be selected.



Figure 7. Required Thermal Resistance vs. Ambient Temperature and Power Dissipation



Product data

SO14: plastic small outline package; 14 leads; body width 3.9 mm А X = v M A Η_E Q A۵ (A_3) pin 1 index Ш ⊞ 出 е + w M detail X bp 5 mm 2.5 0 scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) А D⁽¹⁾ E⁽¹⁾ Z ⁽¹⁾ UNIT L Q θ v A₁ A_2 A_3 С е $H_{\rm E}$ Lp w У bp max. 0.25 1.45 0.49 0.25 8.75 4.0 6.2 1.0 0.7 0.7 1.27 1.05 mm 1.75 0.25 0.25 0.25 0.1 0.10 1.25 8.55 3.8 5.8 0.3 0.36 0.4 0.6 8° 0.19 00 0.028 0.024 0.010 0.057 0.019 0.0100 0.35 0.16 0.244 0.039 0.028 0.050 0.041 0.01 0.01 0.004 inches 0.069 0.01 0.34 0.004 0.049 0.014 0.0075 0.15 0.228 0.016 0.012 Note 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE VERSION		REFEF	EUROPEAN	ISSUE DATE		
	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT108-1	076E06	MS-012				-97-05-22 99-12-27

SOT108-1

Data sheet status

Data sheet status ^[1]	Product status ^[2]	Definitions
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Argues Avenue P.O. Box 3409 Sunnyvale, California 94088-3409 Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 2001 All rights reserved. Printed in U.S.A.

Date of release: 05-01

Document order number:

9397 750 08401

Let's make things better.



