

Dual-Channel Digital Isolator, Enhanced System-Level ESD Reliability

ADuM3210

FEATURES

Enhanced system-level ESD performance per IEC 61000-4-x High temperature operation: 125°C **Default low output** Narrow body, RoHS-compliant, 8-lead SOIC Low power operation 5 V operation 1.6 mA per channel maximum @ 0 Mbps to 2 Mbps 3.7 mA per channel maximum @ 10 Mbps **3 V operation** 1.4 mA per channel maximum @ 0 Mbps to 2 Mbps 2.4 mA per channel maximum @ 10 Mbps 3 V/5 V level translation High data rate: dc to 10 Mbps (NRZ) **Precise timing characteristics** 3 ns maximum pulse width distortion 3 ns maximum channel-to-channel matching High common-mode transient immunity: >25 kV/µs Safety and regulatory approvals UL recognition: 2500 V rms for 1 minute per UL 1577 CSA Component Acceptance Notice #5A **VDE Certificate of Conformity** DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 VIORM = 560 V peak

APPLICATIONS

Size-critical multichannel isolation Plasma display panels

GENERAL DESCRIPTION

The ADuM3210¹ is a dual-channel, digital isolator based on Analog Devices, Inc., *i*Coupler[®] technology. Combining high speed CMOS and monolithic transformer technology, this isolation component provides outstanding performance characteristics superior to alternatives such as optocoupler devices.

By avoiding the use of LEDs and photodiodes, *i*Coupler devices remove the design difficulties commonly associated with optocouplers. The typical optocoupler concerns regarding uncertain current transfer ratios, nonlinear transfer functions, and temperature and lifetime effects are eliminated with the simple *i*Coupler digital interfaces and stable performance characteristics. The need for external drivers and other discrete components is eliminated with these *i*Coupler products. Furthermore, *i*Coupler devices consume one-tenth to one-sixth the power of optocouplers at comparable signal data rates.

The ADuM3210 isolator provides two independent isolation channels. It operates with the supply voltage on either side ranging from 2.7 V to 5.5 V, providing compatibility with lower voltage systems as well as enabling voltage translation functionality across the isolation barrier. The ADuM3210 has a default output low characteristic in comparison to the ADuM3200/ADuM3201 models that have a default output high characteristic. The ADuM3210 is also available in 125°C temperature grade.

In comparison to the ADuM1210 isolator, the ADuM3210 isolator contains various circuit and layout changes providing increased capability relative to system-level IEC 61000-4-x testing (ESD, burst, and surge). The precise capability in these tests for either the ADuM1210 or ADuM3210 products is strongly determined by the design and layout of the user's board or module. For more information, see AN-793 Application Note, *ESD/Latch-Up Considerations with iCoupler Isolation Products*.



FUNCTIONAL BLOCK DIAGRAM

¹ Protected by U.S. Patents 5,952,849; 6,873,065; 7,075,239. Other patents pending.

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2007–2008 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Features	1
Applications	1
General Description	1
Functional Block Diagram	1
Revision History	2
Specifications	3
Electrical Characteristics—5 V, 105°C and 125°C Operation	3
Electrical Characteristics—3 V, 105°C Operation	4
Electrical Characteristics—3 V, 125°C Operation	5
Electrical Characteristics—Mixed 5 V/3 V or 3 V/5 V, 105°C Operation	6
Electrical Characteristics—Mixed 5 V/3 V or 3 V/5 V, 125°C Operation	8
Package Characteristics	10
Regulatory Information	10
Insulation and Safety-Related Specifications	10

REVISION HISTORY

9/08—Rev. Sp0 to Rev. A	
Changes to Features and General Description Sections 1	Ĺ
Changes to Specifications Section	3
Changes to Recommended Operating Conditions Section 11	L
Changes to Ordering Guide 18	3

7/07—Revision Sp0: Initial Version

DIN V VDE V 0884-10 (VDE V 0884-10) Insulation Characteristics
Recommended Operating Conditions11
Absolute Maximum Ratings 12
ESD Caution12
Pin Configuration and Function Descriptions13
Typical Performance Characteristics 14
Applications Information
PC Board Layout15
System-Level ESD Considerations and Enhancements 15
Propagation Delay-Related Parameters15
DC Correctness and Magnetic Field Immunity15
Power Consumption16
Insulation Lifetime
Outline Dimensions
Ordering Guide18

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS—5 V, 105°C AND 125°C OPERATION

All voltages are relative to their respective ground. 4.5 V \leq V_{DD1} \leq 5.5 V, 4.5 V \leq V_{DD2} \leq 5.5 V. All minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at T_A = 25°C, V_{DD1} = V_{DD2} = 5 V. Table 1

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current, per Channel, Quiescent	I _{DDI (Q)}		0.4	0.8	mA	
Output Supply Current, per Channel, Quiescent	IDDO (Q)		0.5	0.6	mA	
ADuM3210, Total Supply Current, Two Channels ¹						
DC to 2 Mbps						
V _{DD1} Supply Current	I _{DD1 (Q)}		1.3	1.7	mA	DC to 1 MHz logic signal freq.
V _{DD2} Supply Current	IDD2 (Q)		1.0	1.6	mA	DC to 1 MHz logic signal freq.
10 Mbps						
VDD1 Supply Current	IDD1 (10)		3.5	4.6	mA	5 MHz logic signal freq.
V _{DD2} Supply Current	IDD2 (10)		1.7	2.8	mA	5 MHz logic signal freq.
Input Currents	I _{IA} , I _{IB}	-10	+0.01	+10	μΑ	$0 \leq V_{IA}, V_{IB} \leq V_{DD1} \text{ or } V_{DD2}$
Logic High Input Threshold	VIH	$0.7 \times (V_{DD1} \text{ or } V_{DD2})$			V	
Logic Low Input Threshold	VIL			$0.3 \times (V_{DD1} \text{ or } V_{DD2})$	V	
Logic High Output Voltages	Vоан	(V _{DD1} or V _{DD2}) – 0.1	5.0		V	$I_{\text{Ox}} = -20 \; \mu\text{A} \text{, } V_{\text{Ix}} = V_{\text{IxH}}$
	Vовн	(V _{DD1} or V _{DD2}) – 0.5	4.8		V	$I_{\text{Ox}} = -4 \text{ mA, } V_{\text{Ix}} = V_{\text{IxH}}$
Logic Low Output Voltages	VOAL		0.0	0.1	v	$I_{0x} = 20 \ \mu A, V_{1x} = V_{1xL}$
	VOBL		0.04	0.1	v	$I_{0x} = 400 \ \mu A$, $V_{1x} = V_{1xL}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
SWITCHING SPECIFICATIONS						
Minimum Pulse Width ²	PW			100	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Maximum Data Rate ³		10			Mbps	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay ⁴	tphl, tplh	20		50	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			3	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Change vs. Temperature			5		ps/°C	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay Skew⁵	t PSK			15	ns	C _L = 15 pF, CMOS signal levels
Channel-to-Channel Matching ⁶	t PSKCD			3	ns	C _L = 15 pF, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t _R /t _F		2.5		ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Common-Mode Transient Immunity at Logic High Output ⁷	CM _H	25	35		kV/µs	$V_{lx} = V_{DD1}, V_{DD2}, V_{CM} = 1000 \text{ V},$ transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output ⁷	CM∟	25	35		kV/µs	$\label{eq:Vix} \begin{split} V_{\text{Ix}} &= 0 \text{ V}, V_{\text{CM}} = 1000 \text{ V}, \\ \text{transient magnitude} &= 800 \text{ V} \end{split}$
Refresh Rate	fr		1.2		Mbps	
Input Dynamic Supply Current, per Channel ⁸	IDDI (D)		0.19		mA/Mbps	
Output Dynamic Supply Current, per Channel ⁸	IDDO (D)		0.05		mA/Mbps	

¹ The supply current values for both channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 4 through Figure 6 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 7 and Figure 8 for total V_{DD1} and V_{DD2} supply currents as a function of data rate.

² The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

³ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

⁴ t_{PHL} propagation delay is measured from the 50% level of the falling edge of the V_{Ix} signal to the 50% level of the falling edge of the V_{Ox} signal. t_{PLH} propagation delay is measured from the 50% level of the rising edge of the V_{Ix} signal to the 50% level of the rising edge of the V_{Ox} signal.

⁵ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} and/or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

⁶ Channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 7 CM_H is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ > 0.8 V_{DD2}. CM_L is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

T 11 a

ELECTRICAL CHARACTERISTICS—3 V, 105°C OPERATION

All voltages are relative to their respective ground. 2.7 V \leq V_{DD1} \leq 3.6 V, 2.7 V \leq V_{DD2} \leq 3.6 V. All minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at T_A = 25°C, V_{DD1} = V_{DD2} = 3.0 V.

Table 2.						
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current, per Channel, Quiescent	IDDI (Q)		0.3	0.5	mA	
Output Supply Current, per Channel, Quiescent	IDDO (Q)		0.3	0.5	mA	
ADuM3210BR, Total Supply Current, Two Channels ¹						
DC to 2 Mbps						
V _{DD1} Supply Current	I _{DD1 (Q)}		0.8	1.3	mA	DC to 1 MHz logic signal freq.
VDD2 Supply Current	I _{DD2 (Q)}		0.7	1.0	mA	DC to 1 MHz logic signal freq.
10 Mbps						
VDD1 Supply Current	IDD1 (10)		2.0	3.2	mA	5 MHz logic signal freq.
V _{DD2} Supply Current	I _{DD2 (10)}		1.1	1.7	mA	5 MHz logic signal freq.
Input Currents	IIA, IIB	-10	+0.01	+10	μA	$0 \le V_{IA}, V_{IB}, \le V_{DD1} \text{ or } V_{DD2}$
Logic High Input Threshold	VIH	$0.7 \times (V_{DD1} \text{ or } V_{DD2})$			V	
Logic Low Input Threshold	Vil			0.3 × (V _{DD1} or V _{DD2})	V	
Logic High Output Voltages	VOAH	(V _{DD1} or V _{DD2}) - 0.1	3.0		V	$I_{\text{Ox}} = -20 \; \mu\text{A}, V_{\text{Ix}} = V_{\text{IxH}}$
	Vовн	(V _{DD1} or V _{DD2}) – 0.5	2.8		V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	VOAL		0.0	0.1	V	$I_{Ox} = 20 \ \mu A$, $V_{Ix} = V_{IxL}$
	VOBL		0.04	0.1	V	$I_{Ox} = 400 \ \mu A, V_{Ix} = V_{IxL}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
SWITCHING SPECIFICATIONS						
Minimum Pulse Width ²	PW			100	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Maximum Data Rate ³		10			Mbps	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay ⁴	tphl, tplh	20		60	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			3	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Change vs. Temperature			5		ps/°C	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay Skew ⁵	t _{PSK}			22	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching ⁶	t _{PSKCD}			3	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t _R /t _F		3.0		ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Common-Mode Transient Immunity at Logic High Output ⁷	CM _H	25	35		kV/µs	$V_{lx} = V_{DD1}, V_{DD2}, V_{CM} = 1000 V,$ transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output ⁷	CM∟	25	35		kV/μs	$V_{lx} = 0 V$, $V_{CM} = 1000 V$, transient magnitude = $800 V$
Refresh Rate	fr		1.1		Mbps	
Input Dynamic Supply Current, per Channel ⁸	IDDI (D)		0.10		mA/Mbps	
Output Dynamic Supply Current, per Channel ⁸	IDDO (D)		0.03		mA/Mbps	

¹ The supply current values for both channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 4 through Figure 6 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 7 and Figure 8 for total V_{DD1} and V_{DD2} supply currents as a function of data rate.

² The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

³ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

⁴ t_{PHL} propagation delay is measured from the 50% level of the falling edge of the V_{Ix} signal to the 50% level of the falling edge of the V_{ox} signal. t_{PLH} propagation delay is measured from the 50% level of the rising edge of the V_{ix} signal to the 50% level of the rising edge of the V_{ox} signal.

⁵ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} and/or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

⁶ Channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 7 CM_H is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ > 0.8 V_{DD2}. CM_L is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

ELECTRICAL CHARACTERISTICS—3 V, 125°C OPERATION

All voltages are relative to their respective ground. 3.0 V \leq V_{DD1} \leq 3.6 V, 3.0 V \leq V_{DD2} \leq 3.6 V. All minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at T_A = 25°C, V_{DD1} = V_{DD2} = 3.0 V.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS			-76			
Input Supply Current, per Channel, Quiescent			0.3	0.5	mA	
Output Supply Current, per Channel, Quiescent			0.3	0.5	mA	
ADuM3210TR, Total Supply Current, Two Channels ¹						
DC to 2 Mbps						
V _{DD1} Supply Current	I _{DD1 (0)}		0.8	1.3	mA	DC to 1 MHz logic signal freq
V _{DD2} Supply Current	DD2 (Q)		0.7	1.0	mA	DC to 1 MHz logic signal freq
10 Mbps						
V _{DD1} Supply Current	IDD1 (10)		2.0	3.2	mA	5 MHz logic signal freq.
V _{DD2} Supply Current	I _{DD2 (10)}		1.1	1.7	mA	5 MHz logic signal freq.
Input Currents	IIA, IIB	-10	+0.01	+10	μA	$0 \le V_{IA}, V_{IB}, \le V_{DD1} \text{ or } V_{DD2}$
Logic High Input Threshold	VIH	$0.7 \times (V_{DD1})$ or V_{DD2}			V	
Logic Low Input Threshold	VIL	552,		$0.3 \times (V_{DD1})$ or V_{DD2}	v	
Logic High Output Voltages	V _{OAH}	(V _{DD1} or V _{DD2}) - 0.1	3.0		v	$I_{\text{Ox}} = -20 \; \mu\text{A}, V_{\text{Ix}} = V_{\text{IxH}}$
	Vовн	(V _{DD1} or V _{DD2}) - 0.5	2.8		v	$I_{Ox} = -4 \text{ mA}$, $V_{Ix} = V_{IxH}$
Logic Low Output Voltages	VOAL		0.0	0.1	v	$I_{0x} = 20 \ \mu A, V_{1x} = V_{1xL}$
	VOBL		0.04	0.1	v	$I_{0x} = 400 \ \mu A, V_{1x} = V_{1xL}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
SWITCHING SPECIFICATIONS						
Minimum Pulse Width ²	PW			100	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Maximum Data Rate ³		10			Mbps	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay ^₄	tphl, tplh	20		60	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			3	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Change vs. Temperature			5		ps/°C	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay Skew ⁵	t _{PSK}			22	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching ⁶	t _{PSKCD}			3	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t _R /t _F		3.0		ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Common-Mode Transient Immunity at Logic High Output ⁷	CM _H	25	35		kV/μs	$V_{lx} = V_{DD1}, V_{DD2}, V_{CM} = 1000 V,$ transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output ⁷	CM⊾	25	35		kV/μs	$V_{lx} = 0 V, V_{CM} = 1000 V,$ transient magnitude = 800 V
Refresh Rate	fr		1.1		Mbps	
Input Dynamic Supply Current, per Channel ⁸	IDDI (D)		0.10		mA/Mbps	
Output Dynamic Supply Current, per Channel ⁸	DDO (D)		0.03		mA/Mbps	

¹ The supply current values for both channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 4 through Figure 6 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 7 and Figure 8 for total V_{DD1} and V_{DD2} supply currents as a function of data rate.

² The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

³ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

⁴ t_{PHL} propagation delay is measured from the 50% level of the falling edge of the V_{Ix} signal to the 50% level of the falling edge of the V_{ox} signal. t_{PLH} propagation delay is measured from the 50% level of the rising edge of the V_{ix} signal to the 50% level of the rising edge of the V_{ox} signal.

⁵ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} and/or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

⁶ Channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

⁷ CM_H is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ > 0.8 V_{DD2}. CM_L is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.</p>

ELECTRICAL CHARACTERISTICS—MIXED 5 V/3 V OR 3 V/5 V, 105°C OPERATION

All voltages are relative to their respective ground. 5 V/3 V operation: $4.5 \text{ V} \le V_{\text{DD1}} \le 5.5 \text{ V}$, $2.7 \text{ V} \le V_{\text{DD2}} \le 3.6 \text{ V}$. 3 V/5 V operation: $2.7 \text{ V} \le V_{\text{DD1}} \le 3.6 \text{ V}$, $4.5 \text{ V} \le V_{\text{DD2}} \le 5.5 \text{ V}$. All minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at $T_A = 25^{\circ}\text{C}$; $V_{\text{DD1}} = 3.0 \text{ V}$, $V_{\text{DD2}} = 5.0 \text{ V}$; or $V_{\text{DD1}} = 5.0 \text{ V}$, $V_{\text{DD2}} = 3.0 \text{ V}$.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current, per Channel, Quiescent	I _{DDI (Q)}					
5 V/3 V Operation			0.4	0.8	mA	
3 V/5 V Operation			0.3	0.5	mA	
Output Supply Current, per Channel, Quiescent	I _{DDO (Q)}					
5 V/3 V Operation			0.3	0.5	mA	
3 V/5 V Operation			0.5	0.6	mA	
ADuM3210BR, Total Supply Current, Two Channels ¹						
DC to 2 Mbps						
V _{DD1} Supply Current	IDD1 (Q)					
5 V/3 V Operation			1.3	1.7	mA	DC to 1 MHz logic signal freq.
3 V/5 V Operation			0.8	1.3	mA	DC to 1 MHz logic signal freq.
V _{DD2} Supply Current	I _{DD2} (Q)					
5 V/3 V Operation			0.7	1.0	mA	DC to 1 MHz logic signal freq.
3 V/5 V Operation			1.0	1.6	mA	DC to 1 MHz logic signal freq
10 Mbps						
V _{DD1} Supply Current	I _{DD1 (10)}					
5 V/3 V Operation			3.5	4.6	mA	5 MHz logic signal freq.
3 V/5 V Operation			2.0	3.2	mA	5 MHz logic signal freq.
V _{DD2} Supply Current	I _{DD2 (10)}					
5 V/3 V Operation			1.1	1.7	mA	5 MHz logic signal freq.
3 V/5 V Operation			1.7	2.8	mA	5 MHz logic signal freq.
Input Currents	IIA, IIB	-10	+0.01	+10	μA	$0 \leq V_{IA}, V_{IB} \leq V_{DD1} \text{ or } V_{DD2}$
Logic High Input Threshold	VIH	$0.7 \times (V_{DD1}$ or V_{DD2})			V	
Logic Low Input Threshold	Vı∟			$0.3 \times (V_{DD1})$ or V_{DD2}	V	
5 V/3 V Operation		0.8			V	
3 V/5 V Operation		0.4			V	
Logic High Output Voltages	Vоан, Vовн	(V _{DD1} or V _{DD2}) – 0.1	(V _{DD1} or V _{DD2})		V	$I_{\text{Ox}} = -20 \; \mu\text{A}, V_{\text{Ix}} = V_{\text{IxH}}$
		(V _{DD1} or V _{DD2}) – 0.5	V _{DD1} , V _{DD2} – 0.2		V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	V _{OAL} , V _{OBL}		0.0	0.1	V	$I_{Ox} = 20 \ \mu\text{A}, \ V_{Ix} = V_{IxL}$
			0.04	0.1	V	$I_{\text{Ox}} = 400 \ \mu\text{A} \text{, } V_{\text{Ix}} = V_{\text{IxL}}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
WITCHING SPECIFICATIONS						
Minimum Pulse Width ²	PW			100	ns	$C_L = 15 \text{ pF}$, CMOS signal level
Maximum Data Rate ³		10			Mbps	$C_L = 15 \text{ pF}$, CMOS signal level
Propagation Delay ⁴	t _{PHL} , t _{PLH}	15		55	ns	$C_L = 15 \text{ pF}$, CMOS signal level
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			3	ns	$C_L = 15 \text{ pF}$, CMOS signal level
Change vs. Temperature			5		ps/°C	$C_L = 15 \text{ pF}$, CMOS signal level
Propagation Delay Skew ⁵	tрsк			22	ns	$C_L = 15 \text{ pF}$, CMOS signal level
Channel-to-Channel Matching ⁶	t _{PSKCD}			3	ns	$C_L = 15 \text{pF}$, CMOS signal level
Output Rise/Fall Time (10% to 90%)	t _R /t _F					
5 V/3 V Operation			3.0		ns	$C_L = 15 \text{ pF}$, CMOS signal level
3 V/5 V Operation			2.5		ns	$C_L = 15 \text{pF}$, CMOS signal levels

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Common-Mode Transient Immunity at Logic High Output ⁷	CM _H	25	35		kV/μs	$V_{lx} = V_{DD1}, V_{DD2}, V_{CM} = 1000 \text{ V},$ transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output ⁷	CM∟	25	35		kV/μs	$V_{lx} = 0 V$, $V_{CM} = 1000 V$, transient magnitude = $800 V$
Refresh Rate	fr					
5 V/3 V Operation			1.2		Mbps	
3 V/5 V Operation			1.1		Mbps	
Input Dynamic Supply Current, per Channel ⁸	I _{DDI (D)}					
5 V/3 V Operation			0.19		mA/Mbps	
3 V/5 V Operation			0.10		mA/Mbps	
Output Dynamic Supply Current, per Channel ⁸	I _{DDO (D)}					
5 V/3 V Operation			0.03		mA/Mbps	
3 V/5 V Operation			0.05		mA/Mbps	

¹ The supply current values for both channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 4 through Figure 6 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 7 and Figure 8 for total V_{DD1} and V_{DD2} supply currents as a function of data rate.

² The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

³ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

⁴ t_{PHL} propagation delay is measured from the 50% level of the falling edge of the V_{Ix} signal to the 50% level of the falling edge of the V_{ox} signal. t_{PLH} propagation delay is measured from the 50% level of the rising edge of the V_{Ix} signal to the 50% level of the rising edge of the V_{ox} signal.

⁵ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} and/or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

⁶ Channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 7 CM_H is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ > 0.8 V_{DD2}. CM_L is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

ELECTRICAL CHARACTERISTICS—MIXED 5 V/3 V OR 3 V/5 V, 125°C OPERATION

All voltages are relative to their respective ground. 5 V/3 V operation: $4.5 \text{ V} \le V_{DD1} \le 5.5 \text{ V}$, $3.0 \text{ V} \le V_{DD2} \le 3.6 \text{ V}$. 3 V/5 V operation: $3.0 \text{ V} \le V_{DD1} \le 3.6 \text{ V}$, $4.5 \text{ V} \le V_{DD2} \le 5.5 \text{ V}$. All minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at $T_A = 25^{\circ}\text{C}$; $V_{DD1} = 3.0 \text{ V}$, $V_{DD2} = 5.0 \text{ V}$; or $V_{DD1} = 5.0 \text{ V}$, $V_{DD2} = 3.0 \text{ V}$.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS			<i>,</i> ,			
Input Supply Current, per Channel, Quiescent	IDDI (Q)					
5 V/3 V Operation			0.4	0.8	mA	
3 V/5 V Operation			0.3	0.5	mA	
Output Supply Current, per Channel, Quiescent	IDDO (Q)					
5 V/3 V Operation			0.3	0.5	mA	
3 V/5 V Operation			0.5	0.6	mA	
ADuM3210TR, Total Supply Current, Two Channels ¹						
DC to 2 Mbps						
V _{DD1} Supply Current	IDD1 (Q)					
5 V/3 V Operation			1.3	1.7	mA	DC to 1 MHz logic signal freq
3 V/5 V Operation			0.8	1.3	mA	DC to 1 MHz logic signal freq
V _{DD2} Supply Current	IDD2 (Q)					
5 V/3 V Operation			0.7	1.0	mA	DC to 1 MHz logic signal freq
3 V/5 V Operation			1.0	1.6	mA	DC to 1 MHz logic signal freq
10 Mbps						
V _{DD1} Supply Current	IDD1 (10)					
5 V/3 V Operation			3.5	4.6	mA	5 MHz logic signal freq.
3 V/5 V Operation			2.0	3.2	mA	5 MHz logic signal freq.
V _{DD2} Supply Current	IDD2 (10)					
5 V/3 V Operation			1.1	1.7	mA	5 MHz logic signal freq.
3 V/5 V Operation			1.7	2.8	mA	5 MHz logic signal freq.
Input Currents	Iia, Iib	-10	+0.01	+10	μA	$0 \le V_{IA}, V_{IB} \le V_{DD1} \text{ or } V_{DD2}$
Logic High Input Threshold	VIH	$0.7 \times (V_{DD1}$ or V_{DD2})			V	
Logic Low Input Threshold	VIL			$0.3 \times (V_{DD1})$ or V_{DD2}	V	
5 V/3 V Operation		0.8			V	
3 V/5 V Operation		0.4			V	
Logic High Output Voltages	Voah, Vobh	(V _{DD1} or V _{DD2}) – 0.1	(V _{DD1} or V _{DD2})		V	$I_{\text{Ox}} = -20 \; \mu\text{A} \text{, } V_{\text{Ix}} = V_{\text{IxH}}$
		(V _{DD1} or V _{DD2}) – 0.5	V _{DD1} , V _{DD2} – 0.2		V	$I_{\text{Ox}} = -4 \text{ mA}, V_{\text{Ix}} = V_{\text{IxH}}$
Logic Low Output Voltages	V _{OAL} , V _{OBL}		0.0	0.1	V	$I_{\text{Ox}} = 20 \; \mu\text{A}, V_{\text{Ix}} = V_{\text{IxL}}$
			0.04	0.1	V	$I_{\text{Ox}} = 400 \; \mu\text{A}, V_{\text{Ix}} = V_{\text{IxL}}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
WITCHING SPECIFICATIONS						
Minimum Pulse Width ²	PW			100	ns	$C_L = 15 \text{ pF}$, CMOS signal level
Maximum Data Rate ³		10			Mbps	$C_L = 15 \text{ pF}$, CMOS signal level
Propagation Delay ⁴	t _{PHL} , t _{PLH}	15		55	ns	$C_L = 15 \text{ pF}$, CMOS signal level
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD		_	3	ns	$C_L = 15 \text{ pF}$, CMOS signal level
Change vs. Temperature			5		ps/°C	$C_L = 15 \text{ pF}$, CMOS signal level
Propagation Delay Skew ⁵	t _{РSK}			22	ns	$C_L = 15 \text{ pF}$, CMOS signal level
Channel-to-Channel Matching ⁶	t _{PSKCD}			3	ns	$C_L = 15 \text{ pF}$, CMOS signal level
Output Rise/Fall Time (10% to 90%)	t _R /t _F					
5 V/3 V Operation			3.0		ns	$C_L = 15 \text{ pF}$, CMOS signal level
3 V/5 V Operation			2.5		ns	$C_L = 15 \text{pF}$, CMOS signal level

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Common-Mode Transient Immunity at Logic High Output ⁷	CM _H	25	35		kV/μs	$V_{lx} = V_{DD1}, V_{DD2}, V_{CM} = 1000 \text{ V},$ transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output ⁷	CM∟	25	35		kV/μs	$V_{lx} = 0 V$, $V_{CM} = 1000 V$, transient magnitude = $800 V$
Refresh Rate	fr					
5 V/3 V Operation			1.2		Mbps	
3 V/5 V Operation			1.1		Mbps	
Input Dynamic Supply Current, per Channel ⁸	I _{DDI (D)}					
5 V/3 V Operation			0.19		mA/Mbps	
3 V/5 V Operation			0.10		mA/Mbps	
Output Dynamic Supply Current, per Channel ⁸	I _{DDO (D)}					
5 V/3 V Operation			0.03		mA/Mbps	
3 V/5 V Operation			0.05		mA/Mbps	

¹ The supply current values for both channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 4 through Figure 6 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 7 and Figure 8 for total V_{DD1} and V_{DD2} supply currents as a function of data rate.

² The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

³ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

⁴ t_{PHL} propagation delay is measured from the 50% level of the falling edge of the V_{Ix} signal to the 50% level of the falling edge of the V_{ox} signal. t_{PLH} propagation delay is measured from the 50% level of the rising edge of the V_{Ix} signal to the 50% level of the rising edge of the V_{ox} signal.

⁵ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} and/or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

⁶ Channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 7 CM_H is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ > 0.8 V_{DD2}. CM_L is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

PACKAGE CHARACTERISTICS

Table 6.

Parameter	Symbol	Min Typ	Max	Unit	Test Conditions
Resistance (Input-to-Output) ¹	RI-0	10 ¹²		Ω	
Capacitance (Input-to-Output) ¹	CI-O	1.0		pF	f = 1 MHz
Input Capacitance	Cı	4.0		pF	
IC Junction-to-Case Thermal Resistance, Side 1	θ _{JCI}	46		°C/W	Thermocouple located at center of package underside
IC Junction-to-Case Thermal Resistance, Side 2	θιςο	41		°C/W	

¹ The device is considered a 2-terminal device; Pin 1 through Pin 4 are shorted together, and Pin 5 through Pin 8 are shorted together.

REGULATORY INFORMATION

The ADuM3210 is approved by the organizations listed in Table 7.

Table 7.

UL	CSA	VDE
Recognized under UL 1577 Component Recognition Program ¹	Approved under CSA Component Acceptance Notice #5A	Certified according to DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 ²
Single/Basic 2500 V rms Isolation Voltage	Basic insulation per CSA 60950-1-03 and IEC 60950-1, 400 V rms (566 V peak) maximum working voltage	Reinforced insulation, 560 V peak
	Functional insulation per CSA 60950-1-03 and IEC 60950-1, 800 V rms(1131 V peak) maximum working voltage	
File E214100	File 205078	File 2471900-4880-0001

¹ In accordance with UL 1577, each ADuM3210 is proof tested by applying an insulation test voltage \geq 3000 V rms for 1 second (current leakage detection limit = 5 μA). ² In accordance with DIN V VDE V 0884-10, each ADuM3210 is proof tested by applying an insulation test voltage \geq 1050 V peak for 1 second (partial discharge detection limit = 5 μC). An asterisk (*) marking branded on the component designates DIN V VDE V 0884-10 approval.

INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 8.

Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage		2500	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L(I01)	4.90 min	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(102)	4.01 min	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.017 min	mm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa		Material Group (DIN VDE 0110, 1/89, Table 1)

DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

These isolators are suitable for reinforced isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The asterisk (*) marking on the package denotes DIN V VDE V 0884-10 approval for a 560 V peak working voltage.

Table 9.				
Description	Conditions	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 150 V rms			l to IV	
For Rated Mains Voltage ≤ 300 V rms			l to III	
For Rated Mains Voltage ≤ 400 V rms			l to ll	
Climatic Classification			40/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Working Insulation Voltage		VIORM	560	V peak
Input-to-Output Test Voltage, Method B1	$V_{IORM} \times 1.875 = V_{PR}$, 100% production test, $t_m = 1$ sec, partial discharge < 5 pC	V _{PR}	1050	V peak
Input-to-Output Test Voltage, Method A	$V_{IORM} \times 1.6 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC	VPR		
After Environmental Tests Subgroup 1			896	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{PR}$, t _m = 60 sec, partial discharge < 5 pC		672	Vpeak
Highest Allowable Overvoltage	Transient overvoltage, t _{TR} = 10 sec	VTR	4000	V peak
Safety-Limiting Values	Maximum value allowed in the event of a failure (see Figure 2)			
Case Temperature		Ts	150	°C
Side 1 Current		I _{S1}	150	mA
Side 2 Current		I _{S2}	160	mA
Insulation Resistance at Ts	$V_{10} = 500 V$	Rs	>109	Ω



Figure 2. Thermal Derating Curve, Dependence of Safety-Limiting Values on Case Temperature, per DIN V VDE V 0884-10

RECOMMENDED OPERATING CONDITIONS

Table 10.				
Parameter	Symbol	Min	Max	Unit
Operating Temperature				
ADuM3210BR	TA	-40	+105	°C
ADuM3210TR	TA	-40	+125	°C
Supply Voltages ¹				
ADuM3210BR	V _{DD1} ,	2.7	5.5	v
	V _{DD2}			
ADuM3210TR	V _{DD1} ,	3	5.5	V
	V _{DD2}			
Input Signal Rise and Fall Times			1	ms

¹ All voltages are relative to their respective ground. See the DC Correctness and Magnetic Field Immunity section for information on immunity to external magnetic fields.

ABSOLUTE MAXIMUM RATINGS

Ambient temperature = 25°C, unless otherwise noted.

Table 11.

Parameter	Symbol	Min	Max	Unit
Storage Temperature	T _{st}	-55	+150	°C
Ambient Operating Temperature	TA	-40	+105	°C
Supply Voltages ¹	V _{DD1} , V _{DD2}	-0.5	+7.0	V
Input Voltage ^{1, 2}	VIA, VIB	-0.5	V _{DDI} + 0.5	V
Output Voltage ^{1, 2}	Voa, Vob	-0.5	$V_{\text{DDO}} + 0.5$	V
Average Output Current, per Pin ³	lo	-35	+35	mA
Common-Mode Transients ⁴	CM⊦, CM∟	-100	+100	kV∕µs

¹ All voltages are relative to their respective ground.

 2 V_{DD} and V_{DD} refer to the supply voltages on the input and output sides of a given channel, respectively.

³ See Figure 2 for information on maximum allowable current for various temperatures.

⁴ Refers to common-mode transients across the insulation barrier. Commonmode transients exceeding the Absolute Maximum Rating can cause latch-up or permanent damage.

Table 12. Maximum Continuous Working Voltage¹

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

σ						
Parameter	Max	Unit	Constraint			
AC Voltage, Bipolar Waveform	565	V peak	50-year minimum lifetime			
AC Voltage, Unipolar Waveform						
Functional Insulation	1131	V peak	Maximum approved working voltage per IEC 60950-1			
Basic Insulation	560	V peak	Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10			
DC Voltage						
Functional Insulation	1131	V peak	Maximum approved working voltage per IEC 60950-1			
Basic Insulation	560	V peak	Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10			

¹Refers to continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

Table 13. Truth Table (Positive Logic)

V _{IA} Input	V _{IB} Input	V _{DD1} State	V _{DD2} State	Voa Output	V _{OB} Output	Notes
Н	Н	Powered	Powered	Н	Н	
L	L	Powered	Powered	L	L	
Н	L	Powered	Powered	н	L	
L	н	Powered	Powered	L	Н	
Х	Х	Unpowered	Powered	L	L	Outputs return to the input state within 1 μs of V_{DDI} power restoration
Х	Х	Powered	Unpowered	Indeterminate	Indeterminate	Outputs return to the input state within 1 μs of V_{DDO} power restoration

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Table 14. Pin Function Descriptions				
Pin No	Mnemonic	Г		

Pin No.	Mnemonic	Description
1	V _{DD1}	Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V.
2	VIA	Logic Input A.
3	VIB	Logic Input B.
4	GND1	Ground 1. Ground reference for Isolator Side 1.
5	GND ₂	Ground 2. Ground reference for Isolator Side 2.
6	V _{OB}	Logic Output B.
7	V _{OA}	Logic Output A.
8	V _{DD2}	Supply Voltage for Isolator Side 2, 2.7 V to 5.5 V.

TYPICAL PERFORMANCE CHARACTERISTICS



Figure 5. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (No Output Load)



Figure 6. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (15 pF Output Load)



Figure 8. Typical V_{DD2} Supply Current vs. Data Rate for 5 V and 3 V Operation

APPLICATIONS INFORMATION

PC BOARD LAYOUT

The ADuM3210 digital isolator requires no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins. The capacitor value should be between 0.01 μ F and 0.1 μ F. The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm.

SYSTEM-LEVEL ESD CONSIDERATIONS AND ENHANCEMENTS

System-level ESD reliability (for example, per IEC 61000-4-x) is highly dependent on system design, which varies widely by application. The ADuM3210 incorporates many enhancements to make ESD reliability less dependent on system design. The enhancements include:

- ESD protection cells added to all input/output interfaces.
- Key metal trace resistances reduced using wider geometry and paralleling of lines with vias.
- The SCR effect inherent in CMOS devices minimized by use of guarding and isolation technique between PMOS and NMOS devices.
- Areas of high electric field concentration eliminated using 45° corners on metal traces.
- Supply pin overvoltage prevented with larger ESD clamps between each supply pin and its respective ground.

While the ADuM3210 improves system-level ESD reliability, it is no substitute for a robust system-level design. For detailed recommendations on board layout and system-level design, see AN-793 Application Note, *ESD/Latch-Up Considerations with iCoupler Isolation Products*.

PROPAGATION DELAY-RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The propagation delay to a logic low output can differ from the propagation delay to a logic high output.



Pulse width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the input signal timing is preserved.

Channel-to-channel matching refers to the maximum amount that the propagation delay differs between channels within a single ADuM3210 component.

Propagation delay skew refers to the maximum amount that the propagation delay differs between multiple ADuM3210 components operating under the same conditions.

DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent to the decoder via the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions of more than 2 μ s at the input, a periodic set of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output. If the decoder receives no internal pulses for more than about 5 μ s, the input side is assumed to be unpowered or nonfunctional, in which case, the isolator output is forced to a default state (see Table 13) by the watchdog timer circuit.

The ADuM3210 is immune to external magnetic fields. The limitation on the ADuM3210 magnetic field immunity is set by the condition in which induced voltage in the transformer receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur. The 3 V operating condition of the ADuM3210 is examined because it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude greater than 1.0 V. The decoder has a sensing threshold at about 0.5 V, therefore establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

 $V = (-d\beta/dt) \sum \pi r_n^2, n = 1, 2, ..., N$

where:

 β is the magnetic flux density (gauss).

N is the number of turns in the receiving coil.

 r_n is the radius of the nth turn in the receiving coil (cm).

Given the geometry of the receiving coil in the ADuM3210 and an imposed requirement that the induced voltage is at most 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated, as shown in Figure 10.





For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event were to occur during a transmitted pulse (and had the worst-case polarity), it would reduce the received pulse from >1.0 V to 0.75 V, which is still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM3210 transformers. Figure 11 expresses these allowable current magnitudes as a function of frequency for selected distances. As shown, the ADuM3210 is immune and can be affected only by extremely large currents operated at a high frequency and very close to the component. For the 1 MHz example, one would have to place a 0.5 kA current 5 mm away from the ADuM3210 to affect the component's operation.



Note that at combinations of strong magnetic fields and high frequencies, any loops formed by PCB traces may induce sufficiently large error voltages to trigger the threshold of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

POWER CONSUMPTION

The supply current at a given channel of the ADuM3210 isolator is a function of the supply voltage, channel data rate, and channel output load.

For each input channel, the supply current is given by

$$I_{DDI} = I_{DDI(Q)}$$
 $f \le 0.5 f_r$

$$I_{DDI} = I_{DDI(D)} \times (2f - f_r) + I_{DDI(Q)}$$
 $f > 0.5f_r$

For each output channel, the supply current is given by

$$I_{DDO} = I_{DDO(Q)} \qquad \qquad f \le 0.5 f_r$$

$$I_{DDO} = (I_{DDO(D)} + (0.5 \times 10^{-3}) \times C_L V_{DDO}) \times (2f - f_r) + I_{DDO(Q)}$$

$$f > 0.5f_r$$

where:

*I*_{DDI (D)}, *I*_{DDO (D)} are the input and output dynamic supply currents per channel (mA/Mbps).

 C_L is the output load capacitance (pF).

 V_{DDO} is the output supply voltage (V).

f is the input logic signal frequency (MHz, half of the input data rate, NRZ signaling).

 f_r is the input stage refresh rate (Mbps).

*I*_{DDI (Q)}, *I*_{DDO (Q)} are the specified input and output quiescent supply currents (mA).

To calculate the total I_{DD1} and I_{DD2} supply current, the supply currents for each input and output channel corresponding to I_{DD1} and I_{DD2} are calculated and totaled.

Figure 4 provides per-channel input supply currents as a function of data rate. Figure 5 and Figure 6 provide per-channel output supply currents as a function of data rate for an unloaded output condition and for a 15 pF output condition, respectively. Figure 7 and Figure 8 provide total I_{DD1} and I_{DD2} supply current as a function of data rate.

INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM3210.

Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage.

The values shown in Table 12 summarize the peak voltage for 50 years of service life for a bipolar ac operating condition, and the maximum CSA/VDE approved working voltages. In many cases, the approved working voltage is higher than 50-year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.

The insulation lifetime of the ADuM3210 depends on the voltage waveform type imposed across the isolation barrier. The *i*Coupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 12, Figure 13, and Figure 14 illustrate these different isolation voltage waveforms.

A bipolar ac voltage environment is the most stringent. The goal of a 50-year operating lifetime under the ac bipolar condition determines the Analog Devices recommended maximum working voltage. In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50-year service life. The working voltages listed in Table 12 can be applied while maintaining the 50-year minimum lifetime provided that the voltage conforms to either the unipolar ac or dc voltage cases. Any cross-insulation voltage waveform that does not conform to Figure 13 or Figure 14 should be treated as a bipolar ac waveform, and its peak voltage should be limited to the 50-year lifetime voltage value listed in Table 12.

Note that the voltage presented in Figure 13 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V.



OUTLINE DIMENSIONS



Figure 15. 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-8)

Dimensions shown in millimeters (inches)

ORDERING GUIDE

Model	Number of Inputs, V _{DD1} Side	Number of Inputs, V _{DD2} Side	Maximum Data Rate (Mbps)	Maximum Propagation Delay, 5 V (ns)	Maximum Pulse Width Distortion (ns)	Temperature Range	Package Option ¹
ADuM3210BRZ ²	2	0	10	50	40	-40°C to +105°C	R-8
ADuM3210BRZ-RL7 ²	2	0	10	50	40	-40°C to +105°C	R-8
ADuM3210TRZ ²	2	0	10	50	40	-40°C to +125°C	R-8
ADuM3210TRZ-RL7 ²	2	0	10	50	40	-40°C to +125°C	R-8

¹ R-8 = 8-lead narrow body SOIC_N.

 2 Z = RoHS Compliant Part.

NOTES

NOTES



www.analog.com

©2007–2008 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D06866-0-9/08(A)

Rev. A | Page 20 of 20