

Data Sheet

Quad-Channel Digital Isolators

ADuM2400/ADuM2401/ADuM2402

FEATURES

Low power operation **5 V operation** 1.0 mA per channel maximum @ 0 Mbps to 2 Mbps 3.5 mA per channel maximum @ 10 Mbps 31 mA per channel maximum @ 90 Mbps **3 V operation** 0.7 mA per channel maximum @ 0 Mbps to 2 Mbps 2.1 mA per channel maximum @ 10 Mbps 20 mA per channel maximum @ 90 Mbps **Bidirectional communication** 3 V/5 V level translation High temperature operation: 105°C High data rate: dc to 90 Mbps (NRZ) **Precise timing characteristics** 2 ns maximum pulse width distortion 2 ns maximum channel-to-channel matching High common-mode transient immunity: >25 kV/µs **Output enable function** 16-lead SOIC wide body package version (RW-16) 16-lead SOIC wide body enhanced creepage version (RI-16) Safety and regulatory approvals (RI-16 package) UL recognition: 5000 V rms for 1 minute per UL 1577 **CSA Component Acceptance Notice #5A** IEC 60601-1: 250 V rms (reinforced) IEC 60950-1: 400 V rms (reinforced) **VDE Certificate of Conformity** DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 VIORM = 846 V peak **APPLICATIONS** General-purpose, high voltage, multichannel isolation

General-purpose, high voltage, multichannel isolation Medical equipment Motor drives Power supplies

GENERAL DESCRIPTION

The ADuM240x¹ are 4-channel digital isolators based on Analog Devices, Inc., *i*Coupler[®] technology. Combining high speed CMOS and monolithic air core transformer technology, these isolation components provide outstanding performance characteristics that are superior to alternatives, such as optocoupler devices.

By avoiding the use of LEDs and photodiodes, *i*Coupler devices remove the design difficulties commonly associated with optocouplers. The typical optocoupler concerns regarding uncertain current transfer ratios, nonlinear transfer functions, and temperature and lifetime effects are eliminated with the simple

¹ Protected by U.S. Patents 5,952,849; 6,873,065; and 7,075,329.

Rev. E

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAMS



*i*Coupler digital interfaces and stable performance characteristics. Furthermore, *i*Coupler devices run at one-tenth to one-sixth the power of optocouplers at comparable signal data rates.

The ADuM240x isolators provide four independent isolation channels in a variety of channel configurations and data rates (see the Ordering Guide). The ADuM240x models operate with the supply voltage of either side ranging from 2.7 V to 5.5 V, providing compatibility with lower voltage systems as well as enabling a voltage translation functionality across the isolation barrier. In addition, the ADuM240x provide low pulse width distortion (<2 ns for CRWZ grade) and tight channel-to-channel matching (<2 ns for CRWZ grade). The ADuM240x isolators have a patented refresh feature that ensures dc correctness in the absence of input logic transitions and during power-up/power-down conditions.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2005-2012 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Features 1
Applications1
General Description1
Functional Block Diagrams1
Revision History
Specifications
Electrical Characteristics—5 V Operation
Electrical Characteristics—3 V Operation5
Electrical Characteristics—Mixed 5 V/3 V or 3 V/5 V Operation
Package Characteristics10
Regulatory Information10
Insulation and Safety-Related Specifications
DIN V VDE V 0884-10 (VDE V 0884-10) Insulation Characteristics11
Recommended Operating Conditions11

REVISION HISTORY

2/12—Rev. D to Rev. E

Created Hyperlink for Safety and Regulatory Approvals
Entry in Features Section
Change to PC Board Layout Section

8/11-Rev. C to RevžD

Added 16-Lead SOIC_IC	Universal
Changes to Features Section and General Description	
Section	1
Changes to Table 5 and Table 6	10
Changes to Table 8 Endnote	11
Updated Outline Dimensions	
Changes to Ordering Guide	

7/08-Rev. B to Rev. C

Changes to	Layout	1
Changes to	Table 6 1	0

Absolute Maximum Ratings 1	12
ESD Caution 1	12
Pin Configurations and Function Descriptions 1	13
Typical Performance Characteristics 1	16
Application Information 1	18
PC Board Layout 1	18
Propagation Delay-Related Parameters1	18
DC Correctness and Magnetic Field Immunity 1	18
Power Consumption 1	19
Insulation Lifetime 2	20
Outline Dimensions	21
Ordering Guide 2	22

6/07—Rev. A to Rev. B

Updated VDE Certification Throughout	1
Changes to Features and Note 1	1
Changes to Figure 1, Figure 2, and Figure 3	1
Changes to Regulatory Information	10
Changes to Table 7	
Changes to Insulation Lifetime Section	
Updated Outline Dimensions	
Changes to Ordering Guide	

1/06—Rev. 0 to Rev. A

Changes to Regulatory Information section	13
Updated Outline Dimensions	23
Changes to Ordering Guide	23

9/05—Revision 0: Initial Version

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS—5 V OPERATION¹

 $4.5 \text{ V} \le V_{DD1} \le 5.5 \text{ V}, 4.5 \text{ V} \le V_{DD2} \le 5.5 \text{ V}.$ All minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted. All typical specifications are at $T_A = 25^{\circ}$ C, $V_{DD1} = V_{DD2} = 5 \text{ V}.$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS	Symbol		TYP	Max		
Input Supply Current per Channel, Quiescent	IDDI (Q)		0.50	0.53	mA	
Output Supply Current per Channel, Quiescent			0.19	0.21	mA	
ADuM2400 Total Supply Current, Four Channels ²	IDDO (Q)		0.15	0.21		
DC to 2 Mbps						
VDD1 Supply Current	IDD1 (Q)		2.2	2.8	mA	DC to 1 MHz logic signal frequency
V _{DD2} Supply Current			0.9	1.4	mA	DC to 1 MHz logic signal frequency
10 Mbps (BRWZ and CRWZ Grades Only)	1002 (Q)		0.9	1.7		
V _{DD1} Supply Current	IDD1 (10)		8.6	10.6	mA	5 MHz logic signal frequency
V _{DD2} Supply Current	IDD1 (10)		2.6	3.5	mA	5 MHz logic signal frequency
90 Mbps (CRWZ Grade Only)	1002 (10)		2.0	5.5	110.	s with togic signal frequency
V _{DD1} Supply Current	IDD1 (90)		70	100	mA	45 MHz logic signal frequency
V _{DD2} Supply Current	IDD1 (90)		18	25	mA	45 MHz logic signal frequency
ADuM2401 Total Supply Current, Four Channels ²	IDD2 (90)		10	25		
DC to 2 Mbps						
V _{DD1} Supply Current			1.8	2.4	m۸	DC to 1 MHz logic signal frequency
V _{DD1} Supply Current	DD1 (Q)		1.0 1.2		mA	
	DD2 (Q)		1.2	1.8	mA	DC to 1 MHz logic signal frequency
10 Mbps (BRWZ and CRWZ Grades Only)			7 1	0.0		
V _{DD1} Supply Current	DD1 (10)		7.1	9.0	mA	5 MHz logic signal frequency
V _{DD2} Supply Current	DD2 (10)		4.1	5.0	mA	5 MHz logic signal frequency
90 Mbps (CRWZ Grade Only)				00		
V _{DD1} Supply Current	DD1 (90)		57	82	mA	45 MHz logic signal frequency
V _{DD2} Supply Current	DD2 (90)		31	43	mA	45 MHz logic signal frequency
ADuM2402 Total Supply Current, Four Channels ²						
DC to 2 Mbps						
V _{DD1} or V _{DD2} Supply Current	DD1 (Q), DD2 (Q)		1.5	2.1	mA	DC to 1 MHz logic signal frequency
10 Mbps (BRWZ and CRWZ Grades Only)					_	
V _{DD1} or V _{DD2} Supply Current	DD1 (10), DD2 (10)		5.6	7.0	mA	5 MHz logic signal frequency
90 Mbps (CRWZ Grade Only)						
V _{DD1} or V _{DD2} Supply Current	I _{DD1 (90)} , I _{DD2 (90)}		44	62	mA	45 MHz logic signal frequency
For All Models						
Input Currents	IIA, IIB, IIC,	-10	+0.01	+10	μΑ	$0 V \leq V_{IA}, V_{IB}, V_{IC}, V_{ID} \leq V_{DD1} \text{ or } V_{DD2},$
	lid, le1, le2					$0 V \leq V_{E1}, V_{E2} \leq V_{DD1} \text{ or } V_{DD2}$
Logic High Input Threshold	VIH, VEH	2.0			V	
Logic Low Input Threshold	VIL, VEL			0.8	V	
Logic High Output Voltages	Voah, Vobh,	(V _{DD1} or V _{DD2}) – 0.1			V	$I_{Ox} = -20 \ \mu A$, $V_{Ix} = V_{IxH}$
	V _{OCH} , V _{ODH}	$(V_{DD1} \text{ or } V_{DD2}) - 0.4$			V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	VOAL, VOBL,		0.0	0.1	V	$I_{\text{Ox}} = 20 \; \mu\text{A}, V_{\text{Ix}} = V_{\text{IxL}}$
	V _{OCL} , V _{ODL}		0.04	0.1	V	$I_{\text{Ox}} = 400 \; \mu\text{A}, V_{\text{Ix}} = V_{\text{IxL}}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
SWITCHING SPECIFICATIONS						
ADuM240xARWZ						
Minimum Pulse Width ³	PW			1000	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Maximum Data Rate ⁴		1			Mbps	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay ⁵	tphl, tplh	50	65	100	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$	PWD			40	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay Skew ⁶	t _{РSK}			50	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching ⁷	t _{PSKCD} /t _{PSKOD}			50	ns	$C_L = 15 \text{ pF}$, CMOS signal levels

Parameter	Symbol	Min	Turn	Max	Unit	Test Conditions
ADuM240xBRWZ	Symbol	MIN	Тур	wax	Unit	Test Conditions
Minimum Pulse Width ³	PW			100	ns	C _L = 15 pF, CMOS signal levels
	FVV	10		100	-	1, 5
Maximum Data Rate ⁴		20	22	50	Mbps	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay ⁵	tphl, tplh	20	32	50	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$	PWD		_	3	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Change vs. Temperature			5		ps/°C	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay Skew ⁶	t PSK			15	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels ⁷	t _{PSKCD}			3	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels ⁷	t pskod			6	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
ADuM240xCRWZ						
Minimum Pulse Width ³	PW		8.3	11.1	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Maximum Data Rate ⁴		90	120		Mbps	C _L = 15 pF, CMOS signal levels
Propagation Delay ⁵	tphl, tplh	18	27	32	ns	C _L = 15 pF, CMOS signal levels
Pulse Width Distortion, t _{PLH} – t _{PHL} ⁵	PWD		0.5	2	ns	C _L = 15 pF, CMOS signal levels
Change vs. Temperature			3		ps/°C	$C_{L} = 15 \text{ pF}$, CMOS signal levels
Propagation Delay Skew ⁶	t _{PSK}			10	ns	C _L = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels ⁷	t _{PSKCD}			2	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels ⁷	t _{PSKOD}			5	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
For All Models						
Output Disable Propagation Delay (High/Low to High Impedance)	tphz, tplh		6	8	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Output Enable Propagation Delay (High Impedance to High/Low)	tpzh, tpzl		6	8	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t _R /t _F		2.5		ns	C _L = 15 pF, CMOS signal levels
Common-Mode Transient Immunity at Logic High Output ⁸	CM⊦	25	35		kV/μs	$V_{lx} = V_{DD1}$ or V_{DD2} , $V_{CM} = 1000$ V, transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output ⁸	CM∟	25	35		kV/μs	$V_{lx} = 0 V, V_{CM} = 1000 V,$ transient magnitude = 800 V
Refresh Rate	fr		1.2		Mbps	
Input Dynamic Supply Current per Channel ⁹	I _{DDI (D)}		0.19		mA/Mbps	
Output Dynamic Supply Current per Channel ⁹	I _{DDO (D)}		0.05		mA/Mbps	

¹ All voltages are relative to their respective ground.

² Supply current values are for all four channels combined running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V_{DD1} and V_{DD2} supply currents as a function of data rate for ADuM2400/ADuM2401/ADuM2402 channel configurations.

³ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

⁴ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

⁵ t_{PHL} propagation delay is measured from the 50% level of the falling edge of the V_{Ix} signal to the 50% level of the falling edge of the V_{ox} signal. t_{PLH} propagation delay is measured from the 50% level of the rising edge of the V_{ix} signal to the 50% level of the rising edge of the V_{ox} signal.

⁶ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

⁷ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

⁸ CM_H is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ > 0.8 V_{DD2}. CM_L is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.</p>

⁹ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per channel supply current for a given data rate.

ELECTRICAL CHARACTERISTICS—3 V OPERATION¹

 $2.7 \text{ V} \le \text{V}_{\text{DD1}} \le 3.6 \text{ V}, 2.7 \text{ V} \le \text{V}_{\text{DD2}} \le 3.6 \text{ V}$. All minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted. All typical specifications are at $T_{\rm A}$ = 25°C, $V_{\rm DD1}$ = $V_{\rm DD2}$ = 3.0 V.

Table 2.						
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current per Channel, Quiescent	I _{DDI (Q)}		0.26	0.31	mA	
Output Supply Current per Channel, Quiescent	IDDO (Q)		0.11	0.14	mA	
ADuM2400 Total Supply Current, Four Channels ²						
DC to 2 Mbps						
VDD1 Supply Current	I _{DD1 (Q)}		1.2	1.9	mA	DC to 1 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (Q)}		0.5	0.9	mA	DC to 1 MHz logic signal frequency
10 Mbps (BRWZ and CRWZ Grades Only)						
VDD1 Supply Current	I _{DD1 (10)}		4.5	6.5	mA	5 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (10)}		1.4	2.0	mA	5 MHz logic signal frequency
90 Mbps (CRWZ Grade Only)						
V _{DD1} Supply Current	I _{DD1 (90)}		37	65	mA	45 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (90)}		11	15	mA	45 MHz logic signal frequency
ADuM2401 Total Supply Current, Four Channels ²						
DC to 2 Mbps						
VDD1 Supply Current	IDD1 (Q)		1.0	1.6	mA	DC to 1 MHz logic signal frequency
VDD2 Supply Current	I _{DD2 (Q)}		0.7	1.2	mA	DC to 1 MHz logic signal frequency
10 Mbps (BRWZ and CRWZ Grades Only)						
VDD1 Supply Current	I _{DD1 (10)}		3.7	5.4	mA	5 MHz logic signal frequency
VDD2 Supply Current	I _{DD2 (10)}		2.2	3.0	mA	5 MHz logic signal frequency
90 Mbps (CRWZ Grade Only)						
VDD1 Supply Current	I _{DD1 (90)}		30	52	mA	45 MHz logic signal frequency
VDD2 Supply Current	I _{DD2 (90)}		18	27	mA	45 MHz logic signal frequency
ADuM2402 Total Supply Current, Four Channels ²						
DC to 2 Mbps						
V _{DD1} or V _{DD2} Supply Current	I _{DD1 (Q)} , I _{DD2 (Q)}		0.9	1.5	mA	DC to 1 MHz logic signal frequency
10 Mbps (BRWZ and CRWZ Grades Only)						
V _{DD1} or V _{DD2} Supply Current	IDD1 (10), IDD2 (10)		3.0	4.2	mA	5 MHz logic signal frequency
90 Mbps (CRWZ Grade Only)						
V _{DD1} or V _{DD2} Supply Current	IDD1 (90), IDD2 (90)		24	39	mA	45 MHz logic signal frequency
For All Models						
Input Currents	IIA, IIB, IIC,	-10	+0.01	+10	μA	$0 \text{ V} \leq V_{IA}, V_{IB}, V_{IC}, V_{ID} \leq V_{DD1} \text{ or } V_{DD2},$
	I_{ID} , I_{E1} , I_{E2}					$0 \text{ V} \leq V_{\text{E1}}, V_{\text{E2}} \leq V_{\text{DD1}} \text{ or } V_{\text{DD2}}$
Logic High Input Threshold	$V_{\text{IH}}, V_{\text{EH}}$	1.6			V	
Logic Low Input Threshold	V_{IL}, V_{EL}			0.4	V	
Logic High Output Voltages	V_{OAH} , V_{OBH} ,	$(V_{\text{DD1}} \text{ or } V_{\text{DD2}}) - 0.1$			V	$I_{\text{Ox}} = -20 \ \mu\text{A}, V_{\text{Ix}} = V_{\text{IxH}}$
	Voch, Vodh	$(V_{\text{DD1}} \text{ or } V_{\text{DD2}}) - 0.4$	2.8		V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	V _{OAL} , V _{OBL} ,		0.0	0.1	V	$I_{\text{Ox}} = 20 \ \mu\text{A}, V_{\text{ix}} = V_{\text{ixL}}$
	Vocl, Vodl		0.04	0.1	V	$I_{\text{Ox}} = 400 \ \mu\text{A}, \ V_{\text{ix}} = V_{\text{ixL}}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
SWITCHING SPECIFICATIONS						
ADuM240xARWZ						
Minimum Pulse Width ³	PW			1000	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Maximum Data Rate ⁴		1			Mbps	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay ⁵	tphl, tplh	50	75	100	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$	PWD			40	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay Skew ⁶	t _{PSK}			50	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching ⁷	t _{PSKCD} /t _{PSKOD}			50	ns	$C_L = 15 \text{ pF}$, CMOS signal levels

Parameter Symbol Min Typ Max Unit Test Conditions ADUM240xBRWZ Minimum Pulse Width ³ PW 100 ns C, = 15 pF, CMOS signal levels Maximum Data Rate ⁴ 10 3 ns C, = 15 pF, CMOS signal levels C, =		1				1	l .
Minimum Pulse Width ³ Maximum Data Rate ⁴ PW10nsC_ = 15 pF, CMOS signal levels (L = 15 pF, CMO	Parameter	Symbol	Min	Тур	Мах	Unit	Test Conditions
Maximum Data Rate ⁴ 10MbpsC _i = 15 pF, CMOS signal levelsPropagation Delay ⁶ t _{wic} t _{wi} 203850nsC _i = 15 pF, CMOS signal levelsPulse Width Distortion, $ t_{wi} - t_{wi} ^3$ PWD3nsC _i = 15 pF, CMOS signal levelsPropagation Delay Skew ⁶ t ₅₀ 22nsC _i = 15 pF, CMOS signal levelsPropagation Delay Skew ⁶ t ₅₀ 22nsC _i = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Codirectional Channels ⁷ t ₅₀₀₀ 6nsC _i = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing-Directional Channels ⁷ t ₅₀₀₀ 6nsC _i = 15 pF, CMOS signal levelsADUM/240CKWZt ₅₀₀₀ 6nsC _i = 15 pF, CMOS signal levelsMaximum Data Rate ⁴ 90120MbpsC _i = 15 pF, CMOS signal levelsPropagation Delay ⁵ t ₅₀₀ 0.5 2nsC _i = 15 pF, CMOS signal levelsPropagation Delay ⁶ t ₅₀₀ 0.5 2nsC _i = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Channel-to-Channel Matching, Ch	ADuM240xBRWZ						
Propagation Delaystmu, true203850nsC _i = 15 pF, CMOS signal levelsPulse Width Distortion, $ t_{PiH} - t_{PiK} ^2$ PWD3nsC _i = 15 pF, CMOS signal levelsChange vs. Temperature5ps/°CC _i = 15 pF, CMOS signal levelsPropagation Delay Skew ⁶ tosk223nsC _i = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Codirectional Channels'tosk3nsC _i = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing-Directional Channels'tosk8.311.1nsC _i = 15 pF, CMOS signal levelsADUM240xCRWZminimum Pulse Width ³ PW8.311.1nsC _i = 15 pF, CMOS signal levelsPropagation Delaytosk, true203445nsC _i = 15 pF, CMOS signal levelsPropagation Delaytosk, true203445nsC _i = 15 pF, CMOS signal levelsPropagation Delaytosk, true203445nsC _i = 15 pF, CMOS signal levelsPropagation Delaytosk, true2nsC _i = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Codirectional Channels'tosk2nsC _i = 15 pF, CMOS signal levelsOutput Disable Propagation Delay (High/Low to High Impedance)tosk, true68nsC _i = 15 pF, CMOS signal levelsOutput Disable Propagation Delay (High/Inpedance)tosk, true2nsC _i = 15 pF, CMOS signal levelsOutput Disable Propagation Delay (Hi	Minimum Pulse Width ³	PW			100	ns	$C_{L} = 15 \text{ pF}$, CMOS signal levels
Pulse Width Distortion, $ t_{RH} - t_{RH} ^5$ PWD3nsC. = 15 pF, CMOS signal levelsPropagation Delay Skew ⁶ trsc22nsC. = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing-Directional Channels7trsco3nsC. = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing-Directional Channels7trsco6nsC. = 15 pF, CMOS signal levelsADuM240xCRWZtrsco6nsC. = 15 pF, CMOS signal levelsMaximum Pulse Width ³ PW8.311.1nsC. = 15 pF, CMOS signal levelsPropagation Delay5trsc, trut203445nsC. = 15 pF, CMOS signal levelsPulse Width Distortion, $ t_{VH} - t_{PR} ^5$ PWD0.52nsC. = 15 pF, CMOS signal levelsPropagation Delay5trsc, trut203445nsC. = 15 pF, CMOS signal levelsPropagation Delay5trsc, trut16nsC. = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Codirectional Channels7trsc2nsC. = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Codirectional Channels7trsco2nsC. = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing-Directional Channels7trsco2nsC. = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Output Disable Propagation Delay (High/Low to High Impedance)trsc, trut68nsC. = 15 pF, CMOS signal levelsOutput Disable Propagation Delay (High/	Maximum Data Rate ⁴		10			Mbps	$C_L = 15 \text{ pF}$, CMOS signal levels
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Propagation Delay ⁵	tphl, tplh	20	38	50	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay Skew ⁶ test22nsC = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing-Directional Channels7testo3nsC = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing-Directional Channels7testo6nsC = 15 pF, CMOS signal levelsADuM240xCRWZ8.311.1nsC = 15 pF, CMOS signal levelsMinimum Pulse Width3PW8.311.1nsC = 15 pF, CMOS signal levelsMaximum Data Rate490120MbpsC = 15 pF, CMOS signal levelsPulse Width Distortion, [tp:H - tp:H]203445nsC = 15 pF, CMOS signal levelsPulse Width Distortion, [tp:H - tp:H]PWD0.52nsC = 15 pF, CMOS signal levelsPropagation Delay Skew ⁶ tp:K16nsC = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Codirectional Channels7tp:Ko2nsC = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing-Directional Channels7tp:Ko2nsC = 15 pF, CMOS signal levelsFor All Modelstp:K_tp:H68nsC = 15 pF, CMOS signal levelsOutput Disable Propagation Delay (High Impedance)tp:K_tp:H_tp:L68nsC = 15 pF, CMOS signal levelsOutput Rise/Fall Time (10% to 90%) Logic Low Output*tp:K_tp:H_tp:L68nsC = 15 pF, CMOS signal levelsCommon-Mode Transient Immunity at Logic High Output*[CM:H]2535kV/µsV _H = 000,	Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$	PWD			3	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Change vs. Temperature			5		ps/°C	$C_L = 15 \text{ pF}$, CMOS signal levels
Codirectional Channels7taskoo6ns $C_L = 15 \text{ pF}$, CMOS signal levelsOpposing-Directional Channels7PW8.311.1ns $C_L = 15 \text{ pF}$, CMOS signal levelsMunimum Pulse Width3PW8.311.1ns $C_L = 15 \text{ pF}$, CMOS signal levelsMaximum Data Rate490120Mbps $C_L = 15 \text{ pF}$, CMOS signal levelsPropagation Delay5tere, tere,203445ns $C_L = 15 \text{ pF}$, CMOS signal levelsPulse Width Distortion, $ te_{H-} - tere ^5$ PWD0.52ns $C_L = 15 \text{ pF}$, CMOS signal levelsPropagation Delay Skew6tersk16ns $C_L = 15 \text{ pF}$, CMOS signal levelsChannel-to-Channel Matching,tersk16ns $C_L = 15 \text{ pF}$, CMOS signal levelsChannel-to-Channel Matching,tersk05ns $C_L = 15 \text{ pF}$, CMOS signal levelsOpposing-Directional Channels7tersk05ns $C_L = 15 \text{ pF}$, CMOS signal levelsFor All Modelstersk1, tezk68ns $C_L = 15 \text{ pF}$, CMOS signal levelsOutput Disable Propagation Delay (High/Low to High Impedance)terzk1, tezk68ns $C_L = 15 \text{ pF}$, CMOS signal levelsOutput Rise/Fall Time (10% to 90%) Logic High Output*terzk1, tezk68ns $C_L = 15 \text{ pF}$, CMOS signal levelsCommon-Mode Transient Immunity at Logic High Output*[CMu]2535kV/µs $V_{R} = 000 V_{L}$ Common-Mode Transient Immunity at Logic Low Output*[CMu] <td>Propagation Delay Skew⁶</td> <td>t_{PSK}</td> <td></td> <td></td> <td>22</td> <td>ns</td> <td>$C_L = 15 \text{ pF}$, CMOS signal levels</td>	Propagation Delay Skew ⁶	t _{PSK}			22	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Opposing-Directional Channels?PW8.311.1nsCL = 15 pF, CMOS signal levelsMinimum Pulse Width ³ PW8.311.1nsCL = 15 pF, CMOS signal levelsMaximum Data Rate ⁴ 90120MbpsCL = 15 pF, CMOS signal levelsPropagation Delay ⁵ tentL, tecH203445nsCL = 15 pF, CMOS signal levelsPulse Width Distortion, [teLH - tent] ⁵ PWD0.52nsCL = 15 pF, CMOS signal levelsChange vs. TemperaturePWD3445nsCL = 15 pF, CMOS signal levelsPropagation Delay Skew ⁶ tesk16nsCL = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Codirectional Channels?teskop2nsCL = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing-Directional Channels?teskop5nsCL = 15 pF, CMOS signal levelsFor All Modelsteskopteskop68nsCL = 15 pF, CMOS signal levelsOutput Enable Propagation Delay (High/Low to High Impedance)test_text_text_68nsCL = 15 pF, CMOS signal levelsOutput Enable Propagation Delay (High/Low to High Impedance)text_text_text_68nsCL = 15 pF, CMOS signal levelsOutput Enable Propagation Delay (High/Low to High Impedance)text_text_text_text_68nsCL = 15 pF, CMOS signal levelsOutput Enable Propagation Delay (High/Low to High Impedance)text_text_text_text_text_8nsCL = 15 pF, CMOS signal levels <td>5,</td> <td>t_{PSKCD}</td> <td></td> <td></td> <td>3</td> <td>ns</td> <td>$C_L = 15 \text{ pF}$, CMOS signal levels</td>	5,	t _{PSKCD}			3	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Minimum Pulse Width ³ Maximum Data Rate ⁴ PW8.311.1nsCL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing-Directional Channels7treskoptreskopsssscL = 15 pF, CMOS signal levelsFor All ModelstreskoptreskoptreskoptreskopsssssssOutput Disable Propagation Delay (High/Low to High/Impedance)treskoptreskopssnsCL = 15 pF, CMOS signal levelsOutput Rise/Fall Time (10% to 90%) Logic Low Output ⁸ treskoptreskopssnsCL = 15 pF, CMOS signal levelsCommon-Mode Transient Immunity at Logic Low Output ⁸ [CM ₁]2535kV/µsV _{Ix} = 0v, V _{cM} = 1000 V, transient magnitude = 800 V		t _{PSKOD}			6	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Maximum Data Rate ⁴ 90120MbpsC = 15 pF, CMOS signal levelsPropagation Delay ⁵ t _{PHL} , t _{PLH} 203445nsC = 15 pF, CMOS signal levelsPulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$ PWD0.52nsC = 15 pF, CMOS signal levelsChange vs. Temperature3ps/°CC = 15 pF, CMOS signal levelsPropagation Delay Skew ⁶ trsk16nsC = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Cofrectional Channels7trskcD2nsC = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing-Directional Channels7trskcD5nsC = 15 pF, CMOS signal levelsOutput Disable Propagation Delay (High/Low to High Impedance)trezh, trezh68nsC = 15 pF, CMOS signal levelsOutput Rise/Fall Time (10% to 90%) Logic Low Output ⁸ trezh, trezh68nsC = 15 pF, CMOS signal levelsCommon-Mode Transient Immunity at Logic Low Output ⁸ [CMH]2535kV/µsV _{Ix} = V _{DOI} or V _{DO2} , V _{CM} = 1000 V, transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current per Channel ⁹ fr1.1MbpsV _{Ix} = 0 V, V _{CM} = 1000 V, transient magnitude = 800 V	ADuM240xCRWZ						
Propagation Delay5 t_{PHL} tr _{LH} 203445ns $C_L = 15 \text{ pF}$, CMOS signal levelsPulse Width Distortion, $ t_{HL} - t_{PHL} 5$ PWD0.52ns $C_L = 15 \text{ pF}$, CMOS signal levelsChange vs. Temperature3ps/°C $L = 15 \text{ pF}$, CMOS signal levels $C_L = 15 \text{ pF}$, CMOS signal levelsPropagation Delay Skew6 t_{PSK} 16ns $C_L = 15 \text{ pF}$, CMOS signal levelsChannel-to-Channel Matching, Codirectional Channels7 t_{PSKD} 2ns $C_L = 15 \text{ pF}$, CMOS signal levelsChannel-to-Channel Matching, Opposing-Directional Channels7 t_{PSKD} 5ns $C_L = 15 \text{ pF}$, CMOS signal levelsFor All Models t_{PHZ} , t_{PLH} 68ns $C_L = 15 \text{ pF}$, CMOS signal levelsOutput Disable Propagation Delay (High/Low to High Impedance) t_{PHZ} , t_{PLH} 68ns $C_L = 15 \text{ pF}$, CMOS signal levelsOutput Rise/Fall Time (10% to 90%) t_{PHZ} , t_{PLH} 68ns $C_L = 15 \text{ pF}$, CMOS signal levelsCommon-Mode Transient Immunity at Logic Low Output8 $ CM_H $ 2535 $kV/\mu s$ $V_{R} = V_{DD} \text{ or }V_{DDZ}$, $V_{CM} = 1000 V$, transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current per Channel9 f_r 1.1MbpsNuput Dynamic Supply Current per Channel9 f_r 1.1Mbps	Minimum Pulse Width ³	PW		8.3	11.1	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$ PWD0.52ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$ Change vs. Temperature33ps/°C $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$ $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$ Propagation Delay Skew ⁶ t _{PSK} 16ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$ Channel-to-Channel Matching, Codirectional Channels7t _{PSKD} 2ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$ Channel-to-Channel Matching, Opposing-Directional Channels7t _{PSKD} 5ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$ For All Modelstresco5ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$ Output Disable Propagation Delay (High/Low to High Impedance)tresco68ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$ Output Enable Propagation Delay (High Impedance to High/Low)tresco68ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$ Output Rise/Fall Time (10% to 90%)trescotresco3ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$ Common-Mode Transient Immunity at Logic Low Output ⁸ [CML]2535kV/µs $V_{Ix} = 0 \text{ V}, V_{CM} = 1000 \text{ V},$ transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current per Channel ⁹ f,1.1Mbpsma/Mbps	Maximum Data Rate ⁴		90	120		Mbps	$C_L = 15 \text{ pF}$, CMOS signal levels
Change vs. Temperature3 $ps/^{\circ}C$ $C_{L} = 15 pF, CMOS signal levelsPropagation Delay Skew6t_{PSK}16nsC_{L} = 15 pF, CMOS signal levelsChannel-to-Channel Matching,Codirectional Channels7t_{PSKD}2nsC_{L} = 15 pF, CMOS signal levelsChannel-to-Channel Matching,Opposing-Directional Channels7t_{PSKD}5nsC_{L} = 15 pF, CMOS signal levelsFor All Models5nsC_{L} = 15 pF, CMOS signal levelsC_{L} = 15 pF, CMOS signal levelsOutput Disable Propagation Delay(High/Low to High Impedance)t_{PHZ}, t_{PHZ}68nsC_{L} = 15 pF, CMOS signal levelsOutput Enable Propagation Delay(High Impedance)t_{PZH}, t_{PZL}68nsC_{L} = 15 pF, CMOS signal levelsOutput Rise/Fall Time (10% to 90%)t_{r/tF}3nsC_{L} = 15 pF, CMOS signal levelsCommon-Mode Transient Immunity atLogic Low Output8[CM_{H}]2535kV/\mu sV_{ik} = 0 V, V_{CM} = 1000 V,transient magnitude = 800 VCommon-Mode Transient Immunity atLogic Low Output8f_r1.1MbpsNet fresh RateInput Dynamic Supply Current per Channel9I_{DD((D)}0.10mA/Mbps$	Propagation Delay ⁵	tphl, tplh	20	34	45	ns	C _L = 15 pF, CMOS signal levels
Propagation Delay Skew6trsk16nsCL = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Codirectional Channels7trskcD2nsCL = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing-Directional Channels7trskoD5nsCL = 15 pF, CMOS signal levelsFor All Models5nsCL = 15 pF, CMOS signal levels16nsCL = 15 pF, CMOS signal levelsOutput Disable Propagation Delay (High/Low to High Impedance)trpt, trpt, tr	Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^{5}$	PWD		0.5	2	ns	C _L = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels7tpskcD2nsCL = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing-Directional Channels7tpskoD5nsCL = 15 pF, CMOS signal levelsFor All Models5nsCL = 15 pF, CMOS signal levelsCL = 15 pF, CMOS signal levelsOutput Disable Propagation Delay (High/Low to High Impedance)tpHz, tpLH68nsCL = 15 pF, CMOS signal levelsOutput Enable Propagation Delay (High Impedance to High/Low)tpZH, tpZL68nsCL = 15 pF, CMOS signal levelsOutput Rise/Fall Time (10% to 90%)tpZH, tpZL68nsCL = 15 pF, CMOS signal levelsCommon-Mode Transient Immunity at Logic High Output8[CMH]2535kV/µsVIx = VpD1 or VpD2, VcM = 1000 V, transient magnitude = 800 VCommon-Mode Transient Immunity at Logic Low Output8[CML]2535kV/µsVIx = 0 V, VcM = 1000 V, transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current per Channel9IpDI(D)0.10mA/MbpsImaginitian et al.	Change vs. Temperature			3		ps/°C	$C_L = 15 \text{ pF}$, CMOS signal levels
Codirectional Channels7trestod5nsCL = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing-Directional Channels7trestod5nsCL = 15 pF, CMOS signal levelsFor All Models0utput Disable Propagation Delay (High/Low to High Impedance)trestod68nsCL = 15 pF, CMOS signal levelsOutput Enable Propagation Delay (High Impedance to High/Low)trestod68nsCL = 15 pF, CMOS signal levelsOutput Rise/Fall Time (10% to 90%)ta/tr3nsCL = 15 pF, CMOS signal levelsCommon-Mode Transient Immunity at Logic High Output8[CMH]2535kV/µsVIx = VDD1 or VDD2, VCM = 1000 V, transient magnitude = 800 VCommon-Mode Transient Immunity at Logic Low Output8[CML]2535kV/µsVIx = 0 V, VCM = 1000 V, transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current per Channel9fr1.1MbpsMAMbps	Propagation Delay Skew ⁶	t _{PSK}			16	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Opposing-Directional Channels7Image: Constraint of the second		t _{PSKCD}			2	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Output Disable Propagation Delay (High/Low to High Impedance)tPHZ, tPLH68nsCL = 15 pF, CMOS signal levelsOutput Enable Propagation Delay (High Impedance to High/Low)tPZH, tPZL68nsCL = 15 pF, CMOS signal levelsOutput Rise/Fall Time (10% to 90%)tr/trS3nsCL = 15 pF, CMOS signal levelsCommon-Mode Transient Immunity at Logic High Output ⁸ [CMH]2535kV/µsVIx = V_DD1 or V_DD2, V_CM = 1000 V, transient magnitude = 800 VCommon-Mode Transient Immunity at Logic Low Output ⁸ [CML]2535kV/µsVIx = 0 V, V_CM = 1000 V, transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current per Channel ⁹ fr1.1MbpsMbps		t pskod			5	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
(High/Low to High Impedance)transformtransformfree <td>For All Models</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	For All Models						
(High Impedance to High/Low)TSSCOutput Rise/Fall Time (10% to 90%)ts/tF3nsCL = 15 pF, CMOS signal levelsCommon-Mode Transient Immunity at Logic High Output ⁸ $ CM_H $ 2535kV/µs $V_{lx} = V_{DD1}$ or V_{DD2} , $V_{CM} = 1000 V$, transient magnitude = 800 VCommon-Mode Transient Immunity at Logic Low Output ⁸ $ CM_L $ 2535kV/µs $V_{lx} = 0 V$, $V_{CM} = 1000 V$, transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current per Channel ⁹ fr1.1Mbps	1 1 3 1	tphz, tplh		6	8	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Common-Mode Transient Immunity at Logic High Output ⁸ ICM _H 25 35 kV/µs V _{Ix} = V _{DD1} or V _{DD2} , V _{CM} = 1000 V, transient magnitude = 800 V Common-Mode Transient Immunity at Logic Low Output ⁸ ICM _L 25 35 kV/µs V _{Ix} = 0 V, V _{CM} = 1000 V, transient magnitude = 800 V Refresh Rate Input Dynamic Supply Current per Channel ⁹ fr 1.1 Mbps MAPS		t _{PZH} , t _{PZL}		6	8	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Logic High Output ⁸ ICML 25 35 transient magnitude = 800 V Common-Mode Transient Immunity at Logic Low Output ⁸ ICML 25 35 kV/µs V _{Ix} = 0 V, V _{CM} = 1000 V, transient magnitude = 800 V Refresh Rate fr 1.1 Mbps Input Dynamic Supply Current per Channel ⁹ IDDI (D) 0.10 mA/Mbps	Output Rise/Fall Time (10% to 90%)	t _R /t _F		3		ns	C _L = 15 pF, CMOS signal levels
Logic Low Output ⁸ Image: Comparison of the second sec	· · · · · · · · · · · · · · · · · · ·	CM⊦	25	35		kV/μs	
Input Dynamic Supply Current per Channel ⁹ I _{DDI (D)} 0.10 mA/Mbps		CM⊾	25	35		kV/μs	
	Refresh Rate	fr		1.1		Mbps	
Output Dynamic Supply Current per Channel ⁹ I _{DDO (D)} 0.03 mA/Mbps	Input Dynamic Supply Current per Channel ⁹	I _{DDI (D)}		0.10		mA/Mbps	
	Output Dynamic Supply Current per Channel ⁹	I _{DDO (D)}		0.03		mA/Mbps	

¹ All voltages are relative to their respective ground.

² Supply current values are for all four channels combined running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V_{DD1} and V_{DD2} supply currents as a function of data rate for ADuM2400/ADuM2401/ADuM2402 channel configurations.

³ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

⁴ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

⁵ t_{PHL} propagation delay is measured from the 50% level of the falling edge of the V_{Ix} signal to the 50% level of the falling edge of the V_{ox} signal. t_{PLH} propagation delay is measured from the 50% level of the rising edge of the V_{ix} signal to the 50% level of the rising edge of the V_{ox} signal.

⁶ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

⁷ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

⁸ CM_H is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ > 0.8 V_{DD2}. CM_L is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.</p>

⁹ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per channel supply current for a given data rate.

ELECTRICAL CHARACTERISTICS—MIXED 5 V/3 V OR 3 V/5 V OPERATION¹

5 V/3 V operation: $4.5 \text{ V} \le \text{V}_{\text{DD1}} \le 5.5 \text{ V}$, $2.7 \text{ V} \le \text{V}_{\text{DD2}} \le 3.6 \text{ V}$. 3 V/5 V operation: $2.7 \text{ V} \le \text{V}_{\text{DD1}} \le 3.6 \text{ V}$, $4.5 \text{ V} \le \text{V}_{\text{DD2}} \le 5.5 \text{ V}$. All minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted. All typical specifications are at $T_A = 25^{\circ}\text{C}$; $V_{\text{DD1}} = 3.0 \text{ V}$, $V_{\text{DD2}} = 5 \text{ V}$; or $V_{\text{DD1}} = 5 \text{ V}$, $V_{\text{DD2}} = 3.0 \text{ V}$.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current per Channel, Quiescent	IDDI (Q)					
5 V/3 V Operation			0.50	0.53	mA	
3 V/5 V Operation			0.26	0.31	mA	
Output Supply Current per Channel, Quiescent	IDDO (Q)					
5 V/3 V Operation			0.11	0.14	mA	
3 V/5 V Operation			0.19	0.21	mA	
ADuM2400 Total Supply Current, Four Channels ²						
DC to 2 Mbps						
V _{DD1} Supply Current	IDD1 (Q)					
5 V/3 V Operation			2.2	2.8	mA	DC to 1 MHz logic signal frequency
3 V/5 V Operation			1.2	1.9	mA	DC to 1 MHz logic signal frequency
V _{DD2} Supply Current	IDD2 (Q)					
5 V/3 V Operation	1002 (Q)		0.5	0.9	mA	DC to 1 MHz logic signal frequency
3 V/5 V Operation			0.9	1.4	mA	DC to 1 MHz logic signal frequency
10 Mbps (BRWZ and CRWZ Grades Only)						
V _{DD1} Supply Current	IDD1 (10)					
5 V/3 V Operation	1001(10)		8.6	10.6	mA	5 MHz logic signal frequency
3 V/5 V Operation			4.5	6.5	mA	5 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (10)}			0.0		5 ····· <u>~</u> ·· · · · · · · · · ·· · · · · ·
5 V/3 V Operation	1002 (10)		1.4	2.0	mA	5 MHz logic signal frequency
3 V/5 V Operation			2.6	3.5	mA	5 MHz logic signal frequency
90 Mbps (CRWZ Grade Only)			2.0	0.0		5 ····· <u>~</u> ·· · · · · · · · · ·· · · · · ·
V _{DD1} Supply Current	I _{DD1 (90)}					
5 V/3 V Operation	1001 (50)		70	100	mA	45 MHz logic signal frequency
3 V/5 V Operation			37	65	mA	45 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (90)}					
5 V/3 V Operation	1002 (50)		11	15	mA	45 MHz logic signal frequency
3 V/5 V Operation			18	25	mA	45 MHz logic signal frequency
ADuM2401 Total Supply Current, Four Channels ²						
DC to 2 Mbps						
V _{DD1} Supply Current	IDD1 (Q)					
5 V/3 V Operation	1001(0)		1.8	2.4	mA	DC to 1 MHz logic signal frequency
3 V/5 V Operation			1.0	1.6	mA	DC to 1 MHz logic signal frequency
V _{DD2} Supply Current	IDD2 (Q)					2 - to 1 <u>2 .o git signal in equation</u>
5 V/3 V Operation	1002 (Q)		0.7	1.2	mA	DC to 1 MHz logic signal frequency
3 V/5 V Operation			1.2	1.8	mA	DC to 1 MHz logic signal frequency
10 Mbps (BRWZ and CRWZ Grades Only)						
V _{DD1} Supply Current	I _{DD1 (10)}					
5 V/3 V Operation	551(10)		7.1	9.0	mA	5 MHz logic signal frequency
3 V/5 V Operation			3.7	5.4	mA	5 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (10)}					
5 V/3 V Operation	,,		2.2	3.0	mA	5 MHz logic signal frequency
3 V/5 V Operation			4.1	5.0	mA	5 MHz logic signal frequency
90 Mbps (CRWZ Grade Only)						
V _{DD1} Supply Current	I _{DD1 (90)}					
5 V/3 V Operation	/		57	82	mA	45 MHz logic signal frequency
3 V/5 V Operation			30	52	mA	45 MHz logic signal frequency

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
V _{DD2} Supply Current	I _{DD2} (90)					
5 V/3 V Operation			18	27	mA	45 MHz logic signal frequency
3 V/5 V Operation			31	43	mA	45 MHz logic signal frequency
ADuM2402 Total Supply Current, Four Channels ²						
DC to 2 Mbps						
VDD1 Supply Current	IDD1 (Q)					
5 V/3 V Operation			1.5	2.1	mA	DC to 1 MHz logic signal frequency
3 V/5 V Operation			0.9	1.5	mA	DC to 1 MHz logic signal frequency
V _{DD2} Supply Current	IDD2 (Q)					
5 V/3 V Operation			0.9	1.5	mA	DC to 1 MHz logic signal frequency
3 V/5 V Operation			1.5	2.1	mA	DC to 1 MHz logic signal frequency
10 Mbps (BRWZ and CRWZ Grades Only)						
VDD1 Supply Current	IDD1 (10)					
5 V/3 V Operation			5.6	7.0	mA	5 MHz logic signal frequency
3 V/5 V Operation			3.0	4.2	mA	5 MHz logic signal frequency
V _{DD2} Supply Current	LDD2 (10)					
5 V/3 V Operation			3.0	4.2	mA	5 MHz logic signal frequency
3 V/5 V Operation			5.6	7.0	mA	5 MHz logic signal frequency
90 Mbps (CRWZ Grade Only)						
	IDD1 (90)					
5 V/3 V Operation			44	62	mA	45 MHz logic signal frequency
3 V/5 V Operation			24	39	mA	45 MHz logic signal frequency
V _{DD2} Supply Current	DD2 (90)					
5 V/3 V Operation			24	39	mA	45 MHz logic signal frequency
3 V/5 V Operation			44	62	mA	45 MHz logic signal frequency
For All Models						
Input Currents	I _{IA} , I _{IB} , I _{IC} , I _{ID} , I _{E1} , I _{E2}	-10	+0.01	+10	μA	$\begin{array}{l} 0 \ V \leq V_{IA_{r}} \ V_{IB_{r}} \ V_{IC_{r}} \ V_{ID} \leq V_{DD1} \ or \ V_{DD2,} \\ 0 \ V \leq V_{E1,} \ V_{E2} \leq V_{DD1} \ or \ V_{DD2} \end{array}$
Logic High Input Threshold	$V_{\text{IH}}, V_{\text{EH}}$					
5 V/3 V Operation		2.0			V	
3 V/5 V Operation		1.6			V	
Logic Low Input Threshold	$V_{\text{IL}}, V_{\text{EL}}$					
5 V/3 V Operation				0.8	V	
3 V/5 V Operation				0.4	V	
Logic High Output Voltages	Voah, Vobh, Voch, Vodh	(V _{DD1} or V _{DD2}) – 0.1	(V_{DD1} or V_{DD2})		V	$I_{\text{Ox}} = -20 \; \mu\text{A}, V_{\text{Ix}} = V_{\text{IxH}}$
		(V _{DD1} or V _{DD2}) – 0.4	(V _{DD1} or V _{DD2}) – 0.2		V	$I_{\text{Ox}} = -4 \text{ mA}, V_{\text{Ix}} = V_{\text{IxH}}$
Logic Low Output Voltages	$V_{\text{OAL}}, V_{\text{OBL}}$		0.0	0.1	V	$I_{\text{Ox}} = 20 \ \mu\text{A}, \ V_{\text{Ix}} = V_{\text{IxL}}$
	Vocl, Vodl		0.04	0.1	V	$I_{\text{Ox}} = 400 \ \mu\text{A}, \ V_{\text{Ix}} = V_{\text{IxL}}$
			0.2	0.4	V	$I_{\text{Ox}} = 4 \text{ mA}, V_{\text{Ix}} = V_{\text{IxL}}$
SWITCHING SPECIFICATIONS						
ADuM240xARWZ						
Minimum Pulse Width ³	PW			1000	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Maximum Data Rate ⁴		1			Mbps	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay ⁵	tphl, tplh	50	70	100	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Pulse-Width Distortion, $ t_{PLH} - t_{PHL} ^5$	PWD			40	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay Skew ⁶	t _{РSK}			50	ns	C _L = 15 pF, CMOS signal levels
Channel-to-Channel Matching ⁷	tpskcd/tpskod			50	ns	C _L = 15 pF, CMOS signal levels
ADuM240xBRWZ						
Minimum Pulse Width ³	PW			100	ns	C _L = 15 pF, CMOS signal levels
Maximum Data Rate ⁴		10			Mbps	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay ⁵	tphl, tplh	15	35	50	ns	C _L = 15 pF, CMOS signal levels
	1	L			L	

Data Sheet

ADuM2400/ADuM2401/ADuM2402

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$	PWD			3	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Change vs. Temperature			5		ps/°C	$C_{L} = 15 \text{ pF}$, CMOS signal levels
Propagation Delay Skew ⁶	t _{PSK}			22	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels ⁷	t _{PSKCD}			3	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels ⁷	t _{PSKOD}			6	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
ADuM240xCRWZ						
Minimum Pulse Width ³	PW		8.3	11.1	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Maximum Data Rate ⁴		90	120		Mbps	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay ⁵	tphl, tplh	20	30	40	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$	PWD		0.5	2	ns	C _L = 15 pF, CMOS signal levels
Change vs. Temperature			3		ps/°C	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay Skew ⁶	t _{PSK}			14	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels ⁷	t _{PSKCD}			2	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels ⁷	t _{PSKOD}			5	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
For All Models						
Output Disable Propagation Delay (High/Low to High Impedance)	t _{PHZ} , t _{PLH}		6	8	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Output Enable Propagation Delay (High Impedance to High/Low)	t _{PZH} , t _{PZL}		6	8	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t _R /t _F					$C_L = 15 \text{ pF}$, CMOS signal levels
5 V/3 V Operation			3.0		ns	
3 V/5 V Operation			2.5		ns	
Common-Mode Transient Immunity at Logic High Output ⁸	CM⊦	25	35		kV/μs	$V_{lx} = V_{DD1}$ or V_{DD2} , $V_{CM} = 1000$ V, transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output ⁸	CML	25	35		kV/μs	$V_{Ix} = 0 V, V_{CM} = 1000 V,$ transient magnitude = 800 V
Refresh Rate	fr					
5 V/3 V Operation			1.2		Mbps	
3 V/5 V Operation			1.1		Mbps	
Input Dynamic Supply Current per Channel ⁹	I _{DDI (D)}					
5 V/3 V Operation			0.19		mA/Mbps	
3 V/5 V Operation			0.10		mA/Mbps	
Output Dynamic Supply Current per Channel ⁹	I _{DDO (D)}					
5 V/3 V Operation			0.03		mA/Mbps	
3 V/5 V Operation			0.05		mA/Mbps	

¹ All voltages are relative to their respective ground.

² Supply current values are for all four channels combined running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V_{DD1} and V_{DD2} supply currents as a function of data rate for ADuM2400/ADuM2401/ADuM2402 channel configurations.

³ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

⁴ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

⁵ t_{PHL} propagation delay is measured from the 50% level of the falling edge of the V_{Ix} signal to the 50% level of the falling edge of the V_{ox} signal. t_{PLH} propagation delay is measured from the 50% level of the rising edge of the V_{ix} signal to the 50% level of the rising edge of the V_{ox} signal.

⁶ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

⁷ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

⁸ CM_H is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ > 0.8 V_{DD2}. CM_L is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

⁹ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per channel supply current for a given data rate.

PACKAGE CHARACTERISTICS

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions	
Resistance (Input to Output) ¹	RI-O		10 ¹²		Ω		
Capacitance (Input to Output) ¹	CI-O		2.2		pF	f = 1 MHz	
Input Capacitance ²	CI		4.0		рF		
IC Junction-to-Case Thermal Resistance, Side 1	θ _{JCI}		33		°C/W	Thermocouple located at center	
IC Junction-to-Case Thermal Resistance, Side 2	θιςο		28		°C/W	of package underside	

¹ Device considered a two-terminal device: Pin 1, Pin 2, Pin 3, Pin 4, Pin 5, Pin 6, Pin 7, and Pin 8 shorted together and Pin 9, Pin 10, Pin 11, Pin 12, Pin 13, Pin 14, Pin 15, and Pin 16 shorted together.

² Input capacitance is from any input data pin to ground.

REGULATORY INFORMATION

The ADuM240x are approved by the organizations listed in Table 5. Refer to Table 10 and the Insulation Lifetime section for details regarding recommended maximum working voltages for specific cross-isolation waveforms and insulation levels.

Table 5.

UL	CSA	VDE
Recognized under 1577 Component Recognition Program ¹	Approved under CSA Component Acceptance Notice #5A	Certified according to DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 ²
Single Protection 5000 V rms Isolation Voltage	Basic insulation per CSA 60950-1-07 and IEC 60950-1, 600 V rms (848 V peak) maximum working voltage	Reinforced insulation, 846 V peak
	RW-16 package: Reinforced insulation per CSA 60950-1-07 and IEC 60950-1, 380 V rms (537 V peak) maximum working voltage; reinforced insulation per IEC 60601-1 125 V rms (176 V peak) maximum working voltage	
	RI-16 package: Reinforced insulation per CSA 60950-1-07 and IEC 60950-1, 400 V rms (565 V peak) maximum working voltage; reinforced insulation per IEC 60601-1 250 V rms (353 V peak) maximum working voltage	
File E214100	File 205078	File 2471900-4880-0001

¹ In accordance with UL1577, each ADuM240x is proof tested by applying an insulation test voltage ≥ 6000 V rms for 1 second (current leakage detection limit = 10 μA).
² In accordance with DIN V VDE V 0884-10, each ADuM240x is proof tested by applying an insulation test voltage ≥1590 V peak for 1 sec (partial discharge detection limit = 5 pC). The * marking branded on the component designates DIN V VDE V 0884-10 approval.

INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 6.

Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage		5000	V rms	1-minute duration
Minimum External Air Gap	L(I01)	8.0 min	mm	Distance measured from input terminals to output terminals, shortest distance through air along the PCB mounting plane, as an aid to PC board layout
Minimum External Tracking (Creepage) RW-16 Package	L(I02)	7.7 min	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum External Tracking (Creepage) RI-16 Package	L(I02)	8.3 min	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.017 min	mm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	СТІ	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa		Material Group (DIN VDE 0110, 1/89, Table 1)

DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by means of protective circuits.

Note that the * marking on packages denotes DIN V VDE V 0884-10 approval for 846 V peak working voltage.

Table	7.

Description	Conditions	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 300 V rms			l to IV	
For Rated Mains Voltage ≤ 450 V rms			l to ll	
For Rated Mains Voltage ≤ 600 V rms			l to ll	
Climatic Classification			40/105/21	
Pollution Degree (DIN VDE 0110, Table 1)			2	
Maximum Working Insulation Voltage		VIORM	846	V peak
Input-to-Output Test Voltage, Method b1	$V_{IORM} \times 1.875 = V_{PR}$, 100% production test, $t_m = 1$ sec, partial discharge < 5 pC	Vpr	1590	V peak
Input-to-Output Test Voltage, Method a		V _{PR}		
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.6 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC		1375	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC		1018	V peak
Highest Allowable Overvoltage	Transient overvoltage, $t_{TR} = 10$ seconds	VTR	6000	V peak
Safety-Limiting Values	Maximum value allowed in the event of a failure; see Figure 4			
Case Temperature		Ts	150	°C
Side 1 Current		I _{S1}	265	mA
Side 2 Current		I _{S2}	335	mA
Insulation Resistance at Ts	$V_{IO} = 500 V$	Rs	>109	Ω





RECOMMENDED OPERATING CONDITIONS

Table 8.	
Parameter	Rating
Operating Temperature (T _A)	-40°C to +105°C 2.7 V to 5.5 V
Supply Voltages ¹ (V _{DD1} , V _{DD2})	2.7 V to 5.5 V
Input Signal Rise and Fall Times	1.0 ms

¹ All voltages are relative to their respective ground.

ABSOLUTE MAXIMUM RATINGS

Table 9.

Parameter	Rating
Storage Temperature Range (T _{ST})	–65°C to +150°C
Ambient Operating Temperature Range (T _A)	–40°C to +105°C
Supply Voltage Range $(V_{DD1}, V_{DD2})^1$	–0.5 V to +7.0 V
Input Voltage Range (V _{IA} , V _{IB} , V _{IC} , V _{ID} , V _{E1} , V _{E2}) ^{1, 2}	–0.5 V to V _{DDI} + 0.5 V
Output Voltage Range (V _{OA} , V _{OB} , V _{OC} , V _{OD}) ^{1, 2}	–0.5 V to V _{DDO} + 0.5 V
Average Output Current Per Pin ³	
Side 1 (I ₀₁)	–18 mA to +18 mA
Side 2 (I ₀₂)	-22 mA to +22 mA
Common-Mode Transients ⁴	–100 kV/μs to +100 kV/μs

¹ All voltages are relative to their respective ground.

 2 V_{\rm DDI} and V_{\rm DDO} refer to the supply voltages on the input and output sides of a given channel, respectively. See the PC Board Layout section.

³ See Figure 4 for maximum rated current values for various temperatures.
 ⁴ Refers to common-mode transients across the insulation barrier. Common-

mode transients exceeding the Absolute Maximum Rating can cause latchup or permanent damage.

Table 10. Maximum Continuous Working Voltage¹

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Table 10. Maximum Continuous Working Voluge							
Parameter	Max	Unit	Constraint				
AC Voltage, Bipolar Waveform	565	V peak	50-year minimum lifetime				
AC Voltage, Unipolar Waveform							
Reinforced Insulation	846	V peak	Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10				
DC Voltage							
Reinforced Insulation	846	V peak	Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10				

¹ Refers to continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

Table 11. Truth Table (Positive Logic)

V _{lx} Input ¹	V _{Ex} Input	V _{DDI} State ¹	V _{DDO} State ¹	Vox Output ¹	Notes
Н	H or NC	Powered	Powered	Н	
L	H or NC	Powered	Powered	L	
Х	L	Powered	Powered	Z	
Х	H or NC	Unpowered	Powered	н	Outputs return to input state within 1 μ s of V _{DDI} power restoration.
Х	L	Unpowered	Powered	Z	
Х	x	Powered	Unpowered	Indeterminate	Outputs return to input state within 1 μ s of V _{DDO} power restoration if V _{Ex} state is H or NC. Outputs return to high impedance state within 8 ns of V _{DDO} power restoration if V _{Ex} state is L.

¹ V_{lx} and V_{Ox} refer to the input and output signals of a given channel (A, B, C, or D). V_{Ex} refers to the output enable signal on the same side as the V_{Ox} outputs. V_{DDI} and V_{DDO} refer to the supply voltages on the input and output sides of the given channel, respectively.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 5. ADuM2400 Pin Configuration

Table 12. ADuM2400 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V _{DD1}	Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V.
2	GND1	Ground 1. Ground reference for Isolator Side 1.
3	VIA	Logic Input A.
4	VIB	Logic Input B.
5	VIC	Logic Input C.
6	VID	Logic Input D.
7	NC	No Connect.
8	GND1	Ground 1. Ground reference for Isolator Side 1.
9	GND ₂	Ground 2. Ground reference for Isolator Side 2.
10	V _{E2}	Output Enable 2. Active high logic input. V _{OA} , V _{OB} , V _{OC} , and V _{OD} outputs are enabled when V _{E2} is high or disconnected. V _{OA} , V _{OB} , V _{OC} , and V _{OD} outputs are disabled when V _{E2} is low. In noisy environments, connecting V _{E2} to an external logic high or low is recommended.
11	Vod	Logic Output D.
12	Voc	Logic Output C.
13	Vob	Logic Output B.
14	Voa	Logic Output A.
15	GND ₂	Ground 2. Ground reference for Isolator Side 2.
16	V _{DD2}	Supply Voltage for Isolator Side 2, 2.7 V to 5.5 V.



*PIN 2 AND PIN 8 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO GND_1 IS RECOMMENDED. PIN 9 AND PIN 15 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO GND_2 IS RECOMMENDED.

Figure 6.	ADuM2401	Pin Co	nfiauratior	า
rigare o.	/ Daniz IOI	1 111 001	ingaration	٠

Table 13. ADuM2401 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V _{DD1}	Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V.
2	GND1	Ground 1. Ground reference for Isolator Side 1.
3	VIA	Logic Input A.
4	VIB	Logic Input B.
5	Vic	Logic Input C.
6	Vod	Logic Output D.
7	V _{E1}	Output Enable 1. Active high logic input. V_{OD} output is enabled when V_{E1} is high or disconnected. V_{OD} is disabled when V_{E1} is low. In noisy environments, connecting V_{E1} to an external logic high or low is recommended.
8	GND ₁	Ground 1. Ground reference for Isolator Side 1.
9	GND ₂	Ground 2. Ground reference for Isolator Side 2.
10	V _{E2}	Output Enable 2. Active high logic input. V_{OA} , V_{OB} , and V_{OC} outputs are enabled when V_{E2} is high or disconnected. V_{OA} , V_{OB} , and V_{OC} outputs are disabled when V_{E2} is low. In noisy environments, connecting V_{E2} to an external logic high or low is recommended.
11	VID	Logic Input D.
12	Voc	Logic Output C.
13	Vob	Logic Output B.
14	V _{OA}	Logic Output A.
15	GND ₂	Ground 2. Ground reference for Isolator Side 2.
16	V _{DD2}	Supply Voltage for Isolator Side 2, 2.7 V to 5.5 V.



Figure 7. ADuM2402 Pin Configuration

Table 14. ADuM2402 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V _{DD1}	Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V.
2	GND1	Ground 1. Ground reference for Isolator Side 1.
3	VIA	Logic Input A.
4	VIB	Logic Input B.
5	V _{oc}	Logic Output C.
6	Vod	Logic Output D.
7	V _{E1}	Output Enable 1. Active high logic input. V_{OC} and V_{OD} outputs are enabled when V_{E1} is high or disconnected. V_{OC} and V_{OD} outputs are disabled when V_{E1} is low. In noisy environments, connecting V_{E1} to an external logic high or low is recommended.
8	GND ₁	Ground 1. Ground reference for Isolator Side 1.
9	GND ₂	Ground 2. Ground reference for Isolator Side 2.
10	V _{E2}	Output Enable 2. Active high logic input. V_{OA} and V_{OB} outputs are enabled when V_{E2} is high or disconnected. V_{OA} and V_{OB} outputs are disabled when V_{E2} is low. In noisy environments, connecting V_{E2} to an external logic high or low is recommended.
11	VID	Logic Input D.
12	VIC	Logic Input C.
13	Vob	Logic Output B.
14	V _{OA}	Logic Output A.
15	GND ₂	Ground 2. Ground reference for Isolator Side 2.
16	V_{DD2}	Supply Voltage for Isolator Side 2, 2.7 V to 5.5 V.

TYPICAL PERFORMANCE CHARACTERISTICS















Figure 11. Typical ADuM2400 V_{DD1} Supply Current vs. Data Rate for 5 V and 3 V Operation



Figure 12. Typical ADuM2400 VDD2 Supply Current vs. Data Rate for 5 V and 3 V Operation



Figure 13. Typical ADuM2401 VDD1 Supply Current vs. Data Rate for 5 V and 3 V Operation

Data Sheet



Figure 14. Typical ADuM2401 V_{DD2} Supply Current vs. Data Rate for 5 V and 3 V Operation



Figure 15. Typical ADuM2402 V_{DD1} or V_{DD2} Supply Current vs. Data Rate for 5 V and 3 V Operation

ADuM2400/ADuM2401/ADuM2402



APPLICATION INFORMATION PC BOARD LAYOUT

The ADuM240x digital isolator requires no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins (see Figure 17). Bypass capacitors are most conveniently connected between Pin 1 and Pin 2 for V_{DD1} and between Pin 15 and Pin 16 for V_{DD2} . The capacitor value should be between 0.01 µF and 0.1 µF. The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm. Bypassing between Pin 1 and Pin 8 and between Pin 9 and Pin 16 should be considered unless the ground pair on each package side are connected close to the package.



Figure 17. Recommended Printed Circuit Board Layout

In applications involving high common-mode transients, ensure that board coupling across the isolation barrier is minimized. Furthermore, the board layout should be designed such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this could cause voltage differentials between pins exceeding the device's Absolute Maximum Ratings, thereby leading to latch-up or permanent damage.

See the AN-1109 Application Note for board layout guidelines.

PROPAGATION DELAY-RELATED PARAMETERS

Propagation delay is a parameter that describes the length of time it takes for a logic signal to propagate through a component. The propagation delay to a logic low output can differ from the propagation delay to logic high.



Pulse width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the input signal's timing is preserved.

Channel-to-channel matching refers to the maximum amount the propagation delay differs among channels within a single ADuM240x component.

Propagation delay skew refers to the maximum amount the propagation delay differs among multiple ADuM240x components operated under the same conditions.

DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent via the transformer to the decoder. The decoder is bistable and is therefore either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions at the input for more than ~1 μ s, a periodic set of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output. If the decoder receives no internal pulses for more than approximately 5 μ s, the input side is assumed to be without power or nonfunctional; in which case, the isolator output is forced to a default state (see Table 11) by the watchdog timer circuit.

The limitation on the ADuM240x's magnetic field immunity is set by the condition in which induced voltage in the transformer's receiving coil is large enough to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur. The 3 V operating condition of the ADuM240x is examined because it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude greater than 1.0 V. The decoder has a sensing threshold at about 0.5 V, therefore establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

 $V = (-d\beta/dt) \Sigma \prod r_n^2; n = 1, 2, ..., N$

where:

 β is the magnetic flux density (gauss).

N is the number of turns in the receiving coil.

 r_n is the radius of the nth turn in the receiving coil (cm).

Given the geometry of the receiving coil in the ADuM240x and an imposed requirement that the induced voltage be at most 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in Figure 19.



Figure 19. Maximum Allowable External Magnetic Flux Density

Data Sheet

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event were to occur during a transmitted pulse (and was of the worst-case polarity), it would reduce the received pulse from >1.0 V to 0.75 V—still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM240x transformers. Figure 20 expresses these allowable current magnitudes as a function of frequency for selected distances. As can be seen, the ADuM240x is immune and can be affected only by extremely large currents operated at high frequency and very close to the component. For the 1 MHz example noted, place a 0.5 kA current 5 mm away from the ADuM240x to affect the component's operation.



Note that at combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces could induce sufficiently large error voltages to trigger the thresholds of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

POWER CONSUMPTION

The supply current at a given channel of the ADuM240x isolator is a function of the supply voltage, the data rate of the channel, and the output load of the channel.

For each input channel, the supply current is given by:

$$I_{DDI} = I_{DDI(Q)} \qquad \qquad f \le 0.5 f_r$$

$$I_{DDI} = I_{DDI(D)} \times (2f - f_r) + I_{DDI(Q)}$$
 $f > 0.5f$

For each output channel, the supply current is given by:

$$\begin{split} I_{DDO} &= I_{DDO (Q)} & f \leq 0.5 f_r \\ I_{DDO} &= (I_{DDO (D)} + (0.5 \times 10^{-3} \times C_L V_{DDO}) \times (2f - f_r) + I_{DDO (Q)} \\ & f > 0.5 f_r \end{split}$$

where:

*I*_{DDI (D)}, *I*_{DDO (D)} are the input and output dynamic supply currents per channel (mA/Mbps).

C^{*L*} is the output load capacitance (pF).

 V_{DDO} is the output supply voltage (V).

f is the input logic signal frequency (MHz, half of the input data rate, NRZ signaling).

 f_r is the input stage refresh rate (Mbps).

 $I_{DDI(Q)}$, $I_{DDO(Q)}$ are the specified input and output quiescent supply currents (mA).

To calculate the total I_{DD1} and I_{DD2} , the supply currents for each input and output channel corresponding to I_{DD1} and I_{DD2} are calculated and totaled. Figure 8 and Figure 9 provide per channel supply currents as a function of data rate for an unloaded output condition. Figure 10 provides per channel supply current as a function of data rate for a 15 pF output condition. Figure 11 through Figure 15 provide the total I_{DD1} and I_{DD2} as a function of data rate for the ADuM2400/ADuM2401/ADuM2402 channel configurations.

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM240x.

Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage. The values shown in Table 10 summarize the peak voltage for 50 years of service life for a bipolar ac operating condition and the maximum CSA/VDE approved working voltages. In many cases, the approved working voltage is higher than the 50-year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.

The insulation lifetime of the ADuM240x depends on the voltage waveform type imposed across the isolation barrier. The *i*Coupler insulation structure degrades at different rates, depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 21, Figure 22, and Figure 23 illustrate these different isolation voltage waveforms.

Bipolar ac voltage is the most stringent environment. The goal of a 50-year operating lifetime under the ac bipolar condition determines Analog Devices recommended maximum working voltage. In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50-year service life. The working voltages listed in Table 10 can be applied while maintaining the 50-year minimum lifetime, provided the voltage conforms to either the unipolar ac or dc voltage cases. Any cross-insulation voltage waveform that does not conform to Figure 22 or Figure 23 should be treated as a bipolar ac waveform

Note that the voltage presented in Figure 22 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V.

and its peak voltage should be limited to the 50-year lifetime

voltage value listed in Table 10.



OUTLINE DIMENSIONS



ORDERING GUIDE

Model ^{1, 2}	Number of Inputs, V _{DD1} Side	Number of Inputs, V _{DD2} Side	Maximum Data Rate (Mbps)	Maximum Propagation Delay, 5 V (ns)	Maximum Pulse Width Distortion (ns)	Temperature Range	Package Description	Package Option
ADuM2400ARWZ	4	0	1	100	40	-40°C to +105°C	16-Lead SOIC W	RW-16
ADuM2400BRWZ	4	0	10	50	3	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM2400CRWZ	4	0	90	32	2	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM2400ARIZ	4	0	1	100	40	-40°C to +105°C	16-Lead SOIC_IC	RI-16-1
ADuM2400BRIZ	4	0	10	50	3	-40°C to +105°C	16-Lead SOIC_IC	RI-16-1
ADuM2400CRIZ	4	0	90	32	2	-40°C to +105°C	16-Lead SOIC_IC	RI-16-1
ADuM2401ARWZ	3	1	1	100	40	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM2401BRWZ	3	1	10	50	3	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM2401CRWZ	3	1	90	32	2	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM2401ARIZ	3	1	1	100	40	-40°C to +105°C	16-Lead SOIC_IC	RI-16-1
ADuM2401BRIZ	3	1	10	50	3	-40°C to +105°C	16-Lead SOIC_IC	RI-16-1
ADuM2401CRIZ	3	1	90	32	2	-40°C to +105°C	16-Lead SOIC_IC	RI-16-1
ADuM2402ARWZ	2	2	1	100	40	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM2402BRWZ	2	2	10	50	3	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM2402CRWZ	2	2	90	32	2	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM2402ARIZ	2	2	1	100	40	-40°C to +105°C	16-Lead SOIC_IC	RI-16-1
ADuM2402BRIZ	2	2	10	50	3	–40°C to +105°C	16-Lead SOIC_IC	RI-16-1
ADuM2402CRIZ	2	2	90	32	2	-40°C to +105°C	16-Lead SOIC_IC	RI-16-1

 1 Tape and reel is available. The addition of an -RL suffix designates a 13" (1,000 units) tape and reel option. 2 Z = RoHS Compliant Part.

NOTES

NOTES

ANALOG DEVICES

