ANALOG
DEVICESFlexible Temperature and Voltage Monitor
and System Fan Controller

ADT7462

FEATURES

One local and up to three remote temperature channels Series resistance cancellation on remote channels Thermal protection using THERM pins Up to four PWM fan drive outputs Supports both high and low frequency PWM drives Up to eight TACH inputs Measures the speed of 3-wire and 4-wire fans Automatic fan speed control loop Includes dynamic T_{MIN} control Monitors up to 13 voltage inputs Monitors up to 7 VID inputs Includes VID-on-fly support **Bidirectional reset Chassis intrusion detect** SMBus 1.1- and SMBus 1.0-compatible 3.3 V and 5 V operation Extended operating range from -40°C to +125°C Space-saving 32-lead chip scale package **APPLICATIONS**

Servers and personal computers Telecommunications equipment Test equipment and measurement instruments

GENERAL DESCRIPTION

The ADT7462 is a flexible systems monitor IC, suitable for use in a wide variety of applications. It can monitor temperature in up to three remote locations, as well as its ambient temperature.

There are up to four PWM outputs. These can be used to control the speed of a cooling fan by varying the % duty cycle of the PWM drive signal applied to the fan. The ADT7462 supports high frequency PWM for 4-wire fans and low frequency PWM for 2-wire and 3-wire fans. There are up to eight TACH inputs, which can be used to measure the speed of 3-wire and 4-wire fans. There are up to 13 voltage monitoring inputs, ranging from 12 V to 0.9 V.

The ADT7462 is fully compatible with SMBus 1.1 and SMBus 1.0. The ADT7462 also includes a THERM I/O and a $\overrightarrow{\text{RESET}}$ I/O.

The ADT7462 is available in a 32-lead LFCSP_VQ. Many of the pins are multifunctional. There are five easy configuration options, which are set up using the easy configuration register. Users pick the configuration closest to their requirements; individual pins can be reconfigured after the easy configuration option has been chosen.



Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2006 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Features
Applications1
General Description
Functional Block Diagram1
Revision History
Specifications
Timing Diagram5
Absolute Maximum Ratings
Thermal Resistance
ESD Caution
Pin Configuration and Function Descriptions7
Functional Description: Easy Configuration Options 10
Typical Performance Characteristics15
Serial Bus Interface
ADD Input18
SMBus Fixed Address18
SMBus Operation
Write Operations
Read Operations21
Alert Response Address22
SMBus Timeout22
Temperature and Voltage Measurement23
Temperature Measurement23
Series Resistance Cancellation24
Voltage Measurement26
Battery Measurement Input (V _{BATT})
ADC Information29
Dynamic VID Monitoring
VID Code
Dynamic VID Monitoring
Status and Mask Registers and ALERT32
Fan Control

Fan Drive Using PWM Control	33
Fan Speed Measurement and Control	35
TACH Inputs	35
Fan Speed Measurement	35
PWM Logic State	37
Fan Speed Control	37
Programming the Automatic Fan Speed Control Loo	p 39
Step 1—Configuring the MUX	40
Step 2— T_{MIN} Settings for Thermal Calibration Channels	. 40
Step 3—PWM _{MIN} for Each PWM (Fan) Output	42
Step 4—PWM _{MAX} for PWM (Fan) Outputs	42
Step 5—T _{RANGE} for Temperature Channels	43
Step 6—T _{THERM} for Temperature Channels	46
Step 7—T _{HYST} for Temperature Channels	47
Dynamic T _{MIN} Control Programming	49
Step 8—Operating Points for Temperature Channels	49
Step 9—High and Low Limits for Temperature Channel	s 49
Step 10—Monitoring THERM	52
Enhancing System Acoustics	52
Step 11—Ramp Rate for Acoustic Enhancement	54
Fan Freewheeling Test Mode	56
THERM I/O Operation	57
General-Purpose I/O Pins	59
EDO Circuitry	59
Other Digital Inputs	60
Reset I/O	60
Chassis Intrusion Input	60
Power-Up Sequence	61
XOR Tree Test	62
Register Map	63
Outline Dimensions	90
Ordering Guide	90

REVISION HISTORY

1/06—Revision 0: Initial Version

SPECIFICATIONS

 $T_{\rm A}$ = $T_{\rm MIN}$ to $T_{\rm MAX},$ $V_{\rm CC}$ = $V_{\rm MIN}$ to $V_{\rm MAX}$, unless otherwise noted. 1

Table 1.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comm	ents
POWER SUPPLY						
Supply Voltage	3.0	3.3	5.5	V		
Supply Current		1.5	4	mA	ADC active, interface ina	active ²
TEMPERATURE-TO-DIGITAL CONVERTER					T _A Conditions	V _{cc} Conditions
Internal Sensor, T _A , Accuracy		±0.5	±2.25	°C	$0 \le T_A \le 85^{\circ}C$	$3 V \le V_{CC} \le 3.6 V$
		±0.5	±3.25	°C	$-40 \le T_A \le +100^\circ C$	$3 \text{ V} \leq V_{CC} \leq 3.6 \text{ V}$
		±0.5	±3	°C	$0 \le T_A \le 85^\circ C$	$4.5~V \leq V_{CC} \leq 5.5~V$
		±0.5	±4	°C	$-40 \leq T_A \leq +100^\circ C$	$4.5~V \leq V_{CC} \leq 5.5~V$
Resolution			0.25	°C		
Remote Sensor, T_D , Accuracy (-40 $\leq T_D \leq +125^{\circ}C$)		±0.5	±2.25	°C	$0 \le T_A \le 85^\circ C$	$3~V \leq V_{CC} \leq 3.6~V$
		±0.5	±3.25	°C	$-40 \leq T_A \leq +100^\circ C$	$3~V \leq V_{CC} \leq 3.6~V$
		±0.5	±2.75	°C	$0 \le T_A \le 85^\circ C$	$4.5~V \leq V_{CC} \leq 5.5~V$
		±0.5	±3.5	°C	$-40 \leq T_A \leq +100^\circ C$	$4.5~V \leq V_{CC} \leq 5.5~V$
Resolution			0.25	°C		
Remote Sensor Source Current ³		85		μΑ	High level	
		34		μΑ	Mid level	
		5		μΑ	Low level	
Series Resistance Cancellation ³		2		kΩ	The ADT7462 cancels 2 remote thermal diode	kΩ in series with the
ANALOG-TO-DIGITAL CONVERTER						
Total Unadjusted Error, TUE ^{4, 5}			±3.5	%		
Differential Nonlinearity, DNL			±1	LSB	8 bits	
Conversion Time (Voltage Input) ³		8.53	9.86	ms		
Conversion Time (Local Temperature) ³		9.01	10.38	ms		
Conversion Time (Remote Temperature) ³		38.36	42.09	ms		
INPUT RESISTANCE						
Pin 7, Pin 8, Pin 13, Pin 21, Pin 22, Pin 25, Pin 28, Pin 29		140		kΩ	Attenuators enabled	
Pin 15, Pin 19		225		kΩ	Attenuators enabled	
Pin 23, Pin 24		66		kΩ	Attenuators enabled	
Pin 26, V _{BATT} and +1.2V (When Measured)	100	120	140	kΩ	Attenuators cannot be o	lisabled
VBATT Current Drain (When Measured)		80	100	nA	CR2032 battery life > 10	years
VBATT Current Drain (When Not Measured)		16		nA	CR2032 battery life > 10	years
FAN RPM TO DIGITAL CONVERTER						
Accuracy			±8	%		
Internal Clock Frequency	82.8	90	97.2	kHz		
OPEN DRAIN OUTPUTS (PWM, GPIO)						
High Level Output Leakage Current, I _{OH}		0.1	±1	μA	$V_{OUT} = V_{CC}$	
Output Low Voltage, Vol	-		0.4	V	$I_{OUT} = -3 \text{ mA}, V_{CC} = +3.3 \text{ V}$	
DIGITAL OUTPUT (RESET, ALERT, THERM)						
Output Low Voltage, Vol	140	100	0.4	V		
RESET Pulse Width ³	140	180		ms		
RESET Threshold	3	3.05	3.1	V		
RESET Hysteresis ³		70		mV		
OPEN DRAIN SERIAL BUS OUTPUT (SDA)						
Output Low Voltage, V _{OL}			0.4	V	$I_{OUT} = -3 \text{ mA}, V_{CC} = +3.3$	V
High Level Output Leakage Current, IoH		0.1	±1	μΑ	Vout = Vcc	

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
SERIAL BUS DIGITAL INPUTS (SDA AND SCL)					
Input High Voltage, V _{IH}	2.1			v	
Input Low Voltage, V _L			0.4	v	
Hysteresis		500		mV	
DIGITAL INPUT LOGIC LEVELS (VID0 to VID6) AND THERM, TACH, GPIO, VR_HOT, SCSI_TERM)					
Input High Voltage, V⊪	1.7			v	Bit 3 and Bit 4 of Configuration Register 3 = 0
Input Low Voltage, V _{IL}			0.8	v	Bit 3 and Bit 4 of Configuration Register $3 = 0$
Input High Voltage, V⊮ (VID0 to VID6)	0.65			v	Bit 3 of Configuration Register $3 = 1$
Input High Voltage, V _{IH} (THERM)	2/3 V _{CCP1}			v	Bit 4 of Configuration Register 3 = 1
Input Low Voltage, V _{IL}			0.4	v	Bit 3 and Bit 4 of Configuration Register 3 = 1
Hysteresis		500		mV	
DIGITAL INPUT CURRENTS					
Input High Current, I⊮	-1			μA	$V_{IN} = V_{CC}$
Input Low Current, I⊾			+1	μΑ	$V_{IN} = 0$
Input Capacitance ³		5		рF	
SERIAL BUS TIMING ³					
Clock Frequency			400	kHz	See Figure 2
Glitch Immunity, t _{sw}		50		ns	See Figure 2
Bus Free Time	1.3			μs	See Figure 2
Start Setup Time, t _{su;sta}	0.6			μs	See Figure 2
Start Hold Time, thd;sta	0.6			μs	See Figure 2
SCL Low Time, t _{LOW}	1.3			μs	See Figure 2
SCL High Time, thigh	0.6			μs	See Figure 2
SCL, SDA Rise Time, t _r			1000	ns	See Figure 2
SCL, SDA Fall Time, t _F			300	ns	See Figure 2
Data Setup Time, t _{su;DAT}	100			ns	See Figure 2
Detect Clock Low Timeout		25		ms	Can be optionally enabled

¹ All voltages are measured with respect to GND, unless otherwise specified. Typical values are at $T_A = 25^{\circ}$ C and represent the most likely parametric norm. Logic inputs accept input high voltages up to 5 V, even when the device is operating at supply voltages below 5 V. Timing specifications are tested at logic levels of $V_{L} = 0.8$ V for a falling edge and $V_{H} = 2.0$ V for a rising edge.

² Unused digital inputs connected to GND. ³ Guaranteed by design, not production tested.

⁴ Note that this specification does not apply if Pin 26 (V_{BATT}, +1.2V) is being measured in single-channel mode. See Figure 22 in Typical Performance Characteristics for VBATT accuracy.

⁵ For Pin 23 and Pin 24 configured as +1.8V or +2.5V only, restricted conditions of $V_{CC} \ge 3.3$ V and +25°C $\le T_A \le$ +125°C apply.

TIMING DIAGRAM



Figure 2. Serial Bus Timing Diagram

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
Supply Voltage	6.5 V
Voltage on +12V Pin	20 V
Voltage on V _{BATT} Pin	4 V
Voltage on Any Other Input or Output Pin	–0.3 V to +6.5 V
Input Current at Any Pin	±5 mA
Package Input Current	±20 mA
Maximum Junction Temperature	150°C
Operating Temperature Range	-40°C to +125°C
Storage Temperature Range	–65°C to +150°C
Lead Temperature	
(Soldering 10 sec)	300°C
IR Reflow Peak Temperature	260°C
ESD Rating	1500 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 3. Thermal Resistance

Package Type	θ」Α	θıc	Unit
32-Lead LFCSP_VQ	32.5	32.71	°C/W

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Table 4. Pin Function Descriptions

Pin			POR
No.	Mnemonic	Description	Default
1	VID0/GPIO1/TACH1	VID0: Digital Input (Open Drain). Voltage supply readouts from CPU. This value is read in to the VID value register (0x97).	TACH1
		GPIO1: Open Drain I/O. General-purpose input/output.	
		TACH1: Digital Input (Open Drain). Fan tachometer input to measure speed of Fan 1.	
2	VID1/GPIO2/TACH2	VID1: Digital Input (Open Drain). Voltage supply readouts from CPU. This value is read in to the VID value register (0x97).	TACH2
		GPIO2: Open Drain I/O. General-purpose input/output.	
		TACH2: Digital Input (Open Drain). Fan tachometer input to measure speed of Fan 2.	
3	VID2/GPIO3/TACH3	VID2: Digital Input (Open Drain). Voltage supply readouts from CPU. This value is read in to the VID value register (0x97).	TACH3
		GPIO3: Open Drain I/O. General-purpose input/output.	
		TACH3: Digital Input (Open Drain). Fan tachometer input to measure speed of Fan 3.	
4	VID3/GPIO4/TACH4	VID3: Digital Input (Open Drain). Voltage supply readouts from CPU. This value is read in to the VID value register (0x97).	TACH4
		GPIO4: Open Drain I/O. General-purpose input/output.	
		TACH4: Digital Input (Open Drain). Fan tachometer input to measure speed of Fan 4.	
5	Vcc	Power Supply. Can be powered by 3.3 V standby if monitoring in low power states is required. The ADT7462 can also be powered from a 5 V supply.	Vcc
6	GND	Ground Pin.	GND
7	TACH5/+12V1	TACH5: Digital Input (Open Drain). Fan tachometer input to measure speed of Fan 5.	TACH5
		+12V1: Analog Input. Monitors 12 V power supply (#1). Attenuators switched on by default.	
8	TACH6/+12V2	TACH6: Digital Input (Open Drain). Fan tachometer input to measure speed of Fan 6.	TACH6
		+12V2: Analog Input. Monitors 12 V power supply (#2). Attenuators switched on by default.	
9	SCL	Digital Input (Open Drain). SMBus serial clock input. Requires SMBus pull-up.	SCL
10	SDA	Digital I/O (Open Drain). SMBus bidirectional serial data. Requires SMBus pull-up.	SDA
11	ADD	The state of this pin on power-up determines the SMBus device address.	ADD
12	ALERT	Active Low Digital Output. The ALERT pin is used to signal out-of-limit comparisons of temperature, voltage, and fan speed. This is compatible with SMBus ALERT.	ALERT

Pin No.	Mnemonic	Description	POR Default
13	PWM4/+3.3V	PWM4: Digital Output (Open Drain). Requires 10 k Ω typical pull-up. Pulse width modulated output to control the speed of Fan 4.	PWM4
		+3.3V: Analog Input. Monitors 3.3 V power supply.	
14	RESET	Active Low Open Drain Digital I/O. Power-on reset, 5 mA driver (weak 100 k Ω pull-up), active low output (100 k Ω pull-up) with a 180 ms typical pulse width. RESET is asserted whenever V _{CC} is below the reset threshold. It remains asserted for approximately 180 ms after V _{CC} rises above the reset threshold. Pin 14 also functions as an active low RESET input and resets all unlocked registers to their default values.	RESET
15	D1+/+2.5V/+1.8V	D1+: Anode Connection to Thermal Diode 1.	D1+
	011712.00711.00	+2.5V: Monitors 2.5 V analog input.	2
		+1.8V: Monitors 1.8 V analog input.	
16	D1–/SCSI_TERM1	D1-: Cathode Connection to Thermal Diode 1.	D1–
10	DT /SCSI_TERMIT	SCSI_TERM1: Digital Input, SCSI Termination 1.	
17	D2+	Anode Connection to Thermal Diode 2.	D2+
18	D2-	Cathode Connection to Thermal Diode 2.	D2-
19	D3+/+1.25V/+0.9V	D3+: Anode Connection to Thermal Diode 3.	D3+
9	D3+/+1.23V/+0.9V	+1.25V: Monitors 1.25 V analog input.	DJT
		+0.9V: Monitors 0.9 V analog input.	
20	D3–/SCSI_TERM2	D3-: Cathode connection to Thermal Diode 3.	D3–
20		SCSI_TERM2: Digital Input, SCSI Termination 2.	-20
21	TACH7/+5V	TACH7: Digital Input (Open Drain). Fan tachometer input to measure speed of Fan 7.	TACH7
21	IACII//TJV	+5V: Analog Input. Monitors 5 V power supply.	IACI17
22	TACH8/+12V3	TACH8: Digital Input (Open Drain). Fan tachometer input to measure speed of Fan 8.	TACH8
~~	IACH0/+12V5	+12V3: Analog Input. Monitors 12 V power supply (#3).	IACIIO
23	Vccp1/+1.5V/+1.8V/+2.5V	V_{CCP1} : Monitors 1.2 V analog input.	+1.8V
25	V((P)/+1.3V/+1.6V/+2.3V	+1.5V: Monitors 1.5 V analog input.	T1.0V
		+1.8V: Monitors 1.8 V analog input.	
		+2.5V: Monitors 2.5 V analog input.	
24	Vccp2/+1.5V/+1.8V/+2.5V	V_{CCP2} : Monitors 1.2 V analog input.	+2.25V
24	V((P2/+1.3V/+1.6V/+2.3V	+1.5V: Monitors 1.5 V analog input.	72.230
		+1.8V: Monitors 1.8 V analog input.	
		+2.5V: Monitors 2.5 V analog input.	
25	VR_HOT1/+1.2V/+3.3V	VR_HOT1: Digital Input Indicating Overtemperature Event on Voltage Regulator.	+3.3V
25	VK_HUT1/+1.2V/+5.5V	+1.2V1:0V to $1.2V$ Analog Input. For example, can be used to monitor G _{BT} .	+3.3V
		+3.3V: Analog Input. Monitors +3.3 V power supply.	
26	VR_HOT2/+1.2V/VBATT	VR_HOT2: Digital Input Indicating Overtemperature Event on Voltage Regulator.	VBATT
20		+1.2V2: 0 V to 1.2 V Analog Input. For example, can be used to monitor FSB_V π .	V BATT
		V _{BATT} : Analog Input. Monitors battery voltage, nominally 3 V.	
27	FAN2MAX/CI	$\frac{V_{BATT}}{FAN2MAX}$: Sets fan to maximum speed when a fan fault condition occurs. Bidirectional open	CI
27	FAINZIMAA/CI	drain, active low I/O.	
		CI: An active high input that captures a chassis intrusion event in Bit 6 of the digital status register. This bit remains set until cleared, as long as battery voltage is applied to the V _{BATT} input, even when the ADT7462 is powered off.	
28	THERM1/+1.5V1/GPIO7/	THERM1: Can be reconfigured as a bidirectional THERM pin. Can be connected to PROCHOT	THERM
	VID6	output of the Intel [®] Pentium 4 processor to time and monitor PROCHOT assertions. Can be used as an output to signal overtemperature conditions or for clock modulation purposes.	
		+1.5V1: 0 V to 1.5 V Analog Input. Can be used to monitor ICH.	
		GPIO7: Open Drain I/O. General-purpose input/output.	
		VID6: Digital Input (Open Drain). Voltage supply readouts from CPU. This value is read in to	
		the VID value register (0x97).	

Pin No.	Mnemonic	Description	POR Default
29	THERM2/+1.5V2/GPIO8	THERM2: Can be reconfigured as a bidirectional THERM pin. Can be connected to PROCHOT output of the Intel Pentium 4 processor to time and monitor PROCHOT assertions. Can be used as an output to signal overtemperature conditions or for clock modulation purposes. +1.5V2: 0 V to 1.5 V Analog Input. Can be used to monitor 3GIO. GPIO8: Open Drain I/O. General-purpose input/output.	THERM2
30	PWM3	Digital Output (Open Drain). Requires $10 \text{ k}\Omega$ typical pull-up. Pulse width modulated output to control speed of Fan 3.	PWM3
31	VID4/GPIO5/PWM1	VID4: Digital Input (Open Drain). Voltage supply readouts from CPU. This value is read in to the VID value register (0x97). GPIO5: Open Drain I/O. General-purpose input/output.	PWM1
		PWM1: Digital Output (Open Drain). Requires 10 k Ω typical pull-up. Pulse-width modulated output to control the speed of Fan 1.	
32	VID5/GPIO6/PWM2	VID5: Digital Input (Open Drain). Voltage supply readouts from CPU. This value is read in to the VID value register (0x97).	PWM2
		GPIO6: Open Drain I/O. General-purpose input/output. PWM2: Digital Output (Open Drain). Requires 10 k Ω typical pull-up. Pulse width modulated output to control the speed of Fan 2.	

FUNCTIONAL DESCRIPTION: EASY CONFIGURATION OPTIONS

There are a number of multifunctional pins on the ADT7462 that need to be configured on power-up to suit the desired application. Note that due to the large number of pins that need to be configured, it could take several SMBus transactions to achieve the required configuration. For this reason, the ADT7462 has five easy configuration options. The user sets a bit in the easy configuration option register (0x14) to set up the required configuration (see Table 5).

Table 5. Easy Configuration Register Settings

Easy Configuration Option	Register 0x14 Setting
Option 1	Bit 0 = 1
Option 2	Bit 1 = 1
Option 3	Bit 2 = 1
Option 4	Bit 3 = 1
Option 5	Bit 4 = 1

Once the most convenient easy configuration option has been set, the user can configure any of the pins individually. The setup complete bit (Bit 5 of Register 0x01) must then be set to 1 to indicate that the ADT7462 is configured correctly, and then monitoring of the selected channels begins.

The following is a detailed description of the five easy configuration options that are available.

Configuration Option 1

Configuration Option 1 is the default configuration. It is also the most suitable for thermal monitoring, voltage monitoring, and fan control for single and dual processor systems.

Features of Configuration Option 1 include the following:

One local and three remote temperature channels

Four PWM drives and eight TACH inputs

Two THERM I/Os

Voltage monitoring

+3.3V +2.5V +1.8V V_{BATT}

RESET I/O

CI (chassis intrusion) or FAN2MAX

Figure 4 shows the pin configuration when Configuration Option 1 is chosen.



Figure 4. Configuration Option 1

Table 6. Configuration Option 1

Pin	Function	Configuration Register	Bit Value
1 ¹	TACH1	Pin Configuration Register 1	Bit 4 = 1
2 ¹	TACH2	Pin Configuration Register 1	Bit 3 = 1
3 ¹	TACH3	Pin Configuration Register 1	Bit 2 = 1
4 ¹	TACH4	Pin Configuration Register 1	Bit 1 = 1
7	TACH5	Pin Configuration Register 1	Bit $0 = 1$
8	TACH6	Pin Configuration Register 2	Bit 7 = 1
13	PWM4	Pin Configuration Register 2	Bit 6 = 1
15	D1+	Pin Configuration Register 1	Bit 6 = 1
16	D1–	Pin Configuration Register 1	Bit 6 = 1
19	D3+	Pin Configuration Register 1	Bit 5 = 1
20	D3-	Pin Configuration Register 1	Bit 5 = 1
21	TACH7	Pin Configuration Register 2	Bit 3 = 1
22	TACH8	Pin Configuration Register 2	Bit 2 = 1
23	+1.8V	Pin Configuration Register 2	Bits [1:0] = 10
24	+2.5V	Pin Configuration Register 3	Bits [7:6] = 01
25	+3.3V	Pin Configuration Register 3	Bits [5:4] = 00
26	VBATT	Pin Configuration Register 3	Bits [3:2] = 00
27	CI	Pin Configuration Register 3	Bit 1 = 1
28 ¹	THERM1	Pin Configuration Register 4	Bits $[7:6] = 1 \times$
29	THERM2	Pin Configuration Register 4	Bits $[5:4] = 1 \times$
31 ¹	PWM1	Pin Configuration Register 4	Bit 3 = 1
32 ¹	PWM2	Pin Configuration Register 4	Bit 2 = 1

 1 If VIDs are selected, these pins are configured as VIDs. To enable VIDs, set Bit 7 of Pin Configuration Register 1 (0x10) = 1.

Configuration Option 2

Configuration Option 2 is used for thermal monitoring and fan control for Processor 1 and Processor 2 in a dual processor system. It can also monitor one set of VIDs, if required.

Features of Configuration Option 2 include the following:

One local and three remote thermal channels

Up to four PWM drives and up to eight TACH inputs (VID pins and TACHs/PWMs are MUX'd together)

Two THERM I/Os

• Two VRD inputs

RESET I/O

Two V_{CCP} voltage monitoring channels

Figure 5 shows the pin configuration when Configuration Option 2 is chosen.



Table 7. Configuration Option 2

Tabl	Table 7. Configuration Option 2							
Pin	Function	Configuration Register	Bit Value					
1 ¹	TACH1	Pin Configuration Register 1	Bit 4 = 1					
2 ¹	TACH2	Pin Configuration Register 1	Bit 3 = 1					
3 ¹	TACH3	Pin Configuration Register 1	Bit 2 = 1					
4 ¹	TACH4	Pin Configuration Register 1	Bit 1 = 1					
7	TACH5	Pin Configuration Register 1	Bit 0 = 1					
8	TACH6	Pin Configuration Register 2	Bit 7 = 1					
13	PWM 4	Pin Configuration Register 2	Bit 6 = 1					
15	D1+	Pin Configuration Register 1	Bit 6 = 1					
16	D1–	Pin Configuration Register 1	Bit 6 = 1					
19	D3+	Pin Configuration Register 1	Bit 5 = 1					
20	D3-	Pin Configuration Register 1	Bit 5 = 1					
21	TACH7	Pin Configuration Register 2	Bit 3 = 1					
22	TACH8	Pin Configuration Register 2	Bit 2 = 1					
23	V _{CCP1}	Pin Configuration Register 2	Bits [1:0] = 00					
24	V _{CCP2}	Pin Configuration Register 3	Bits [7:6] = 00					
25	VR_HOT1	Pin Configuration Register 3	Bits $[5:4] = 1 \times$					
26	VR_HOT2	Pin Configuration Register 3	Bits $[3:2] = 1 \times$					
27	FAN2MAX	Pin Configuration Register 3	Bit 1 = 0					
28 ¹	THERM1	Pin Configuration Register 4	Bits $[7:6] = 1 \times$					
29	THERM2	Pin Configuration Register 4	Bits $[5:4] = 1 \times$					
31 ¹	PWM1	Pin Configuration Register 4	Bit 3 = 1					
32 ¹	PWM2	Pin Configuration Register 4	Bit 2 = 1					

 1 If VIDs are selected, these pins are configured as VIDs. To enable VIDs, set Bit 7 of Pin Configuration Register 1 (0x01) = 1.

Configuration Option 3

Configuration Option 3 is chosen when the user wants to monitor all the voltages in the system for Processor 1 and Processor 2. Additional pins can be configured for fan control, VIDs, or GPIOs, as required.

Features of Configuration Option 3 include the following:

• Up to 13 different voltages monitored

Three +12V +5V +3.3V +2.5V Mem_Core (+1.8V or +2.5V) Two +1.5V (3GIO and ICH) +1.2V (V_{CCP1}, V_{CCP2}, V_{CCP}, G_{BIT}) Mem_V_{TT} (0.984 V) V_{BATT}

One local and one remote temperature channels

Up to three PWM drives and up to four TACH inputs

RESET I/O

Figure 6 shows the pin configuration when Configuration Option 3 is chosen.



Table 8. Configuration Option 3

Table 8. Configuration Option 5				
Pin	Function	Configuration Register	Bit Value	
1 ¹	TACH1	Pin Configuration Register 1	Bit 4 = 1	
2 ¹	TACH2	Pin Configuration Register 1	Bit 3 = 1	
3 ¹	TACH3	Pin Configuration Register 1	Bit 2 = 1	
4 ¹	TACH4	Pin Configuration Register 1	Bit 1 = 1	
7	+12V1	Pin Configuration Register 1	Bit 0 = 0	
8	+12V2	Pin Configuration Register 2	Bit 7 = 0	
13	+3.3V	Pin Configuration Register 2	Bit $6 = 0$	
15	+1.8V	Pin Configuration Register 1	Bit $6 = 0$	
16	SCSI_TERM1	Pin Configuration Register 1	Bit $6 = 0$	
19	+0.9V	Pin Configuration Register 1	Bit 5 = 0	
20	SCSI_TERM2	Pin Configuration Register 1	Bit $5 = 0$	
21	+5V	Pin Configuration Register 2	Bit 3 = 0	
22	+12V3	Pin Configuration Register 2	Bit $2 = 0$	
23	V _{CCP1}	Pin Configuration Register 2	Bits [1:0] = 00	
24	V _{CCP2}	Pin Configuration Register 3	Bits [7:6] = 00	
25	+1.2V	Pin Configuration Register 3	Bits [5:4] = 01	
26	VBATT	Pin Configuration Register 3	Bits [3:2] = 00	
27	CI	Pin Configuration Register 3	Bit 1 = 1	
28 ¹	+1.5V/GPIO7	Pin Configuration Register 4	Bits [7:6] = 01	
29	+1.5V/GPIO8	Pin Configuration Register 4	Bits [5:4] = 01	
31 ¹	PWM1	Pin Configuration Register 4	Bit 3 = 1	
32 ¹	PWM2	Pin Configuration Register 4	Bit 2 = 1	

¹ If VIDs are selected, these pins are configured as VIDs. To enable VIDs, set Bit 7 of Pin Configuration Register 1 (0x01) = 1.

Configuration Option 4

Configuration Option 4 is chosen when the user wants to monitor temperature, voltages, and fans for Processor 1 in a dual processor system.

Features of Configuration Option 4 include the following:

One local and two remote temperature channels

Up to four PWM drives and six TACH inputs

Up to eight voltages monitored

+12V +5V +3.3V Two +1.5V +1.2V (V_{CCP1}) +0.984V (Mem_V_{TT}) V_{BATT}

THERM I/O

VRD input

RESET I/O

Figure 7 shows the pin configuration when Configuration Option 4 is chosen.



Table 9. Configuration Option 4

Table 9. Configuration Option 4				
Pin Function		Configuration Register	Bit Value	
1 ¹	TACH1	Pin Configuration Register 1	Bit 4 = 1	
2 ¹	TACH2	Pin Configuration Register 1	Bit 3 = 1	
3 ¹	TACH3	Pin Configuration Register 1	Bit 2 = 1	
4 ¹	TACH4	Pin Configuration Register 1	Bit 1 = 1	
7	TACH5	Pin Configuration Register 1	Bit $0 = 1$	
8	TACH6	Pin Configuration Register 2	Bit 7 = 1	
13	PWM4	Pin Configuration Register 2	Bit 6 = 1	
15	D1+	Pin Configuration Register 1	Bit 6 = 1	
16	D1–	Pin Configuration Register 1	Bit 6 = 1	
19	+0.9V	Pin Configuration Register 1	Bit 5 = 0	
20	SCSI_TERM2	Pin Configuration Register 1	Bit 5 = 0	
21	+5V	Pin Configuration Register 2 Bit 3 = 0		
22	+12V3	Pin Configuration Register 2 Bit 2 = 0		
23	V _{CCP1}	Pin Configuration Register 2	Bits [1:0] = 00	
24	+2.5V	Pin Configuration Register 3	Bits [7:6] = 01	
25	VR_HOT1	Pin Configuration Register 3	Bits $[5:4] = 1 \times$	
26	VBATT	Pin Configuration Register 3	Bits [3:2] = 00	
27	FAN2MAX	Pin Configuration Register 3	Bit 1 = 0	
28 ^{1, 2}	THERM1/	Pin Configuration Register 4	See	
	+1.5V		Table 51	
29 ²	THERM2/	Pin Configuration Register 4	See	
	+1.5V		Table 51	
31 ¹	PWM1	Pin Configuration Register 4	Bit 3 = 1	
32 ¹	PWM2	Pin Configuration Register 4	Bit 2 = 1	

¹ If VIDs are selected, these pins are configured as VIDs. To enable VIDs, set Bit 7 of Pin Configuration Register 1 (0x01) = 1.

² It is not possible to monitor +1.5V monitoring on Pin 29 and THERM1 on Pin 28. Pin 28 and Pin 29 must BOTH be configured as either +1.5V monitoring or as THERM I/O (see Table 51).

Configuration Option 5

Configuration Option 5 is chosen when the user wants to monitor temperature, voltages, and fans for Processor 2 in a dual processor system.

Features of Configuration Option 5 include the following:

One local and two remote temperature channels

Up to three PWM drives and up to six TACHs

Voltage monitoring

Two +12V +3.3V Mem_Core (+1.969V) +1.8 V Two +1.5V +1.2V (V_{CCP2})

RESET I/O

Figure 8 shows the pin configuration when Configuration Option 5 is chosen.



Figure 8. Configuration Option 5

Table 10. Configuration Option 5

Pin	Function	Configuration Deviator	Bit Value
		Configuration Register	
1 ¹	TACH1	Pin Configuration Register 1	Bit 4 = 1
2 ¹	TACH2	Pin Configuration Register 1	Bit 3 = 1
3 ¹	TACH3	Pin Configuration Register 1	Bit 2 = 1
4 ¹	TACH4	Pin Configuration Register 1	Bit 1 = 1
7	+12V1	Pin Configuration Register 1	Bit $0 = 0$
8	+12V2	Pin Configuration Register 2	Bit 7 = 0
13	+3.3V	Pin Configuration Register 2	Bit 6 = 0
15	+2.5V	Pin Configuration Register 1	Bit 6 = 0
16	SCSI_TERM1	Pin Configuration Register 1	Bit 6 = 0
19	D3+	Pin Configuration Register 1	Bit 5 = 1
20	D3-	Pin Configuration Register 1	Bit 5 = 1
21	TACH7	Pin Configuration Register 2	Bit 3 = 1
22	TACH8	Pin Configuration Register 2	Bit 2 = 1
23	+1.8V	Pin Configuration Register 2 Bits [1:0]	
24	V _{CCP2}	Pin Configuration Register 3	Bits [7:6] = 00
25	+1.2V	Pin Configuration Register 3	Bits [5:4] = 01
26	VR_HOT2	Pin Configuration Register 3	Bits $[3:2] = 1 \times$
27	FAN2MAX	Pin Configuration Register 3	Bit 1 = 0
28 ^{1, 2}	THERM1/	Pin Configuration Register 4	See
	+1.5V		Table 51
29	THERM2/	Pin Configuration Register 4	See
	+1.5V		Table 51
31 ¹	PWM1	Pin Configuration Register 4	Bit 3 = 1
32 ¹	PWM2	Pin Configuration Register 4	Bit 2 = 1

¹ If VIDs are selected, these pins are configured as VIDs. To enable VIDs, set Bit 7 of Pin Configuration Register 1 (0x01) = 1.

² It is not possible to monitor -1.5V monitoring on Pin 28 and THERM2 on Pin 29. Pin 28 and Pin 29 must BOTH be configured as either +1.5V monitoring or as THERM I/O. See Table 51 for more information.

TYPICAL PERFORMANCE CHARACTERISTICS



Figure 9. Supply Current vs. Supply Voltage



Figure 10. Supply Current vs. Temperature



Figure 11. Local Sensor Temperature Error



Figure 12. Remote Sensor Temperature Error



Figure 13. Temperature Error Measuring Intel Pentium 4 Processor



Figure 14. DUT Response to Thermal Shock





Figure 16. Local Temperature Error vs. Power Supply Noise Frequency



Figure 17. Remote Temperature Error vs. Power Supply Noise Frequency



Figure 18. Temperature Error vs. Common-Mode Noise Frequency



Figure 19. Temperature Error vs. Differential-Mode Noise Frequency



Figure 20. Temperature Error vs. Capacitance Between D+ and D-



Figure 21. Temperature vs. Power-On Reset Timeout



Figure 22. VBATT Measurement vs. Applied Voltage



Figure 23. TACH Accuracy vs. Supply Voltage



Figure 24. TACH Accuracy vs. Temperature

SERIAL BUS INTERFACE

The ADT7462 is controlled through use of the serial system management bus (SMBus). The ADT7462 is connected to this bus as a slave device, under the control of a master controller. The SMBus interface in the ADT7462 is fully SMBus 1.1- and SMBus 1.0-compliant. The SMBus address is determined by the state of the ADD input on power-up.

ADD INPUT

The ADD pin is a three-state input to the ADT7462. It is used to determine the SMBus address used. This pin is sampled on power-up only. Any changes subsequent to power-up are not reflected until the ADT7462 is powered down and back up again. The corresponding 7-bit SMBus address for the state of the ADD pin is shown in Table 11.

ADD Pin	SMBus Version	SMBus Address
High	N/A	N/A
Float	SMBus 1.1	0x5C
Low	SMBus 1.1	0x58

SMBUS FIXED ADDRESS

The ADT7462 supports SMBus fixed address mode and is fully backwards-compatible with SMBus 1.1 and SMBus 1.0. The ADT7462 powers up with a fixed SMBus address that cannot be changed by the assign address call. The fixed address is set by the state of the ADD input pin on power-up.

SMBUS OPERATION

The SMBus specification defines specific conditions for different types of read and write operations. The general SMBus protocol operates as follows:

- The master initiates data transfer by establishing a start condition, defined as a high-to-low transition on the serial data line, SDA, while the serial clock line, SCL, remains high. This indicates that an address/data stream follows. All slave peripherals connected to the serial bus respond to the start condition and shift in the next eight bits, consisting of a 7-bit address (MSB first) plus an R/W bit, which determines the direction of the data transfer, that is, whether data is written to or read from the slave device.
- 2. The peripheral whose address corresponds to the transmitted address responds by pulling the data line low during the low period before the 9th clock pulse, known as the acknowledge bit. All other devices on the bus remain idle while the selected device waits for data to be read from it or written to it. If the R/\overline{W} bit = 0, the master writes to the slave device. If the R/\overline{W} bit = 1, the master reads from the slave device.

- 3. Data is sent over the serial bus in sequences of nine clock pulses: eight bits of data followed by an acknowledge bit from the slave device. Transitions on the data line must occur during the low period of the clock signal and remain stable during the high period, because a low-to-high transition when the clock is high can be interpreted as a stop signal. The number of data bytes that can be transmitted over the serial bus in a single read or write operation is limited only by what the master and slave devices can handle.
- 4. When all data bytes have been read or written, stop conditions are established. In write mode, the master releases the data line during the 10th clock pulse to assert a stop condition. In read mode, the master device overrides the acknowledge bit by pulling the data line high during the low period before the 9th clock pulse. This is known as a No Acknowledge. The master then takes the data line low during the low period before the 10th clock pulse and then takes it high during the 10th clock pulse to assert a stop condition.

Any number of bytes of data can be transferred over the serial bus in one operation, but it is not possible to mix read and write in one operation because the type of operation is determined at the beginning and cannot subsequently be changed without starting a new operation.

For the ADT7462, write operations contain either one or two bytes, and read operations contain one byte. To write data to one of the device data registers or read data from it, the address pointer register must be set so that the correct data register is addressed. Then data can be written into that register or read from it. The first byte of a write operation always contains an address that is stored in the address pointer register. If data is to be written to the device, the write operation contains a second data byte that is written to the register selected by the address pointer register.

This write operation is shown in Figure 25. The device address is sent over the bus, and then R/\overline{W} is set to 0. This is followed by two data bytes. The first data byte is the address of the internal data register to be written to, which is stored in the address pointer register. The second data byte is the data to be written to the internal data register.

When reading data from a register, there are two possibilities.

• If the ADT7462's address pointer register value is unknown or not the desired value, it must be set to the correct value before data can be read from the desired data register. This is done by performing a write to the ADT7462 as before, but only the data byte containing the register address is sent because no data is written to the register (see Figure 26).

A read operation is then performed, consisting of the serial bus address and the R/\overline{W} bit set to 1, followed by the data byte read from the data register (see Figure 27).

• If the address pointer register is known to be already at the desired address, data can be read from the corresponding data register without first writing to the address pointer register (see Figure 27).

It is possible to read a data byte from a data register without first writing to the address pointer register, if the address pointer register is already at the correct value.

However, it is not possible to write data to a register without writing to the address pointer register, because the first data byte of a write is always written to the address pointer register.

In addition to supporting the send byte and receive byte protocols, the ADT7462 also supports the read byte protocol (see *System Management Bus Specifications Rev. 2.0* for more information).

If several read or write operations must be performed in succession, then the master can send a repeat start condition, instead of a stop condition, to begin a new operation.



Figure 25. Writing a Register Address to the Address Pointer Register, Then Writing Data to the Selected Register



WRITE OPERATIONS

The SMBus specification defines several protocols for different types of read and write operations. The ones used in the ADT7462 are discussed below. The following abbreviations are used in the diagrams:

- S Start
- P Stop
- R Read
- W Write
- A Acknowledge
- A No Acknowledge

The ADT7462 uses the following SMBus write protocols.

Send Byte

In this operation, the master device sends a single command byte to a slave device as follows:

- 1. The master device asserts a start condition on SDA.
- 2. The master sends the 7-bit slave address followed by the write bit (low).
- 3. The addressed slave device asserts an ACK on SDA.
- 4. The master sends a command code.
- 5. The slave asserts an ACK on SDA.
- 6. The master asserts a stop condition on SDA, and the transaction ends.

For the ADT7462, the send byte protocol is used to write a register address to RAM for a subsequent single byte read from the same address. This operation is shown in Figure 28.



Figure 28. Setting a Register Address for a Subsequent Read

If it is required to read data from the register immediately after setting up the address, the master can assert a repeat start condition immediately after the final ACK and carry out a single byte read without asserting an intermediate stop condition.

Write Byte

In this operation, the master device sends a command byte and one data byte to the slave device as follows:

- 1. The master device asserts a start condition on SDA.
- 2. The master sends the 7-bit slave address followed by the write bit (low).
- 3. The addressed slave device asserts an ACK on SDA.

- 4. The master sends a command code.
- 5. The slave asserts an ACK on SDA.
- 6. The master sends a data byte.
- 7. The slave asserts an ACK on SDA.
- 8. The master asserts a stop condition on SDA to end the transaction.



Figure 29. Single Byte Write to a Register

Block Write

In this operation, the master device writes a block of data to a slave device. The start address for a block write must have been set previously. In the case of the ADT7462, this is done by a send byte operation to set a RAM address. The user writes the number of registers to be written to in the block read command to the #Bytes bits of the Configuration 0 register.

- 1. The master device asserts a start condition on the SDA.
- 2. The master sends the 7-bit slave address followed by the write bit (low).
- 3. The addressed slave device asserts an ACK on the SDA.
- 4. The master sends a command code that tells the slave device to expect a block write. The ADT7462 command code for a block write is 0xA0 (1010 0000).
- 5. The slave asserts ACK on the SDA.
- 6. The master sends the data bytes (the number of data bytes sent is written to the #Bytes bits of the Configuration 0 register).
- 7. The slave asserts an ACK on the SDA after each data byte.
- 8. The master sends a packet error checking (PEC) byte.
- 9. The ADT7462 checks the PEC byte and issues an ACK, if correct. If incorrect (NO ACK), the master resends the data bytes.
- 10. The master asserts a stop condition on the SDA to end the transaction.



Figure 30. Block Write to ADT7462

READ OPERATIONS

The ADT7462 uses the following SMBus read protocols.

Receive Byte

The receive byte is useful when repeatedly reading a single register. The register address needs to have been set up previously. In this operation, the master device receives a single byte from a slave device as follows:

- 1. The master device asserts a start condition on SDA.
- 2. The master sends the 7-bit slave address followed by the read bit (high).
- 3. The addressed slave device asserts an ACK on SDA.
- 4. The master receives a data byte.
- 5. The master asserts a NO ACK on SDA.
- 6. The master asserts a stop condition on SDA and the transaction ends.

In the ADT7462, the receive byte protocol is used to read a single byte of data from a register whose address has previously been set by a send byte or write byte operation.



Figure 31. Single Byte Read from a Register

Block Read

In this operation, the master device reads a block of data from a slave device. The start address for a block read must have been set previously, as well as the number of bytes to be read (maximum = 32). In the case of the ADT7462, the start address is activated by a send byte operation to set a RAM address. The number of bytes to be read should be written to the #Bytes bits in the Configuration 0 register. The block read operation consists of a send byte operation that sends a block read command to the slave, immediately followed by a repeated start and a read operation that reads out multiple data bytes, as follows:

- 1. The master device asserts a start condition on the SDA.
- 2. The master sends the 7-bit slave address followed by the write bit (low).
- 3. The addressed slave device asserts an ACK on the SDA.

- 4. The master sends a command code that tells the slave device to expect a block read. The ADT7462 command code for a block read is 0xA1 (1010 0001).
- 5. The slave asserts an ACK on SDA.
- 6. The master asserts a repeat start condition on the SDA.
- 7. The master sends the 7-bit slave address followed by the read bit (high).
- 8. The slave asserts an ACK on the SDA.
- 9. The ADT7462 sends a byte count telling the master how many data bytes to expect. The maximum number of bytes is 32.
- 10. The master asserts an ACK on SDA.
- 11. The master receives the expected number of data bytes.
- 12. The master asserts an ACK on SDA after each data byte.
- 13. The ADT7462 issues a PEC byte to the master. The master should check the PEC byte and issue another block read if the PEC byte is incorrect.
- 14. A NO ACK is generated after the PEC byte to signal the end of the read.
- 15. The master asserts a stop condition on the SDA to end the transaction.



Figure 32. Block Read from RAM

Note that although the ADT7462 supports packet error checking (PEC), its use is optional. The PEC byte is calculated using CRC-8. The frame check sequence (FCS) conforms to CRC-8 by the polynomial

$$C(x) = x^8 + x^2 + x^1 + 1$$

Consult the SMBus 1.1 specifications for more information.

ALERT RESPONSE ADDRESS

Alert response address (ARA) is a feature of SMBus devices that allows an interrupting device to identify itself to the host when multiple devices exist on the same bus.

The SMBALERT output can be used as either an interrupt output or an SMBALERT. One or more outputs can be connected to a common SMBALERT line connected to the master. If a device's SMBALERT line goes low, the following procedure occurs:

- 1. SMBALERT is pulled low.
- 2. Master initiates a read operation and sends the alert response address (ARA = 0001 100). This is a general call address that must not be used as a specific device address.
- 3. The device whose SMBALERT output is low responds to the alert response address, and the master reads its device address. The address of the device is now known and can be interrogated in the usual way.
- 4. If more than one device's SMBALERT output is low, the one with the lowest device address has priority in accordance with normal SMBus arbitration.
- 5. Once the ADT7462 has responded to the alert response address, the master must read the status registers, and the SMBALERT is cleared only if the error condition has gone away.

SMBUS TIMEOUT

The ADT7462 includes an SMBus timeout feature. If there is no SMBus activity for 25 ms, the ADT7462 assumes that the bus is locked and releases the bus. This prevents the device from locking or holding the SMBus expecting data. Some SMBus controllers cannot handle the SMBus timeout feature, so it can be disabled.

Configuration Register 3 (0x03)

Bit 1 SCL_Timeout = 1; SCL timeout enabled.

Bit 1 SCL_Timeout = 0; SCL timeout disabled (default).

Bit 2 SDA_Timeout = 1; SDA timeout enabled.

Bit 2 SDA_Timeout = 0; SDA timeout disabled (default).

TEMPERATURE AND VOLTAGE MEASUREMENT TEMPERATURE MEASUREMENT

The ADT7462 can measure its own ambient temperature and the temperature of up to three remote thermal diodes. These diodes can be discrete diode-connected 2N3904/6s or can be located on a processor die. Figure 33 shows how to connect a remote NPN or PNP transistor.



Figure 33. How to Measure Temperature Using Discrete Transistors

Remote Thermal Diode 1 connects to Pin 15 and Pin 16.

Remote Thermal Diode 2 connects to Pin 17 and Pin 18.

Remote Thermal Diode 3 connects to Pin 19 and Pin 20.

A simple method of measuring temperature is to exploit the negative temperature coefficient of a diode, measuring the baseemitter voltage (V_{BE}) of a transistor, operated at constant current. Unfortunately, this technique requires calibration to null out the effect of the absolute value of V_{BE} , which varies from device to device.

The technique used in the ADT7462 is to measure the change in V_{BE} when the device is operated at three different currents. Previous devices have used only two operating currents; use of a third current allows automatic cancellation of any resistances in series with the external temperature sensor.

Figure 34 shows the input signal conditioning used to measure the output of an external temperature sensor. This figure shows the external sensor as a substrate transistor, but it could equally be a discrete transistor. If a discrete transistor is used, the collector is not grounded and should be linked to the base. To prevent ground noise from interfering with the measurement, the more negative terminal of the sensor is not referenced to ground but is biased above ground by an internal diode at the D– input. C1 can optionally be added as a noise filter (recommended maximum value 1000 pF). However, a better option in noisy environments is to add a filter, as described in the Noise Filtering section.

To measure ΔV_{BE} , the operating current through the sensor is switched among three related currents. As shown in Figure 34, N1 × I and N2 × I are different multiples of the Current I. The currents through the temperature diode are switched between I and N1 × I, giving ΔV_{BE1} , and then between I and N2 × I, giving ΔV_{BE2} . The temperature can then be calculated using the two ΔV_{BE} measurements. This method can also be shown to cancel the effect of any series resistance on the temperature measurement. The resulting ΔV_{BE} waveforms are passed through a 65 kHz low-pass filter to remove noise and then to a chopper-stabilized amplifier. This amplifies and rectifies the waveform to produce a dc voltage proportional to ΔV_{BE} . The ADC digitizes this voltage, and a temperature measurement is produced. To reduce the effects of noise, digital filtering is performed by averaging the results of 16 measurement cycles for low conversion rates.

Signal conditioning and measurement of the internal temperature sensor are performed in the same manner.



Temperature Measurement Results

The results of the local and remote temperature measurements are stored in the local and remote temperature value registers and are compared with limits programmed into the local and remote high and low limit registers.

Table 12. Temperature Measurement Registers

Temperature Value	Register Address			
Local Temperature, LSB	Register 0x88, Bits [7:6]			
Local Temperature, MSB	Register 0x89			
Remote 1 Temperature, LSB	Register 0x8A, Bits [7:6]			
Remote 1 Temperature, MSB	Register 0x8B			
Remote 2 Temperature, LSB	Register 0x8C, Bits [7:6]			
Remote 2 Temperature, MSB	Register 0x8D			
Remote 3 Temperature, LSB	Register 0x8E, Bits [7:6]			
Remote 3 Temperature, MSB	Register 0x8F			

The temperature value is stored in two registers. The MSB has a resolution of 1°C. Only two bits in the temperature LSB register are used, Bit 7 and Bit 6, giving a temperature measurement a resolution of 0.25°C. The temperature measurement range for both local and remote measurements is from -64° C to $+191^{\circ}$ C. However, the ADT7462 itself should never be operated outside its operating temperature range, which is from -40° C to $+125^{\circ}$ C. For the remote diode, the user should refer to the data sheet of the diode.

Table 13. Temperature Data Format

Temperature Value	MSB	LSB
–64°C	0000 0000	0000 0000
–50.25°C	0000 1110	0100 0000
–25°C	0010 0111	0000 0000
0°C	0100 0000	0000 0000
+25°C	0101 1001	0000 0000
+50.25°C	0111 0010	0100 0000
+100°C	1010 0100	0000 0000

When reading the full temperature value, the LSB should be read first and then the MSB. Reading the LSBs causes the current MSBs to be frozen until they are read. Reading the MSBs only does not cause any register to be locked. This is useful when a temperature reading with 1°C resolution is required.

SERIES RESISTANCE CANCELLATION

Parasitic resistance in series with the remote diode D+ and Dinputs can be caused by a variety of factors, including PCB track resistance and track length. This series resistance appears as a temperature offset in the remote sensor's temperature measurement. This error typically causes a 0.8°C offset per ohm of parasitic resistance in series with the remote diode.

The ADT7462 automatically cancels out the effect of this series resistance on the temperature reading, giving a more accurate result, without the need for user characterization of this resistance. The ADT7462 is designed to automatically cancel typically up to 2 k Ω of resistance. By using an advanced temperature measurement method, the process is transparent to the user. This feature also allows an RCR filter to be added to the sensor path, allowing the part to be used accurately in noisy environments.

Temperature Limits

Each temperature measurement channel has a high and low temperature limit associated with it. The temperature measurements are compared with these limits, and the results of these comparisons are stored in status registers. A Logic 0 indicates an in-limit comparison, and a Logic 1 indicates an out-of-limit comparison. The ADT7462 can generate an ALERT, if configured to do so, once a status bit is set. For more information on the status registers and ALERT, see the Status and Mask Registers and ALERT section of this datasheet.

Each temperature channel also has a THERM1 and a THERM2 temperature limit associated with it. Once these temperature limits are exceeded, the corresponding THERM pin is asserted low (if THERM is configured as an output), and the fans are boosted to full speed (if the boost bit is set). Table 14 shows a complete list of all the temperature limits and their default values.

Table 14. Temperature Limit Registers

	Register	
Temperature Value	Address	Default
Local Low Temperature Limit	0x44	0x40
Remote 1 Low Temperature Limit	0x45	0x40
Remote 2 Low Temperature Limit	0x46	0x40
Remote 3 Low Temperature Limit	0x47	0x40
Local High Temperature Limit	0x48	0x95
Remote 1 High Temperature Limit	0x49	0x95
Remote 2 High Temperature Limit	0x4A	0x95
Remote 3 High Temperature Limit	0x4B	0x95
Local THERM1 Temperature Limit	0x4C	0xA4
Remote 1 THERM1 Temperature Limit	0x4D	0xA4
Remote 2 THERM1 Temperature Limit	0x4E	0xA4
Remote 3 THERM1 Temperature Limit	0x4F	0xA4
Local THERM2 Temperature Limit	0x50	0xA4
Remote 1 THERM2 Temperature Limit	0x51	0xA4
Remote 2 THERM2 Temperature Limit	0x52	0xA4
Remote 3 THERM2 Temperature Limit	0x53	0xA4

Offset Registers

The ADT7462 has temperature offset registers at Register 0x56 to Register 0x59 for the local, Remote 1, Remote 2, and Remote 3 temperature channels. By doing a one-time calibration of the system, the user can determine the offset caused by system board noise and null it out using the offset registers. The offset registers automatically add a twos complement, 8-bit reading to every temperature measurement. The LSBs add 0.5°C offset to the temperature reading so the 8-bit register effectively allows temperature offsets of up to $\pm 64^{\circ}$ C with a resolution of 0.5°C. This ensures that the readings in the temperature measurement registers are as accurate as possible.

Temperature Offset Registers

Register 0x56 Local Temperature Offset = 0x00 (0°C default) Register 0x57 Remote 1 Temperature Offset = 0x00 (0°C default) Register 0x58 Remote 2 Temperature Offset = 0x00 (0°C default) Register 0x59 Remote 3 Temperature Offset = 0x00 (0°C default)

Layout Considerations

Digital boards can be electrically noisy environments. The ADT7462 measures very small voltages from the remote sensor, so care must be taken to minimize noise induced at the sensor inputs. The following precautions should be taken:

- Place the ADT7462 as close as possible to the remote sensing diode. Provided that the worst noise sources, such as clock generators, data/address buses, and CRTs, are avoided, this distance can be 4 inches to 8 inches.
- Route the D+ and D- tracks close together, in parallel, with grounded guard tracks on each side. To minimize inductance and reduce noise pick-up, a 5 mil track width and spacing is recommended. If possible, provide a ground plane under the tracks.





- Minimize the number of copper/solder joints that can cause thermocouple effects. Where copper/solder joints are used, make sure that they are in both the D+ and D- path and at the same temperature.
- Thermocouple effects should not be a major problem because 1°C corresponds to about 200 mV, and thermocouple voltages are about 3 mV/°C of temperature difference. Unless there are two thermocouples with a big temperature differential between them, thermocouple voltages should be much less than 200 mV.
- Place a 0.1 μ F bypass capacitor close to the V_{DD} pin. In extremely noisy environments, an input filter capacitor can be placed across D+ and D- close to the ADT7462. This capacitance can affect the temperature measurement, so care must be taken to ensure that any capacitance seen at D+ and D- is a maximum of 1000 pF.

This maximum value includes the filter capacitance, plus any cable or stray capacitance between the pins and the sensor diode.

If the distance to the remote sensor is more than 8 inches, the use of twisted pair cable is recommended. This works up to about 6 feet to 12 feet.

- For really long distances (up to 100 feet), use shielded twisted pair, such as Belden No. 8451 microphone cable. Connect the twisted pair to D+ and D– and the shield to GND close to the ADT7462. Leave the remote end of the shield unconnected to avoid ground loops.
- Because the measurement technique uses switched current sources, excessive cable or filter capacitance can affect the measurement. When using long cables, the filter capacitance can be reduced or removed.

Noise Filtering

For temperature sensors operating in noisy environments, the industry-standard practice is to place a capacitor across the D+ and D- pins to help combat the effects of noise. However, large capacitances affect the accuracy of the temperature measurement, leading to a recommended maximum capacitor value of 1000 pF. While this capacitor does reduce the noise, it does not eliminate it, making it difficult to use the sensor in a very noisy environment.

The ADT7462 has a major advantage over other devices when it comes to eliminating the effects of noise on the external sensor. The series resistance cancellation feature allows a filter to be constructed between the external temperature sensor and the device. The effect of any filter resistance seen in series with the remote sensor is automatically cancelled from the temperature result.

The construction of a filter allows the ADT7462 and the remote temperature sensor to operate in noisy environments. Figure 36 shows a low-pass RCR filter, with the following values:

 $R = 100 \Omega$

C = 1 nF

This filtering reduces both common-mode noise and differential noise.



Figure 36. Filter Between Remote Sensor and the ADT7462

VOLTAGE MEASUREMENT

The ADT7462 is capable of measuring up to 13 different voltage inputs at one time. Table 15 is a list of the voltage measurement inputs and the corresponding input pins. Each pin can be configured to measure the desired voltage option using Pin Configuration 1 (0x10) to Pin Configuration 4 (0x13) or the easy configuration options.

Table 15. Voltage Inputs

Pin	Voltage Measured		
7	+12V1		
8	+12V2		
13	+3.3V		
15	+2.5V/+1.8V		
19	+1.25V/+0.9V		
21	+5V		
22	+12V3		
23	V _{CCP1} /+1.5V/+1.8V/+2.5V		
24	V _{CCP2} /+1.5V/+1.8V/+2.5V		
25	+1.2V1 (G _{BIT})/+3.3V		
26	+1.2V2 (FSB_V _{TT})/V _{BATT}		
28	+1.5V1 (ICH)		
29	+1.5V2 (3GIO)		

Input Circuit

The internal structure for the voltage inputs is shown in Figure 37. Each input circuit consists of an input protection diode; an attenuator; plus a capacitor to form a first-order, low-pass filter that gives the input immunity to high frequency noise.

Voltages with full-scale values greater than the reference are divided down so that the full-scale value equals the reference (2.25 V). All analog inputs are multiplexed into the on-chip, successive approximation ADC. This ADC has a resolution of ten bits. The basic input range is from 0 V to 2.25 V, but the inputs have built-in attenuators to allow measurement of larger and smaller voltages. To allow a tolerance for these voltages, the ADC produces an output of 3/4 full scale (decimal 768 or 0x300) for the nominal input voltage and so has enough headroom to cope with overvoltages.



Rev. 0 | Page 26 of 92

A list of corresponding LSB and full-scale values for each input voltage is shown in Table 16.

Table 16. Input Range Code Conversion					
Nominal Input Voltage (3/4 Scale)	Pin	1 LSB Value	Full Scale		
+12V	7, 8, 22	0.0625	16 V		
+5V	21	0.026	6.67 V		
V _{CCP1} , V _{CCP2}	23, 24	0.00625	1.6 V		
V _{CCP1} , when VIDs are enabled	23	0.0125	3.2 V		
+3.3V	13, 25	0.0172	4.4 V		
VBATT	26	0.0156	4 V		
+2.5V	15, 23, 24	0.013	3.33 V		
+1.8V	15, 23, 24	0.0094	2.4 V		
+1.5V	23, 24, 28, 29	0.0078	2 V		
+1.25V	19	0.0065	1.667 V		
+1.2V	25, 26	0.00625	1.6 V		
+0.9V	19	0.00469	1.2 V		

Table 16. Input Range Code Conversion

Example Calculations

Given the LSB value for each channel, the corresponding code for each voltage (or vice versa) can be calculated.

$$Code = \frac{Voltage}{1 \ LSB}$$

Example:

The code for 1.8 V in a 1.8 V channel is

$$Code = \frac{1.8}{0.0094} = 192^{(that is \frac{3}{4} scale)}$$

Table 17. Voltage Value and Limit Registers

Similarly, the voltage, given the code in a particular channel, is calculated as follows:

 $Voltage = Code \times 1 LSB$

where:

10 V is connected to the 12 V channel. 1 *LSB* = 0.0625. *Code* = 160 *decimal*.

Voltage Measurement and Limit Registers

The corresponding register locations for voltage measurements are listed in Table 17. Each voltage measurement channel has a high and low voltage limit associated with it. The voltage measurements are compared with these limits. The results of these comparisons are stored in status registers. A Logic 0 indicates an in-limit condition, and a Logic 1 indicates an out-of-limit condition. The ADT7462 can generate an ALERT, if configured to do so, once a status bit is set. For more information on the status registers and ALERT, see the Status and Mask Registers and ALERT section of this datasheet. A complete list of all the high and low voltage limits in the ADT7462 and their default values is contained in Table 17.

			Lov	v Limit	Hig	h Limit
Voltage Value	Pin	Value Register Address	Register	Default	Register	Default
+12V1	Pin 7	0xA3	0x6D	0x00	0x7C	0xFF
+12V2	Pin 8	0xA5	0x6E	0x00	0x7D	0xFF
+3.3V	Pin 13	0x96	0x70	0x00	0x68	0xFF
+1.8V or +2.5V	Pin 15	0x8B	0x45	0x40	0x49	0x95
+1.25V or +0.9V	Pin 19	0x8F	0x47	0x40	0x4B	0x95
+5V	Pin 21	0xA7	0x71	0x00	0x7E	0xFF
+12V3	Pin 22	0xA9	0x6F	0x00	0x7F	0xFF
V _{CCP1} , +1.5V, +1.8V, +2.5V	Pin 23	0x90	0x72	0x20	0x69	0xFF
V _{CCP2} , +1.5V, +1.8V, +2.5V	Pin 24	0x91	0x73	0x00	0x6A	0xFF
+1.2V1 (G _{віт}) or +3.3V	Pin 25	0x92	0x74	0x00	0x6B	0xFF
+1.2V2 (FSB_VTT) or VBATT	Pin 26	0x93	0x75	0x80	0x6C	0xFF
+1.5V1 (ICH)	Pin 28	0x94	0x76	0x00	0x50	0xA4
+1.5V2 (3GIO)	Pin 29	0x95	0x77	0x00	0x4C	0xA4

BATTERY MEASUREMENT INPUT (V_{BATT})

The VBATT input allows the condition of a CMOS backup battery to be monitored. This is typically a lithium coin cell, such as a CR2032. The V_{BATT} input is accurate only for voltages greater than 1.2 V. Note that when Pin 26 is configured as a +1.2V input, voltages lower than 1.2 V are not accurately measured. Input voltage and corresponding voltage measured are shown in Figure 22. Typically, the battery in a system is required to keep some devices powered on when the system is in a powered-off state. The VBATT measurement input is designed to minimize battery drain. To reduce current drain from the battery, the lower resistor of the VBATT attenuator is not connected, except when a VBATT measurement is being made. The total current drain on the V_{BATT} pin is 80 nA typical (for a maximum V_{BATT} voltage = 4 V), so a CR2032 CMOS battery functions in a system in excess of the expected 10 years. Note that when a V_{BATT} measurement is not being made, the current drain is reduced to 6 nA typical. Under normal voltage measurement operating conditions, all measurements are made in a roundrobin format, and each reading is actually the result of 16 digitally averaged measurements. However, averaging is not carried out on the VBATT measurement to reduce measurement time and, therefore, reduce the current drain from the battery.

The $V_{\mbox{\scriptsize BATT}}$ current drain when a measurement is being made is calculated by

$$I = \frac{V_{BATT}}{100 \text{ k}\Omega} \times \frac{T_{PULSE}}{T_{PERIOD}}$$

where:

 T_{PULSE} is V_{BATT} measurement time (~711 µs typical). T_{PERIOD} is the time required to measure all analog inputs.

Monitoring cycle time depends on the ADT7462 configuration. Calculating the monitoring cycle time is described in more detail in the ADC Information section.

V_{BATT} Input Battery Protection

In addition to minimizing battery current drain, the V_{BATT} measurement circuitry is specifically designed with battery protection in mind. Internal circuitry prevents the battery from being back-biased by the ADT7462 supply or through any other path under normal operating conditions. In the unlikely event of a catastrophic ADT7462 failure, the ADT7462 includes a second level of battery protection, including a series 3 k Ω resistor to limit current to the battery, as recommended by UL. Thus, it is not necessary to add a series resistor between the battery and the V_{BATT} input; the battery can be connected directly to the V_{BATT} input to improve voltage measurement accuracy.



Figure 38. Equivalent VBATT Input Protection Circuit

ADC INFORMATION

Round Robin

Both temperature and voltage measurements are analog inputs that are digitized using the on-board ADC. An internal multiplexer switches between the different analog inputs and digitizes them, in turn, in a round-robin manner. The total conversion time depends upon how the ADT7462 is configured. The conversion times for each measurement channel are shown in Table 18. The complete conversion time is the sum of the time for the voltage and temperature measurements.

For example, if the ADT7462 is configured as Easy Configuration Option 1, the round-robin conversion time is calculated as follows:

Total Conversion Time = $1 \times (\text{Local Conversion Time}) + 3 \times (\text{Remote Conversion Time}) + 4 \times (\text{Voltage Measurement Time}).$

The TACH is not measured using the ADC and so is not part of the round-robin monitoring cycle.

Table 18. Measurement Channel Conversion Times

Channel	Conversion Time		
Local Temperature	9.01 ms		
Remote Temperature	38.36 ms		
Voltage	8.53 ms		

For each ADC temperature and voltage measurement read from their value registers, 16 readings have actually been made internally and the results averaged before being placed in the value register.

Bypass Voltage Attenuators

There are up to 13 voltage measurement channels on the ADT7462. Each of these voltage measurement channels has an input structure (see Figure 37 for input structures for each of the voltage channels). Because the ADC has a voltage input range from 0 V to 2.25 V, these input circuits attenuate the voltage input using a resistor divider network to match the input range of the ADC. However, the user may occasionally want to remove the attenuators and directly apply a voltage of between 0 V and 2.25 V to the ADC. These attenuators can be disabled by setting relevant bits in the voltage attenuator configuration registers. This feature also allows the user to rescale the voltage inputs using an external attenuator circuit. However, when the attenuators are disabled, the user should ensure that the voltage on the pin never exceeds 2.25 V.

Table 19. Voltage Attenuator Configuration Registers

Register Name	Register Address
Voltage Attenuator Configuration Register 1	0x18
Voltage Attenuator Configuration Register 2	0x19

Single-Channel ADC Conversions

Setting Bit 2 of the EDO/single-channel enable register (0x16) places the ADT7462 into single-channel mode. In this mode the ADT7462 can be made to convert on a single voltage or temperature channel only. The channel to be converted on is selected by writing to Bits [7:3] of the EDO/single-channel enable register (0x16). When the device is in single-channel mode, the pin configuration option should not be changed.

Note that when the Pin 26 voltage, which includes the V_{BATT} option, is selected in single-channel mode, this means that voltage measurements are continuously made in the mode. If a battery is connected to this input, then this results in an excessive current drain on the battery. The specification of >10 years of battery life is valid only when the battery voltage is measured as part of the round robin and not in single-channel mode.

Table 20. Single-Channel Mode Options

Bits [7:3]	ADC Channel Selected	
00 000	Pin 26	
00 001	Remote 1 temperature	
00 010	Remote 2 temperature	
00 011	Remote 3 temperature	
00100	Local temperature	
00 101	+12V1 voltage, Pin 7	
00 110	+12V2 voltage, Pin 8	
00 111	+12V3 voltage, Pin 22	
01 000	+3.3V voltage, Pin 13	
01 001	+2.5V/+1.8V voltage, Pin 15	
01 010	+1.25V/0.9V voltage, Pin 19	
01 011	+5V voltage, Pin 21	
01 100	Pin 23 voltage	
01 101	Pin 24 voltage	
01 110	Pin 25 voltage	
10 000	+1.5V1 voltage, Pin 28	
10 001	+1.5V2 voltage, Pin 29	

DYNAMIC VID MONITORING VID CODE

The ADT7462 can be configured to monitor up to seven VID inputs. The VID code is output on seven lines from the CPU to tell the power controller what input voltage it requires. The ADT7462 can monitor the VID code and the voltage applied to the CPU to ensure that they match within an acceptable range. This acceptable range is programmable in the ADT7462.

The VID lines are monitored by the ADT7462, and the VID code is stored in the VID value register (0x97), which can be read back over the SMBus.

VID monitoring is enabled by setting Bit 7 (VIDs) of Pin Configuration Register 1 (0x10) to 1. See Table 21 and Table 22 for information on which pin should be connected to each VID line. When VID monitoring is enabled, all seven pins are automatically configured as VID inputs. It is not possible to select six pins as VID inputs and use the remaining pin as their alternate functions.

VID Value Register (0x97)

Bit 0 = VID0 (reflects the logic state of Pin 1)

Bit 1 = VID1 (reflects the logic state of Pin 2)

Bit 2 = VID2 (reflects the logic state of Pin 3)

Bit 3 = VID3 (reflects the logic state of Pin 4)

- Bit 4 = VID4 (reflects the logic state of Pin 31)
- Bit 5 = VID5 (reflects the logic state of Pin 32)
- Bit 6 = VID6 (reflects the logic state of Pin 28)

The ADT7462 supports both the VR10 and the VR11 specifications. The default option supports the VR10 specification. To switch to the VR11 specification, set Bit 6 of Configuration Register 0 (0x00) to 1. VR11 is defined as eight bits; the ADT7462 monitors only seven VID lines (see Table 21).

Table 21. VR11 VID Codes

VID Number	Pin	Voltage	
VID6	28	400 mV	_
VID5	32	200 mV	
VID4	31	100 mV	
VID3	4	50 mV	
VID2	3	25 mV	
VID1	2	12.5 mV	
VID0	1	6.25 mV	

VR10 requires only six VID lines (see Table 22). Pin 28 should be connected to ground when monitoring VR10 VID codes. VID6 reports a 0.

Table 22.	VR10	VID	Codes
-----------	-------------	-----	-------

VID Number	Pin	Voltage	
VID6	28	Unused, connect to GND	
VID5	32	12.5 mV	
VID4	31	400 mV	
VID3	4	200 mV	
VID2	3	100 mV	
VID1	2	60 mV	
VID0	1	25 mV	

DYNAMIC VID MONITORING

The ADT7462 supports dynamic VID monitoring. The purpose of the VID code is to tell the voltage controller what voltage, V_{CCP} , should be applied to the CPU. The V_{CCP} voltage applied to the processor changes as the power requirements of the processor change. The VID is compared with V_{CCP1} only. Note that when the VIDs are enabled, the LSB value for V_{CCP1} becomes 0.0125 V (see Table 16).

The VID values can represent voltages from 0.8375 V to 1.6 V. The VID code is sampled by the ADT7462 every 11 μ s and is stored in Register 0x97. Once the VID code has been stable (that is, does not change) for 55 μ s, the measured V_{CCP} is then compared with the VID code. The comparison table used is for either the VR10 or the VR11 specification (set by Bit 6 of Register 0x00). If the VID code and the measured V_{CCP} do not match within a certain limit, then an ALERT is generated.

The VID value decoded and the V_{CCP} measurement must be within a window controlled by the VID high and low limits. The VID is compared with V_{CCP1} only. Register 0x78 holds the 4-bit VID high and low limits. The high limit has a range of 0 mV to +375 mV with a resolution of 25 mV (four bits). The low limit has a range of 0 mV to -187.5 mV with resolution of 12.5 mV (four bits). The high limit is used in a greater-than comparison, and the low limit is used in a less-than or equal-to comparison. Note that if both limits are set to 0x00, then because low limit is less than or equal to comparison, an ALERT always results. Therefore, the minimum value for low limit is 0x01.

If the V_{CCP} voltage measured and the VID code do not match to within the programmed limit, then Status Bit 6 of the digital status register gets set (Register 0xBE). This, in turn, can generate an \overline{ALERT} if it is not masked.

Example:

VID high limit: 100 mV (Register 0x78), four MSBs set to 0100.

VID low limit: 50 mV (Register 0x78), four LSBs set to 0100.

VID value equates to 1.1 V. This is the read VID decoded, using either VR10 or VR11 tables.

 $V_{\rm CCP1}$ must be in the window of 1.05 V to 1.2 V. If the $V_{\rm CCP1}$ value is outside this window, the status bit is set and an $\overline{\rm ALERT}$ is generated.

To clear an $\overline{\text{ALERT}}$ generated in this way, read the digital status register. If the VID code and V_{CCP} are now matching within the programmed window (that is, the error condition that caused the $\overline{\text{ALERT}}$ has gone away), then the status bit is reset and so is the $\overline{\text{ALERT}}$.

The VID to V_{CCP} voltage tables for both VR10 and VR11 can be found on the Intel website. See the *VRM and EVRD 10.0 Design Guidelines* (Reg. 0.5), Page 18 and Page 19, for additional information.

STATUS AND MASK REGISTERS AND ALERT

Status Registers

Each measured temperature and voltage has an associated high and low limit. The measured values are compared with these programmable limits. The results of these comparisons are stored in the status registers. A Logic 0 in the status register represents an in-limit comparison, while a Logic 1 represents an out-of-limit comparison.

Once a status bit is set, it remains set until the status register is read by the SMBus master. Once read, the status bit clears if the error condition has gone away. The status registers are duplicated to accommodate situations where there are two SMBus masters. If one master reads the host status registers and consequently clears them, the second master has no way of knowing what bits were set and what bits were cleared. The second SMBus master can read from the duplicate BMC status registers for what status bits were set.

Table 23 is a list of the status registers and corresponding addresses.

Table 23. Status Registers

Register Name	Host Address	BMC Address
Thermal Status Register 1	0xB8	0xC0
Thermal Status Register 2	0xB9	0xC1
Thermal Status Register 3	0xBA	
Voltage Status Register 1	0xBB	0xC3
Voltage Status register 2	0xBC	0xC4
Fan Status Register 1	0xBD	0xC5
Digital Status Register 1	0xBE	0xC6
GPIO Status Register	0xBF	

ALERT Output

The ADT7462 has an SMBus $\overline{\text{ALERT}}$ output that is asserted when one of the status bits gets set. This is to alert the master that an out-of-limit measurement has taken place or that there is a fault on one of the fan channels.

An ALERT is generated as a result of a status bit being set in any of the registers.



Figure 39 shows how the ALERT output and "sticky" status bits behave. Once a limit is exceeded, the corresponding status bit is set to 1. The status bit remains set until the error condition goes away and the status register is read. The status bits are referred to as sticky because they remain set until read by software. This ensures that an out-of-limit event cannot be missed, if software is polling the device periodically. Note that the ALERT output remains low for the entire duration that a reading is out-of-limit and until the status register has been read.

Mask Registers

The user has the option to mask out any of the individual status bits that generate an ALERT. This is achieved by setting the appropriate bit in the mask registers. The ALERT output is not asserted on the setting of a status bit if it has been masked. The status bit itself is not affected and continues to be set when an out-of-limit condition exists.

Table 24 is a list of the mask registers and corresponding addresses.

Table 24. Mask Registers

Register Name	Register Address
Thermal Mask Register 1	0x30
Thermal Mask Register 2	0x31
Voltage Mask Register 1	0x32
Voltage Mask Register 2	0x33
Fan Mask Register 1	0x34
Digital Mask Register 1	0x35
GPIO Mask Register	0x36

FAN CONTROL FAN DRIVE USING PWM CONTROL

The ADT7462 uses pulse width modulation (PWM) to control fan speed. Control relies on varying the duty cycle (or on/off ratio) of a square wave applied to the fan to vary the fan speed. The advantage of using PWM control is that it uses a very simple external circuit. The specific circuit used depends upon the type of fan.

There are three main fan types in use: 2-wire fans, 3-wire fans, and 4-wire fans. The 2-wire fan has only power and ground connections. The 3-wire fan has power and ground connections and a TACH output to indicate the speed of the fan. The 4-wire fan has power and ground connections, a TACH output, and a PWM input. The PWM input is connected directly to the PWM drive of the ADT7462 and is used to control the speed of the fans.

For 2-wire and 3-wire fans, the low frequency PWM drive signal should be selected. For 4-wire fans, the high frequency PWM drive signal should be selected.

Using the ADT7462 with 2-Wire Fans

Figure 40 shows the most typical circuit used with a 2-wire fan and illustrates how a 2-wire fan can be connected to the ADT7462. The low frequency PWM mode must be selected when using a 2-wire fan.



Using the ADT7462 with 3-Wire Fans

Figure 41 shows the most typical circuit used with a 3-wire fan.



The external circuitry required is very simple. A MOSFET, such as the NDT3055L, is used as the pass device. The specifications of the MOSFET depend on the maximum current required by the fan being driven. A typical PC fan can draw a nominal current ranging from a few hundred milliamps to over an amp of current. Depending on the current rating of the fan, a SOT device can be used where board space is a concern. If you drive several fans in parallel from a single PWM output or drive larger server fans, the MOSFET must handle the higher current requirements. The only other stipulation is that the MOSFET should have a gate voltage drive, $V_{GS} < 3.3$ V, for direct interfacing to the PWM pins. V_{GS} can be greater than 3.3 V as long as the pull-up on the gate is tied to 5 V. The MOSFET should also have a low on resistance to ensure that there is not significant voltage drop across the FET, which would reduce the voltage applied across the fan and reduce the full speed of the fan.

Figure 41 uses a 10 k Ω pull-up resistor for the TACH signal. This assumes that the TACH signal is an open collector from the fan. In all cases, the TACH signal from the fan must be kept below 5 V maximum to prevent damaging the ADT7462. If in doubt as to whether the fan used has an open-collector or totem-pole TACH output, use one of the input signal conditioning circuits shown in the Fan Speed Measurement section of the data sheet.

Driving a 3-wire fan with a PWM signal makes the fan speed measurement more difficult because the TACH signal is chopped by the PWM drive signal. Pulse stretching is required in this case to make accurate fan speed measurements. For more information, see the Fan Speed Measurement section.

Using the ADT7462 with 4-Wire Fans

Figure 42 shows the most typical circuit used with 4-wire fans.



Because the electronics in a 4-wire fan are powered continuously, unlike previous PWM driven/powered fans, 4-wire fans tend to perform better than 3-wire fans, especially for high frequency applications. It also eliminates the requirement for pulse stretching, because the TACH signal is always available.

Driving Two Fans from Each PWM

Note that the ADT7462 has up to eight TACH inputs available for fan speed measurement, but only four PWM drive outputs. If all eight fans are being used in the system, two fans should be driven in parallel from each PWM output. Figure 43 shows how to drive two fans in parallel using the NDT3055L MOSFET. This information is relevant for low frequency mode only (2-wire and 3-wire fans), because the PWM and TACHs need to be synchronized to obtain accurate fan speed measurements using pulse stretching (see the Fan Speed Measurement with Pulse Stretching section). In high frequency mode and when using 4-wire fans, the TACH signal is always valid because the fan is always powered on. Note that because the MOSFET can handle up to 3.5 A, it is simply a matter of connecting another fan directly in parallel with the first. Care should be taken in designing drive circuits with transistors and FETs to ensure that the PWM pins are not required to source current and that they sink less than the 8 mA maximum current specified on the data sheet.



FAN SPEED MEASUREMENT AND CONTROL TACH INPUTS

Pin 1, Pin 2, Pin 3, Pin 4, Pin 7, Pin 8, Pin 21, and Pin 22 are TACH inputs intended for fan speed measurement.

Signal conditioning in the ADT7462 accommodates the slow rise and fall times typical of fan tachometer outputs. The maximum input signal range is 0 V to 5 V, even where V_{CC} is less than 5 V. In the event that these inputs are supplied from fan outputs that exceed 0 V to 5 V, either resistive attenuation of the fan signal or diode clamping must be included to keep inputs within an acceptable range.

Figure 44 to Figure 47 show circuits for most common fan TACH circuits.

If the fan TACH output has a resistive pull-up to V_{CC} , it can be connected directly to the fan input, as shown in Figure 44.



Figure 44. Fan with TACH Pull-Up to Vcc

If the fan output has a resistive pull-up to 12 V (or other voltage greater than 5 V), the fan output can be clamped with a Zener diode, as shown in Figure 45. The Zener diode voltage should be chosen so that it is greater than $V_{\rm IH}$ of the TACH input but less than 5 V, allowing for the voltage tolerance of the Zener. A value of between 3 V and 5 V is suitable.



Figure 45. Fan with TACH Pull-Up to Voltage > 5 V (Example, 12 V), Clamped with Zener Diode

If the fan has a strong pull-up (less than 1 k Ω) to 12 V or a totem-pole output, a series resistor can be added to limit the Zener current, as shown in Figure 46. Alternatively, a resistive attenuator can be used, as shown in Figure 47. R1 and R2 should be chosen such that

$$2 V < V_{PULLUP} \times R2/(R_{PULLUP} + R1 + R2) < 5 V$$

The fan inputs have an input resistance of nominally 160 k Ω to ground, so this should be taken into account when calculating resistor values.

With a pull-up voltage of 12 V and a pull-up resistor of less than 1 k Ω , suitable values for R1 and R2 would be 100 k Ω and 47 k Ω . This gives a high input voltage of 3.83 V.



Figure 46. Fan with Strong TACH Pull-Up to $> V_{cc}$ or Totem-Pole Output, Clamped with a Zener Diode and Resistor



Figure 47. Fan with Strong TACH Pull-Up to > V_{cc} or Totem-Pole Output, Attenuated with R1/R2

FAN SPEED MEASUREMENT

The method of fan speed measurement when using 3-wire fans differs from that used with 4-wire fans. When 3-wire fans are in use, power is continuously applied and removed from the fan, thereby chopping the TACH information. As a result, every time a fan speed measurement is to be made, the fan must be switched on for a long enough period of time that a measurement can be made. This is called pulse stretching. With 4-wire fans, power is always applied to the fan, so fan speed measurements can be made continuously, and there is no need for pulse stretching. Pulse stretching is also not necessary when driving a 3-wire fan with a dc input. The Fan Speed Measurement Without Pulse Stretching section and the Fan Speed Measurement with Pulse Stretching section describe how fan speed is measured both when pulse stretching is required and when it is not.

Fan Speed Measurement Without Pulse Stretching

Fan speed is measured by the ADT7462, and the result is stored in the fan TACH value registers. The fan counter does not count the fan TACH output pulses directly because the fan speed can be less than 1000 rpm, and it would take several seconds to accumulate a reasonably large and accurate count. Instead, the period of the fan revolution is measured by gating an on-chip 90 kHz oscillator into the input of a 16-bit counter for N periods of the fan TACH output (see Figure 48), so the accumulated count is actually proportional to the fan tachometer period and inversely proportional to the fan speed.

To enable continuous measurement for 3-wire fans, set the corresponding dc bit for the TACH input in the TACH configuration register. This bit is set automatically when the HF PWM is in use with 4-wire fans.

Fan Speed Measurement with Pulse Stretching

The method for measuring fan speed for 3-wire fans requiring pulse stretching is similar to the method described in the Fan Speed Measurement Without Pulse Stretching section for continuous measurements. The main difference is that the PWM drive must be synchronized to the TACH input so that the ADT7462 knows that pulse stretching is taking place while the TACH is being measured.

PWM1 is synchronized with TACH1 and TACH5. PWM2 is synchronized with TACH2 and TACH6. PWM3 is synchronized with TACH3 and TACH7. PWM4 is synchronized with TACH4 and TACH8.

When pulse stretching is enabled, the ADT7462 measures fan speed once a second. The counter then counts up from the first to the third TACH pulse; this value is stored in the TACH value register. The PWM drive returns to its previous programmed value.

To enable fan speed measurements four times a second, set the FAST bit (Bit 0) of Configuration Register 2 (0x02). When the FAST bit is set, fan TACH readings are updated every 250 ms.



Fan Speed Measurement Registers

Fan speed measurement involves a 2-register read for each measurement. The low byte should be read first. This causes the high byte to be frozen until both high and low byte registers have been read, preventing erroneous TACH readings. The fan tachometer reading registers report back the number of 11.11 μ s period clocks (90 kHz oscillator) gated to the fan speed counter, from the rising edge of the first fan TACH pulse to the rising edge of the third fan TACH pulse (because two pulses per revolution are being counted). Because the device is essentially measuring the fan tACH period, the higher the count value the slower the fan is actually running. A 16-bit fan tachometer reading of 0xFFFF indicates either that the fan has stalled or is running very slowly (<100 rpm).

The actual fan TACH period is being measured; therefore, an ALERT is generated if the reading falls below a fan TACH limit. This sets the appropriate status bit and can be used to generate an SMBALERT. The TACH limit is an 8-bit value that is compared with the TACH high byte of the TACH reading.

Tuble 201 Tublemeter Vulue und Emili Registers			
ТАСН	Low Byte Value Register	High Byte Value Register	8-Bit Limit Register
TACH1	0x98	0x99	0x78
TACH2	0x9A	0x9B	0x79
TACH3	0x9C	0x9D	0x7A
TACH4	0x9E	0x9F	0x7B
TACH5	0xA2	0xA3	0x7C
TACH6	0xA4	0xA5	0x7D
TACH7	0xA6	0xA7	0x7E
TACH8	0xA8	0xA9	0x7F

Table 25. Tachometer Value and Limit Registers

Calculating Fan Speed

Assuming a fan with a two pulses/revolution (and two pulses/revolution being measured), fan speed is calculated by

Fan Speed $(rpm) = (freq \times 60)/Fan Tachometer Reading$

where:

Fan Tachometer Reading = a 16-bit fan tachometer reading. *freq* = oscillator frequency, 90 kHz.

Example:

TACH1 high byte (Register 0x99) = 0x17TACH1 low byte (Register 0x98) = 0xFF

What is the speed of Fan 1 in rpm?

Fan 1 Tachometer Reading = 0×17 FF = 6143 Decimal

 $RPM = (f \times 60)/Fan \ 1 \ Tachometer \ Reading$

 $RPM = (90000 \times 60)/6143$

Fan Speed = 879 rpm
If the fan is a 6-pole fan, the count value is representative of 2/3 of a revolution. Therefore, the result of the equation above should be divided by 1.5. Similarly, if the fan used is an 8-pole fan, then the result should be divided by 2.

Fan Spin-Up

The ADT7462 has a unique fan spin-up function. It spins the fan at 100% PWM duty cycle until two TACH pulses are detected on the TACH input. Once two TACH pulses have been detected, the PWM duty cycle goes to the expected running value, for example, 33%. The advantage of this process is that fans have different spin-up characteristics and take different times to overcome inertia. The ADT7462 runs the fans just fast enough to overcome inertia and is quieter on spin-up than fans programmed to spin up for a given spin-up time.

Fan Start-Up Timeout

To prevent false interrupts being generated as a fan spins up (because it is below running speed), the ADT7462 includes a fan start-up timeout function. During this time, the ADT7462 looks for two TACH pulses. If two TACH pulses are not detected, an interrupt is generated. Using Configuration Register 1 (0x01), Bit 4, this functionality can be changed to spinning the fans for a programmable time instead of two TACH pulses.

The start-up timeout for each PWM drive is programmed by Bits [2:0] in the PWMx configuration registers.

PWM1 Configuration Register = Register 0x21

PWM2 Configuration Register = Register 0x22

PWM3 Configuration Register = Register 0x23

PWM4 Configuration Register = Register 0x24

Table 26. Fan Start-Up Timeout

1		
Bit	Start-Up Timeout	
000	No start-up timeout	
001	100 ms	
010	250 ms	
011	400 ms	
100	667 ms	
101	1 sec	
110	2 sec	
111	4 sec	

PWM LOGIC STATE

The PWM outputs can be programmed high for 100% duty cycle (non-inverted) or low for 100% duty cycle (inverted). This is programmed for each PWM drive in the PWMx Configuration Registers using the INV bit (Bit 4).

0 =logic low for 100% PWM duty cycle.

1 =logic high for 100% PWM duty cycle.

Low Frequency Mode PWM Drive Frequency

The PWM drive frequency can be adjusted for the application. The ADT7462 supports both high frequency and low frequency PWM. High or low frequency PWM mode is selected in Register 0x02, Bit 2. In high frequency mode, the PWM drive frequency is always 22.5 kHz and cannot be changed. Register 0x25 and Register 0x26 configure the PWM frequency in low frequency mode for PWM1 to PWM4, respectively.

PWM Drive Frequency 1 is set using Bits [4:2] of the PWM1 and PWM2 frequency register (0x25).

PWM Drive Frequency 2 is set using Bits [7:5] of the PWM1 and PWM2 frequency register (0x25).

PWM Drive Frequency 3 is set using Bits [4:2] of the PWM3 and PWM4 frequency register (0x26).

PWM Drive Frequency 4 is set using Bits [7:5] of the PWM3 and PWM4 frequency register (0x26).

Table 27. Lov	v Frequency	PWM O	ptions
---------------	-------------	--------------	--------

Tuble 27. Low Trequency T with Options		
Frequency		
11 Hz		
14.7 Hz		
22.1 Hz		
29.4 Hz		
35.3 Hz		
44.1 Hz		
58.8 Hz		
88.2 Hz		

FAN SPEED CONTROL

The ADT7462 controls fan speed using two different modes: automatic and manual.

In automatic fan speed control mode, fan speed is automatically varied with temperature and without CPU intervention, once initial parameters are set up. The advantage is that if the system hangs, it is guaranteed that the system is protected from overheating. The automatic fan speed control incorporates a feature called dynamic $T_{\rm MIN}$ calibration. This feature reduces the design effort required to program the automatic fan speed control loop. For more information on how to program the automatic fan speed control loop, see the Programming the Automatic Fan Speed Control Loop section.

In manual fan speed control mode, the ADT7462 allows the duty cycle of any PWM output to be manually adjusted. This is useful if the user wants to change fan speed in the software or adjust PWM duty cycle output for test purposes. Bits [7:5] of Register 0x21 to Register 0x24 (PWM configuration registers) control the behavior of each PWM output. Once under manual control, each PWM output can be manually updated by writing to Register 0xAA to Register 0xAD (PWM duty cycle registers).

Programming the PWM Current Duty Cycle Registers

The PWM current duty cycle registers are 8-bit registers that allow the PWM duty cycle for each output to be set anywhere from 0% to 100% in steps of 0.39%.

The value to be programmed into the $PWM_{\mbox{\scriptsize MIN}}$ register is given by

Value (Decimal) = $PWM_{MIN}/0.39$

Example 1: For a PWM duty cycle of 50%,

Value (Decimal) = 50/0.39 = 128 Decimal Value = 128 Decimal or 0x80

Example 2: For a PWM duty cycle of 33%,

Value (Decimal) = 33/0.39 = 85 Decimal Value = 85 Decimal or 0x54

PWM Duty Cycle Registers

Register 0xAA PWM1 Duty Cycle = 0x00 (0% default)

Register 0xAB PWM2 Duty Cycle = 0x00 (0% default)

Register 0xAC PWM3 Duty Cycle = 0x00 (0% default)

Register 0xAD PWM4 Duty Cycle = 0x00 (0% default)

By reading the PWMx current duty cycle registers, the user can keep track of the current duty cycle on each PWM output, even when the fans are running in automatic fan speed control mode or acoustic enhancement mode.



Figure 49. Control PWM Duty Cycle Manually with a Resolution of 0.39%

PROGRAMMING THE AUTOMATIC FAN SPEED CONTROL LOOP

Note that to more efficiently understand the automatic fan speed control loop, use of the ADT7462 evaluation board and software is strongly recommended while reading this section.

This section provides the system designer with an understanding of the automatic fan control loop and provides step-by-step guidance on effectively evaluating and selecting critical system parameters. To optimize system characteristics, the designer needs to carefully plan system configuration, including the number of fans, where they are located, and what temperatures are being measured in the particular system.

The mechanical or thermal engineer who is tasked with the system thermal characterization should also be involved at the beginning of the process.

Automatic Fan Control Overview

The ADT7462 can automatically control the speed of fans based upon the measured temperature. This is done independently from CPU intervention once initial parameters are set up.

The ADT7462 has a local temperature sensor and up to three remote temperature channels that can be connected to a CPU on-chip thermal diode (available on Intel Pentium class and other CPUs/GPUs). These four temperature channels can be used as the basis for automatic fan speed control to drive fans using pulse-width modulation (PWM). Automatic fan speed control reduces acoustic noise by optimizing fan speed according to accurately measured temperature. Reducing fan speed can also decrease system current consumption. The automatic fan speed control mode is very flexible, owing to the number of programmable parameters, including T_{MIN} and T_{RANGE} . The T_{MIN} and T_{RANGE} values for a temperature channel and, therefore, for a given fan, are critical because they define the thermal characteristics of the system. The thermal validation of the system is one of the most important steps in the design process, so these values should be selected carefully.

Figure 50 gives a top-level overview of the automatic fan control circuitry on the ADT7462. From a systems-level perspective, up to four system temperatures can be monitored and used to control four PWM outputs. The four PWM outputs can be used to control up to eight fans. The ADT7462 allows the speed of eight fans to be monitored. The Remote 1 and Remote 2 temperature channels have a thermal calibration block, allowing the designer to individually configure the thermal characteristics of those temperature channels. For example, the CPU fan can be run when CPU temperature increases above 60°C and a chassis fan can be run when the local temperature increases above 45°C. At this stage, the designer has not assigned these thermal calibration settings to a particular fan drive (PWM) channel. The right side of Figure 50 shows controls that are fan-specific. The designer has individual control over parameters such as minimum PWM duty cycle, fan speed failure thresholds, and even ramp control of the PWM outputs. Automatic fan control, then, ultimately allows graceful fan speed changes that are less perceptible to the system user.



Figure 50. Automatic Fan Control Block Diagram

STEP 1—CONFIGURING THE MUX

First, the user needs to decide how many temperature channels are being measured and how many fans need to be controlled and monitored. Once these decisions have been made, the fans can be assigned to particular temperature channels. Not only can fans be assigned to individual channels, but the behavior of the fans is also configurable. For example, fans can be run under automatic fan control; they can be run manually (under software control); or they can be run at the fastest speed calculated by multiple temperature channels. The MUX is the bridge between temperature measurement channels and the three PWM outputs.

Bits [7:5] (BHVR) of Register 0x21, Register 0x22, Register 0x23, and Register 0x24 (PWM configuration registers) control the behavior of the fans connected to the PWM1, PWM2, PWM3, and PWM4 outputs. The values selected for these bits determine how the MUX connects a temperature measurement channel to a PWM output.

Automatic Fan Control MUX Options

Bits [7:5] (BHVR), Register 0x21, Register 0x22, Register 0x23, and Register 0x24, control the behavior of the corresponding PWM outputs (see Table 61).

The fastest speed calculated options pertain to controlling one PWM output based on multiple temperature channels. The thermal characteristics of the three temperature zones can be set to drive a single fan. An example is the fan turning on when the Remote 1 temperature exceeds 60°C or when the local temperature exceeds 45°C.

STEP 2—T_{MIN} SETTINGS FOR THERMAL CALIBRATION CHANNELS

 T_{MIN} is the temperature at which the fans start to turn on under automatic fan control. The speed at which the fan runs at T_{MIN} is programmed later. The T_{MIN} values chosen are temperature channel-specific; for example, 25°C for ambient channel, 30°C for VRM temperature, and 40°C for processor temperature.

 $T_{\rm MIN}$ is an 8-bit value, either twos complement or Offset 64, that can be programmed in 1°C increments. There is a $T_{\rm MIN}$ register associated with each temperature measurement channel: local, Remote 1, Remote 2, and Remote 3. Once the $T_{\rm MIN}$ value is exceeded, the fan turns on and runs at the minimum PWM duty cycle. The fan turns off once the temperature has dropped below $T_{\rm MIN} - T_{\rm HYST}$.



Figure 51. Assigning Temperature Channels to Fan Channels

To overcome fan inertia, the fan is spun up until two valid TACH rising edges are counted. See the Fan Spin-Up section for more details. In some cases, primarily for psycho-acoustic reasons, the fan should never switch off below $T_{\rm MIN}$. The corresponding bits in Register 0x25 and Register 0x26 should be set to keep the fans running at the PWM minimum duty cycle, if the temperature falls below $T_{\rm MIN}$.

T_{MIN} Registers

Register 0x5C, Local Temperature $T_{MIN} = 0x9A$ (90°C)

Register 0x5D, Remote 1 Temperature T_{MIN} = 0x9A (90°C)

Register 0x5E, Remote 2 Temperature T_{MIN} = 0x9A (90°C)

Register 0x5F, Remote 3 Temperature $T_{MIN} = 0x9A$ (90°C)

PWM1 and PWM2 Frequency Register (0x25)

Bit 0 (MIN1) = 0, PWM1 is off (0% PWM duty cycle) when temperature is below $T_{\text{MIN}} - T_{\text{HYST}}$.

Bit 0 (MIN1) = 1. PWM1 runs at PWM1 minimum duty cycle below $T_{MIN} - T_{HYST}$.

Bit 1 (MIN2) = 0. PWM2 is off (0% PWM duty cycle) when temperature is below $T_{\text{MIN}} - T_{\text{HYST}}$.

Bit 1 (MIN2) = 1. PWM2 runs at PWM2 minimum duty cycle below $T_{MIN} - T_{HYST}$.

PWM3 and PWM4 Frequency Register (0x26)

Bit 0 (MIN3) = 0. PWM3 is off (0% PWM duty cycle) when temperature is below $T_{\rm MIN}$ – $T_{\rm HYST}.$

Bit 0 (MIN3) = 1. PWM3 runs at PWM3 minimum duty cycle below $T_{MIN} - T_{HYST}$.

Bit 1 (MIN4) = 0. PWM4 is off (0% PWM duty cycle) when temperature is below $T_{MIN} - T_{HYST}$.

Bit 1 (MIN4) = 1. PWM4 runs at PWM4 minimum duty cycle below $T_{MIN} - T_{HYST}$.



Figure 52. Understanding the T_{MIN} Parameter

STEP 3—PWM_{MIN} FOR EACH PWM (FAN) OUTPUT

 $\label{eq:WM_MIN} PWM duty cycle at which each fan in the system runs. It is also the start speed for each fan under automatic fan control once the temperature rises above T_{MIN}. For maximum system acoustic benefit, PWM_{MIN} should be as low as possible. Depending on the fan used, the PWM_{MIN} setting is usually in the 20% to 33% duty cycle range. This value can be found through fan validation.$



Figure 53. PWM_{MIN} Determines Minimum PWM Duty Cycle at T_{MIN}

More than one PWM output can be controlled from a single temperature measurement channel. For example, Remote 1 temperature can control PWM1 and PWM2 outputs. If two different fans are used on PWM1 and PWM2, the fan characteristics can be set up differently. As a result, Fan 1, driven by PWM1, can have a different PWM_{MIN} value than that of Fan 2 connected to PWM2. Figure 54 illustrates this as PWM1_{MIN} (the front fan) is turned on at a minimum duty cycle of 20%, while PWM2_{MIN} (the rear fan) turns on at a minimum of 40% duty cycle. Note, however, that both fans turn on at exactly the same temperature, defined by T_{MIN}.



Figure 54. Operating Two Different Fans from a Single Temperature Channel

Programming the PWM_{MIN} Registers

The PWM_{MIN} registers are 8-bit registers that allow the minimum PWM duty cycle for each output to be configured anywhere from 0% to 100%. This allows the minimum PWM duty cycle to be set in steps of 0.39%.

The value to be programmed into the PWMMIN register is given by

$$Value(decimal) = PWM_{MIN}/0.39$$

Example 1: For a minimum PWM duty cycle of 50%,

Value (decimal) = 50/0.39 = 128 (decimal)

Value = 128 (decimal) or 0x80 (hex)

Example 2: For a minimum PWM duty cycle of 33%,

Value (decimal) = 33/0.39 = 85 (decimal)

Value = 85 (decimal) or 0x54 (hex)

PWM_{MIN} Registers

Register 0x28, Minimum PWM1 Duty Cycle = 0x80 (50% default) Register 0x29, Minimum PWM2 Duty Cycle = 0x80 (50% default)

Register 0x2A, Minimum PWM3 Duty Cycle = 0x80 (50% default)

Register 0x2B, Minimum PWM4 Duty Cycle = 0x80 (50% default)

Note on Fan Speed and PWM Duty Cycle

The PWM duty cycle does not directly correlate to fan speed in rpm. Running a fan at 33% PWM duty cycle does not equate to running the fan at 33% speed. Driving a fan at 33% PWM duty cycle actually runs the fan at closer to 50% of its full speed. This is because fan speed in %rpm generally relates to the square root of PWM duty cycle. Given a PWM square wave as the drive signal, fan speed in rpm approximates to

% fanspeed = $\sqrt{PWM \, duty \, cycle \times 10}$

STEP 4—PWM_{MAX} FOR PWM (FAN) OUTPUTS

 PWM_{MAX} is the maximum duty cycle that each fan in the system runs at under the automatic fan speed control loop. For maximum system acoustic benefit, PWM_{MAX} should be as low as possible but should be capable of maintaining the processor temperature limit at an acceptable level. If the THERM temperature limit is exceeded, the fans are still boosted to 100% for fail-safe cooling.

There is one PWM_{MAX} limit (Register 0x2C) for all fan channels.



Figure 55. PWM_{MAX} Determines Maximum PWM Duty Cycle Below the THERM Temperature Limit

Programming the PWM_{MAX} Register

The PWM_{MAX} register (0x2C) is an 8-bit register that allows the maximum PWM duty cycle for the outputs to be configured anywhere from 0% to 100%. This allows the maximum PWM duty cycle to be set in steps of 0.39%.

The value to be programmed into the PWM_{MAX} register is given by

 $Value(decimal) = PWM_{MAX}/0.39$

Example 1: For a maximum PWM duty cycle of 50%,

Value (decimal) - 50/0.39 = 128 (decimal)Value = 128 (decimal) or 0x80 (hex)

Example 2: For a maximum PWM duty cycle of 75%,

Value (decimal) = 75/0.39 = 85 (decimal)Value = 192 (decimal) or 0xC0 (hex)

PWM_{MAX} Register

Register 0x2C, Maximum PWM1 to PWM4 Duty Cycle = 0xC0 (75% default)

See the Note on Fan Speed and PWM Duty Cycle section for more information.

STEP 5—T_{RANGE} FOR TEMPERATURE CHANNELS

 $T_{RANGE} \text{ is the range of temperature over which automatic fan control occurs once the programmed T_{MIN} temperature has been exceeded. T_{RANGE} is a temperature slope, not an arbitrary value; that is, a T_{RANGE} of 40°C holds true only for PWM_{MIN} = 33\%. If PWM_{MIN} is increased or decreased, the effective T_{RANGE} changes.$



Figure 56. TRANGE Parameter Affects Cooling Range

The $T_{\mbox{\scriptsize RANGE}}$ or fan control slope is determined by the following procedure:

- 1. Determine the maximum operating temperature for that channel (for example, 70°C).
- 2. Determine experimentally the fan speed (PWM duty cycle value) that does not exceed the temperature at the worst-case operating points. (For example, 70°C is reached when the fans are running at 50% PWM duty cycle.)
- 3. Determine the slope of the required control loop to meet these requirements.
- Using the ADT7462 evaluation software, you can graphically program and visualize this functionality. Ask your local Analog Devices representative for details.



 T_{RANGE} is implemented as a slope, which means that as PWM_{MIN} is changed, T_{RANGE} changes, but the actual slope remains the same. The higher the PWM_{MIN} value, the smaller the effective T_{RANGE} ; that is, the fan reaches full speed (100%) at a lower temperature.



Figure 58. Increasing PWM_{MIN} Changes Effective T_{RANGE}

For a given T_{RANGE} value, the temperature at which the fan runs at full speed for different PWM_{MIN} values can be easily calculated by

$$T_{MAX} = T_{MIN} + (Max DC - Min DC) \times T_{RANGE} / 170$$

where:

 T_{MAX} is the temperature at which the fan runs full speed. T_{MIN} is the temperature at which the fan turns on. Max DC is the maximum duty cycle (100%) = 255 decimal. Min DC is equal to PWM_{MIN}. T_{RANGE} is the PWM duty cycle vs. temperature slope.

Example 1: Calculate T, given that $T_{MIN} = 30^{\circ}$ C, $T_{RANGE} = 40^{\circ}$ C, and PWM_{MIN} = 10% duty cycle = 26 (decimal).

$$\begin{split} T_{MAX} &= T_{MIN} + (Max \ DC - Min \ DC) \times T_{RANGE} / 170 \\ T_{MAX} &= 30^{\circ}\text{C} + (100\% - 10\%) \times 40^{\circ}\text{C} / 170 \\ T_{MAX} &= 30^{\circ}\text{C} + (255 - 26) \times 40^{\circ}\text{C} / 170 \\ T_{MAX} &= 84^{\circ}\text{C} \ (effective \ T_{RANGE} = 54^{\circ}\text{C}) \end{split}$$

Example 2: Calculate T_{MAX} , given that $T_{MIN} = 30^{\circ}$ C, $T_{RANGE} = 40^{\circ}$ C, and PWM_{MIN} = 25% duty cycle = 64 (decimal).

$$\begin{split} T_{MAX} &= T_{MIN} + (Max \, DC - Min \, DC) \times T_{RANGE} / 170 \\ T_{MAX} &= 30^{\circ}\text{C} + (100\% - 25\%) \times 40^{\circ}\text{C} / 170 \\ T_{MAX} &= 30^{\circ}\text{C} + (255 - 64) \times 40^{\circ}\text{C} / 170 \\ T_{MAX} &= 75^{\circ}\text{C} \ (effective \ T_{RANGE} = 45^{\circ}\text{C}) \end{split}$$

Example 3: Calculate T_{MAX} , given that $T_{MIN} = 30^{\circ}$ C, $T_{RANGE} = 40^{\circ}$ C, and PWM_{MIN} = 33% duty cycle = 85 (decimal).

 $T_{MAX} = T_{MIN} + (Max DC - Min DC) \times T_{RANGE}/170$ $T_{MAX} = 30^{\circ}C + (100\% - 33\%) \times 40^{\circ}C/170$ $T_{MAX} = 30^{\circ}C + (255 - 85) \times 40^{\circ}C/170$ $T_{MAX} = 70^{\circ}C (effective T_{RANGE} = 40^{\circ}C)$ **Example 4:** Calculate T_{MAX} , given that $T_{MIN} = 30^{\circ}$ C, $T_{RANGE} = 40^{\circ}$ C, and PWM_{MIN} = 50% duty cycle = 128 (decimal).

 $T_{MAX} = T_{MIN} + (Max DC - Min DC) \times T_{RANGE}/170$ $T_{MAX} = 30^{\circ}C + (100\% - 50\%) \times 40^{\circ}C/170$ $T_{MAX} = 30^{\circ}C + (255 - 128) \times 40^{\circ}C/170$ $T_{MAX} = 60^{\circ}C (effective T_{RANGE} = 30^{\circ}C)$

Selecting a TRANGE Slope

The T_{RANGE} value can be selected for each temperature channel: local, Remote 1, Remote 2, and Remote 3. Bits [7:4] (T_{RANGE}) of Register 0x60 to Register 0x63 define the T_{RANGE} value for each temperature channel (see Table 84).

Summary of TRANGE Function

When using the automatic fan control function, the temperature at which the fan reaches full speed can be calculated by

$$T_{MAX} = T_{MIN} + T_{RANGE} \tag{1}$$

Equation 1 holds true only when PWM_{MIN} is equal to 33% PWM duty cycle.

Increasing or decreasing PWM_{MIN} changes the effective T_{RANGE} , although the fan control still follows the same PWM duty cycle to temperature slope. The effective T_{RANGE} for different PWM_{MIN} values can be calculated using Equation 2

$$T_{MAX} = T_{MIN} + (Max DC - Min DC) \times T_{RANGE} / 170$$
(2)

where $(Max DC - Min DC) \times T_{RANGE}/170$ is the effective T_{RANGE} value.

Figure 59 shows PWM duty cycle vs. temperature for each T_{RANGE} setting. The lower graph shows how each T_{RANGE} setting affects fan speed vs. temperature. As can be seen from the graph, the effect on fan speed is nonlinear.



The graphs in Figure 59 assume that the fan starts from 0% PWM duty cycle. Clearly, the minimum PWM duty cycle, PWM_{MIN}, needs to be factored in to see how the loop actually performs in the system. Figure 60 shows how T_{RANGE} is affected when the PWM_{MIN} value is set to 20%. It can be seen that the fan runs about 45% fan speed when the temperature exceeds T_{MIN} .

Example: Determining $T_{\mbox{\tiny RANGE}}$ for Each Temperature Channel

The following example shows how the different T_{MIN} and T_{RANGE} settings can be applied to three different thermal zones. In this example, the following T_{RANGE} values apply:

 $T_{RANGE} = 80^{\circ}C$ for ambient temperature $T_{RANGE} = 53.3^{\circ}C$ for CPU temperature $T_{RANGE} = 40^{\circ}C$ for VRM temperature



Figure 60. T_{RANGE} and % Fan Speed Slopes with PWM_{MIN} = 20%

This example uses the MUX configuration described in the Step 1—Configuring the MUX section. Both CPU temperature and VRM temperature drive the CPU fan connected to PWM1. Ambient temperature drives the front chassis fan and rear chassis fan connected to PWM2 and PWM3.

The front chassis fan is configured to run at $PWM_{MIN} = 20\%$. The rear chassis fan is configured to run at $PWM_{MIN} = 30\%$. The CPU fan is configured to run at $PWM_{MIN} = 10\%$.

Note on 4-Wire Fans

The control range for 4-wire fans is much wider than that of 2-wire or 3-wire fans. In many cases, 4-wire fans can start with a PWM drive of as little as 20%.



Figure 61. T_{RANGE} and % Fan Speed Slopes for VRM, Ambient, and CPU Temperature Channels

STEP 6— T_{THERM} FOR TEMPERATURE CHANNELS

 T_{THERM} is the absolute maximum temperature allowed on a temperature channel. Above this temperature, a component such as the CPU or VRM might be operating beyond its safe operating limit. When the measured temperature exceeds T_{THERM} , all fans are driven at 100% PWM duty cycle (full speed) to provide critical system cooling. The fans remain running at 100% until the temperature drops below T_{THERM} minus hysteresis, where hysteresis is the number programmed into Local/Remote 1 Hysteresis Register 0x54 and Remote 2/Remote 3 Hysteresis Register 0x55. The default hysteresis value is 4°C.

The T_{THERM} limit should be considered as the maximum worstcase operating temperature of the system. Because exceeding any T_{THERM} limit runs all fans at 100%, it has very negative acoustic effects. Ultimately, this limit should be set up as a failsafe, and it must not be exceeded under normal system operating conditions. Note that the $T_{\overline{THERM}}$ limits cannot be masked, and they affect the fan speed no matter how the automatic fan control settings are configured. This allows some flexibility because a T_{RANGE} value can be selected based on its slope, while a hard limit (such as 70°C), can be programmed as T_{MAX} (the temperature at which the fan reaches full speed) by setting $T_{\overline{THERM}}$ to that limit (for example, 70°C).

THERM Registers

Register 0x4C, Local THERM1 temperature limit = 0xA4 (100°C default)

Register 0x4D, Remote 1 THERM1 temperature limit = 0xA4 (100°C default)

Register 0x4E, Remote 2 THERM1 temperature limit = 0xA4 (100°C default)

Register 0x4F Remote 3 THERM1 temperature limit = 0xA4 (100°C default)

Register 0x50, Local THERM2 temperature limit = 0xA4 (100°C default)

Register 0x51, Remote 1 THERM2 temperature limit = 0xA4 (100°C default)

Register 0x52, Remote 2 $\overline{\text{THERM2}}$ temperature limit = 0xA4 (100°C default)

Register 0x53 Remote 3 THERM2 temperature limit = 0xA4 (100°C default)

Hysteresis Registers

Register 0x54, Local/Remote 1 Temperature Hysteresis Register

Bits [7:4], local temperature hysteresis (4°C default).

Bits [3:0], Remote 1 temperature hysteresis (4°C default).

Register 0x55, Remote 2/Remote 3 Temperature Hysteresis Register

Bits [7:4], Remote 2 temperature hysteresis (4°C default).

Bits [3:0], Remote 3 temperature hysteresis (4°C default).

Because each hysteresis setting is four bits, hysteresis values are programmable from 1°C to 15°C. It is not recommended that hysteresis values ever be programmed to 0°C, because this disables hysteresis. In effect, this would cause the fans to cycle between normal speed and 100% speed, creating unsettling acoustic noise.



Figure 62. How TTHERM Relates to Automatic Fan Control

STEP 7—T_{HYST} FOR TEMPERATURE CHANNELS

 $T_{\rm HYST}$ is the amount of extra cooling a fan provides after the temperature measured has dropped back below $T_{\rm MIN}$ before the fan turns off. The premise for temperature hysteresis $(T_{\rm HYST})$ is that without it, the fan would merely chatter or cycle on and off regularly whenever the temperature hovers near the $T_{\rm MIN}$ setting.

The T_{HYST} value chosen determines the amount of time needed for the system to cool down or heat up as the fan is turning on and off. Values of hysteresis are programmable in the range 1°C to 15°C. Larger values of T_{HYST} prevent the fans from chattering on and off. The T_{HYST} default value is set at 4°C.

Hysteresis Register

Register 0x60, Bits [3:0] Local T_{HYST}

Register 0x61, Bits [3:0] Remote 1 THYST

Register 0x62, Bits [3:0] Remote 2 T_{HYST}

Register 0x63, Bits [3:0] Remote 3 T_{HYST}

In some applications, it is required that fans not turn off below T_{MIN} but remain running at PWM_{MIN}. Bits [1:0] of the PWM1, PWM2 Frequency Register (0x25) and the PWM3, PWM4 Frequency Register (0x26) allow the fans to be turned off or to be kept spinning below T_{MIN} . If the fans are always on, the T_{HYST} value has no effect on the fan when the temperature drops below T_{MIN} .



Figure 63. The T_{HYST} Value Applies to Fan On/Off Hysteresis

Dynamic T_{MIN} Control Mode

In addition to the automatic fan speed control mode described in the Automatic Fan Control Overview section, the ADT7462 has a mode that extends the basic automatic fan speed control loop. Dynamic $T_{\rm MIN}$ control allows the ADT7462 to intelligently adapt the system's cooling solution for best system performance or lowest possible system acoustics, depending on user or design requirements. Use of dynamic $T_{\rm MIN}$ control alleviates the need to design for worst-case conditions and significantly reduces system design and validation time.

Designing for Worst-Case Conditions

System design must always allow for worst-case conditions. In PC design, the worst-case conditions include, but are not limited to, the following:

Worst-Case Altitude

A computer can be operated at different altitudes. Altitude affects the relative air density, which alters the effectiveness of the fan cooling solution. For example, when comparing 40°C air temperature at 10,000 feet to 20°C air temperature at sea level, relative air density is increased by 40%. This means that the fan can spin 40% slower and make less noise at sea level than at 10,000 feet while keeping the system at the same temperature at both locations.

Worst-Case Fan

Due to manufacturing tolerances, fan speeds in rpm are normally quoted with a tolerance of $\pm 20\%$. The designer must assume that the fan rpm can be 20% below tolerance. This translates to reduced system airflow and elevated system temperature. Note that fans 20% out of tolerance can negatively impact system acoustics because they run faster and generate more noise.

Worst-Case Chassis Airflow

The same motherboard can be used in a number of different chassis configurations. The design of the chassis and the physical location of fans and components determine the system's thermal characteristics. Moreover, for a given chassis, the addition of add-in cards, cables, or other system configuration options can alter the system airflow and reduce the effectiveness of the system cooling solution. The cooling solution can also be inadvertently altered by the end user. (For example, placing a computer against a wall can block the air ducts and reduce system airflow.)



Worst-Case Processor Power Consumption

This data sheet maximum does not necessarily reflect the true processor power consumption. Designing for worst-case CPU power consumption can result in a processor becoming overcooled (generating excess system noise).

Worst-Case Peripheral Power Consumption

The tendency is to design to data sheet maximums for peripheral components (again overcooling the system).

Worst-Case Assembly

Every system manufactured is unique because of manufacturing variations. Heat sinks may be loose fitting or slightly misaligned. Too much or too little thermal grease may be used. Variations in application pressure for thermal interface material can affect the efficiency of the thermal solution. Accounting for manufacturing variations in every system is difficult; therefore, the system must be designed for the worst case.



Although a design usually accounts for worst-case conditions in all these cases, the actual system is almost never operated at worst-case conditions. The alternative to designing for the worst case is to use the dynamic T_{MIN} control function.

Dynamic T_{MIN} Control Overview

Dynamic T_{MIN} control mode builds upon the basic automatic fan control loop by adjusting the T_{MIN} value based on system performance and measured temperature. This is important because, instead of designing for the worst case, the system thermals can be defined as operating zones. The ADT7462 can self-adjust its fan control loop to maintain either an operating zone temperature or a system target temperature. For example, it can be specified that ambient temperature in a system be maintained at 50°C. If the temperature is below 50°C, the fans might not need to run or might run very slowly. If the temperature is higher than 50°C, the fans need to throttle up.

The challenge presented by any thermal design is finding the right settings to suit the system's fan control solution. This can involve designing for the worst case, followed by weeks of system thermal characterization and, finally, fan acoustic optimization (for psycho-acoustic reasons).

Getting the most benefit from the automatic fan control mode involves characterizing the system to find the best T_{MIN} and T_{RANGE} settings for the control loop and the best PWM_{MIN} value for the quietest fan speed setting. Using the ADT7462's dynamic T_{MIN} control mode, however, shortens the characterization time and alleviates tweaking the control loop settings, because the device can self-adjust during system operation.

Dynamic T_{MIN} control mode is operated by specifying the operating zone temperatures required for the system. Remote 1 and Remote 2 channels have dedicated operating point registers. This allows the system thermal solution to be broken down into distinct thermal zones. For example, CPU operating temperature is 70°C, VRM operating temperature is 80°C, and ambient operating temperature is 50°C. The ADT7462 dynamically alters the control solution to maintain each zone temperature as close as possible to its target operating point.

Figure 66 shows an overview of the parameters that affect the operation of the dynamic $T_{\rm MIN}$ control loop.



Table 28 provides a brief description of each parameter.

Table 28. T_{MIN} Control Loop Parameters

Table 20. TMN Control Loop Parameters				
Parameter	Parameter Description			
T _{LOW}	If the temperature drops below the T _{LOW} limit, an error flag is set in a status register and an SMBALERT interrupt can be generated.			
T _{HIGH} If the temperature exceeds the T _{HIGH} limit, an flag is set in a status register and an SMBALEF interrupt can be generated.				
T _{MIN}	The temperature at which the fan turns on under automatic fan speed control.			
Operating Point	The maximum target temperature for a particular temperature zone. The system attempts to maintain system temperature around the operating point by adjusting the T _{MIN} parameter of the control loop.			
	If the temperature exceeds this critical limit, the fans can be run at 100% for maximum cooling.			
Trange	Programs the PWM duty cycle vs. temperature control slope.			

DYNAMIC T_{MIN} CONTROL PROGRAMMING

Because the dynamic T_{MIN} control mode is a basic extension of the automatic fan control mode, the automatic fan control mode parameters should be programmed first (see Step 1—Configuring the MUX through Step 8—Operating Points for Temperature Channels). Then proceed with dynamic T_{MIN} control mode programming.

STEP 8—OPERATING POINTS FOR TEMPERATURE CHANNELS

The operating point for each temperature channel is the optimal temperature for that thermal zone. The hotter each zone is allowed to be, the quieter the system, because the fans are not required to run as fast. The ADT7462 increases or decreases fan speeds as necessary to maintain the operating point temperature, allowing for system-to-system variation and removing the need for worst-case design. If a sensible operating point value is chosen, any T_{MIN} value can be selected in the system characterization. If the T_{MIN} value is too low, the fans run sooner than required, and the temperature is below the operating point. In response, the ADT7462 increases T_{MIN} to keep the fans off longer and to allow the temperature zone to get closer to the operating point. Likewise, too high a T_{MIN} value causes the operating point to be exceeded, and in turn, the ADT7462 reduces T_{MIN} to turn the fans on sooner to cool the system.

Programming the Operating Point Registers

There are two operating point registers, one for the Remote 1 temperature channel and one for the Remote 2 temperature channel. These 8-bit registers allow the operating point temperatures to be programmed with 1°C resolution.

Operating Point Registers

Register 0x5A, Remote 1 Operating Point = 0xA4 (100°C default)

Register 0x5B, Remote 2 Operating Point = 0xA4 (100°C default)

Operating Point Hysteresis Register

The operating point hysteresis register sets the value below the operating point at which $T_{\rm MIN}$ begins to reduce.

Register 0x64, Bits [7:4], Operating Point Hysteresis = 0x40 (4°C default)

STEP 9—HIGH AND LOW LIMITS FOR TEMPERATURE CHANNELS

The low limit defines the temperature at which the T_{MIN} value starts to be increased, if temperature falls below this value. This has the net effect of reducing the fan speed, allowing the system to get hotter. An interrupt can be generated when the temperature drops below the low limit.

The high limit should be set above the operating point but below the critical THERM point. An interrupt can be generated when the temperature rises above the high limit.

How Dynamic T_{MIN} Control Works

The basic premise is as follows:

- 1. Set the target temperature for the temperature zone, which could be, for example, the Remote 1 thermal diode. This value is programmed to the Remote 1 operating temperature register.
- 2. As the temperature in that zone rises toward and exceeds the operating point temperature minus hysteresis, T_{MIN} is reduced, and fan speed increases.
- 3. As the temperature drops below the low limit value, T_{MIN} is increased, and the fan speed is reduced.

Short Cycle and Long Cycle

The ADT7462 implements two loops: a short (or decrease) cycle and a long (or increase) cycle. The short cycle takes place every n monitoring cycles. The long cycle takes place every 2n monitoring cycles. The value of n is programmable for each temperature channel. The bits are located at the following register locations:

Dynamic T_{MIN} Control Register 2 (0x0C)

Remote 1 = CYR1 = Bits [2:0]

Remote 2 = CYR2 = Bits [5:3]

Table 29.	Cycle 1	Bit Assignments
-----------	---------	-----------------

Code	Short Cycle		Long Cycle	
000	8 cycles	1 sec	16 cycles	2 sec
001	16 cycles	2 sec	32 cycles	4 sec
010	32 cycles	4 sec	64 cycles	8 sec
011	64 cycles	8 sec	128 cycles	16 sec
100	128 cycles	16 sec	256 cycles	32 sec
101	256 cycles	32 sec	512 cycles	64 sec
110	512 cycles	64 sec	1024 cycles	128 sec
111	1024 cycles	128 sec	2048 cycles	256 sec

The cycle time must be chosen carefully. A long cycle time means that T_{MIN} is updated less often. If your system has very fast temperature transients, the dynamic T_{MIN} control loop is always lagging. If you choose a cycle time that is too fast, the full benefit of changing T_{MIN} is not realized and needs to change again on the next cycle. In effect, it is overshooting. It is necessary to carry out some calibration to identify the most suitable response time.

Figure 67 shows the steps taken during the short cycle.



Figure 67. Short Cycle Steps

Figure 68 shows the steps taken during the long cycle.



The following examples illustrate some of the circumstances that might cause T_{MIN} to increase, decrease, or stay the same.

Example 1: Normal Operation—No T_{MIN} Adjustment

- 1. If measured temperature never exceeds the programmed operating point minus the hysteresis temperature, then T_{MIN} is not adjusted; that is, it remains at its current setting.
- 2. If measured temperature never drops below the low temperature limit, T_{MIN} is not adjusted.



Because neither the operating point minus the hysteresis temperature nor the low temperature limit has been exceeded, the $T_{\rm MIN}$ value is not adjusted, and the fan runs at a speed determined by the fixed $T_{\rm MIN}$ and $T_{\rm RANGE}$ values defined in the automatic fan speed control mode.

Example 2: Operating Point Exceeded; T_{MIN} Reduced

When the measured temperature is below the operating point temperature minus the hysteresis, T_{MIN} remains the same. Once the temperature exceeds the operating temperature minus the hysteresis (OP – Hyst), T_{MIN} starts to decrease as illustrated in Figure 70. This occurs during the short cycle (see Figure 67). The rate at which T_{MIN} decreases depends on the programmed value of *n*. It also depends on how much the temperature has increased between this monitoring cycle and the last monitoring cycle; that is, if the temperature has increased by 1°C, then T_{MIN} is reduced by 2°C. Decreasing T_{MIN} has the effect of increasing the fan speed, thus providing more cooling to the system.

If the temperature is slowly increasing only in the range (OP – Hyst), that is, $\leq 0.25^{\circ}$ C per short monitoring cycle, then T_{MIN} does not decrease. This allows small changes in temperature in the desired operating zone without changing T_{MIN}. The long cycle makes no change to T_{MIN} in the temperature range (OP – Hyst), because the temperature has not exceeded the operating temperature.

Once the temperature exceeds the operating temperature, the long cycle causes T_{MIN} to be reduced by 1°C every long cycle while the temperature remains above the operating temperature. This takes place in addition to the decrease in T_{MIN} that would occur due to the short cycle. In Figure 69, because the temperature is increasing at a rate $\leq 0.25^{\circ}$ C per short cycle, no reduction in T_{MIN} takes place during the short cycle.

Once the temperature falls below the operating temperature, $T_{\rm MIN}$ stays the same. Even when the temperature starts to increase slowly, $T_{\rm MIN}$ stays the same, because the temperature increases at a rate of ${\leq}0.25^{\circ}C$ per cycle.



Figure 70. Effect of Exceeding Operating Point Minus Hysteresis Temperature

Example 3: Temperature Below Low Limit, T_{MIN} Increased

When the temperature drops below the low temperature limit, T_{MIN} may increase, as shown in Figure 71. Increasing T_{MIN} has the effect of running the fan more slowly and, therefore, more quietly. The long cycle diagram in Figure 68 shows the conditions that need to be true for T_{MIN} to increase. Here is a quick summary of those conditions and the reasons they need to be true.

T_{MIN} may increase, if

- The measured temperature has fallen below the low temperature limit. This means the user must choose the low limit carefully. It should not be so low that the temperature never falls below it, because $T_{\rm MIN}$ would never increase and the fans would run faster than necessary.
- T_{MIN} is below the high temperature limit. T_{MIN} is never allowed to increase above the high temperature limit. As a result, the high limit should be sensibly chosen, because it determines how high T_{MIN} can go.
- T_{MIN} is below the operating point temperature. T_{MIN} should never be allowed to increase above the operating point temperature, because the fans do not switch on until the temperature rises above the operating point.
- The temperature is above $T_{\rm MIN}.$ The dynamic $T_{\rm MIN}$ control is turned off below $T_{\rm MIN}.$

Figure 71 shows how $T_{\rm MIN}$ increases when the current temperature is above $T_{\rm MIN}$ and below the low temperature limit, and $T_{\rm MIN}$ is below the high temperature limit and below the operating point. Once the temperature rises above the low temperature limit, $T_{\rm MIN}$ stays the same.



Example 4: Preventing T_{MIN} from Reaching Full Scale

Because T_{MIN} is dynamically adjusted, it is undesirable for T_{MIN} to reach full scale (191°C), because the fan would never switch on. As a result, T_{MIN} is allowed to vary only within a specified range.

- The lowest possible value for T_{MIN} is $-64^{\circ}C$.
- T_{MIN} cannot exceed the high temperature limit.
- If the temperature is below T_{MIN} , the fan is switched off or is running at minimum speed, and dynamic T_{MIN} control is disabled.



Figure 72. T_{MIN} Adjustments Limited by High Temperature Limit

Enabling Dynamic T_{MIN} Control Mode

Bits [1:0] of Dynamic T_{MIN} Control Register 1 (0x0B) enable/disable dynamic T_{MIN} control on the temperature channels (see Table 43).

Dynamic T_{MIN} Control Register 1 (0x0B)

Bit (1) Remote 2 En = 1 enables dynamic T_{MIN} control on the Remote 2 temperature channel. The chosen T_{MIN} value is dynamically adjusted based on the current temperature, operating point, and high and low limits for this zone.

Remote 2 En = 0 disables dynamic T_{MIN} control. The T_{MIN} value chosen is not adjusted and the channel behaves as described in the Automatic Fan Control Overview section.

Bit (0) Remote 1 En = 1 enables dynamic T_{MIN} control on the Remote 1 temperature channel. The chosen T_{MIN} value is dynamically adjusted based on the current temperature, operating point, and high and low limits for this zone.

Remote 1 En = 0 disables dynamic T_{MIN} control. The T_{MIN} value chosen is not adjusted, and the channel behaves as described in the Automatic Fan Control Overview section.

STEP 10—MONITORING THERM

Using the operating point limit ensures that the dynamic T_{MIN} control mode is operating in the best possible acoustic position, while ensuring that the temperature never exceeds the maximum operating temperature. Using the operating point limit allows T_{MIN} to be independent of system-level issues because of its self-corrective nature. In PC design, the operating point for the chassis is usually the worst-case internal chassis temperature.

The optimal operating point for the processor is determined by monitoring the thermal monitor in the Intel Pentium 4 processor. To do this, the PROCHOT output of the Pentium 4 is connected to the THERM input of the ADT7462.

The operating point for the processor can be determined by allowing the current temperature to be copied to the <u>operating</u> point register when the <u>PROCHOT</u> output pulls the <u>THERM</u> input low on the ADT7462. This gives the maximum temperature at which the Pentium 4 can run before clock modulation occurs.

Enabling the THERM Trip Point as the Operating Point

Bits [5:2] of Dynamic T_{MIN} Control Register 1 (0x0B) enable/disable THERM monitoring to program the operating point. Table 43 details how the remote temperatures can be copied into the operating point registers on a THERM assertion. Setting these bits to 1 uses the remote temperature as the operating point temperature, overwriting the programmed operating point value in the event of a THERM assertion. Setting these bits to 0 ignores a THERM assertion, and the operating point register remains at the programmed value.

ENHANCING SYSTEM ACOUSTICS

Automatic fan speed control mode reacts instantaneously to changes in temperature; that is, the PWM duty cycle responds immediately to temperature change. Any impulses in temperature can cause an impulse in fan noise. For psycho-acoustic reasons, the ADT7462 can prevent the PWM output from reacting instantaneously to temperature changes. Enhanced acoustic mode controls the maximum change in PWM duty cycle at a given time. The objective is to prevent the fan from cycling up and down, annoying the user.

Acoustic Enhancement Mode Overview

Figure 73 gives a top-level overview of the automatic fan control circuitry on the ADT7462 and shows where acoustic enhancement fits in. Acoustic enhancement is intended as a post-design tweak made by a system or mechanical engineer evaluating best settings for the system. Having determined the optimal settings for the thermal solution, the engineer can adjust the system acoustics. The goal is to implement a system that is acoustically pleasing without causing user annoyance due to fan cycling. It is important to realize that although a system might pass an acoustic noise requirement specification (for example, 36 dB), if the fan is annoying, it fails the consumer test.



Figure 73. Acoustic Enhacement Smoothes Fan Speed Variations Under Automatic Fan Speed Control

Approaches to System Acoustic Enhancement

There are two different approaches to implementing system acoustic enhancement: temperature-centric and fan-centric.

The temperature-centric approach involves smoothing transient temperatures as they are measured by a temperature source (for example, Remote 1 temperature). The temperature values used to calculate the PWM duty cycle values are smoothed, reducing fan speed variation. However, this approach causes an inherent delay in updating fan speed and causes the thermal characteristics of the system to change. It also causes the system fans to stay on longer than necessary, because the fan's reaction is merely delayed. The user has no control over noise from different fans driven by the same temperature source. Consider, for example, a system in which control of a CPU cooler fan (on PWM1) and a chassis fan (on PWM2) use Remote 1 temperature. Because the Remote 1 temperature is smoothed, both fans are updated at exactly the same rate. If the chassis fan is much louder than the CPU fan, there is no way to improve its acoustics without changing the thermal solution of the CPU cooling fan.

The fan-centric approach to system acoustic enhancement controls the PWM duty cycle, driving the fan at a fixed rate (for example, 6%). Each time the PWM duty cycle is updated, it is incremented by a fixed 6%. As a result, the fan ramps smoothly to its newly calculated speed. If the temperature starts to drop, the PWM duty cycle immediately decreases by 6% at every update. Therefore, the fan ramps smoothly up or down without inherent system delay. Consider, for example, controlling the same CPU cooler fan (on PWM1) and chassis fan (on PWM2) using Remote 1 temperature. The T_{MIN} and T_{RANGE} settings have already been defined in automatic fan speed control mode; that is, thermal characterization of the control loop has been optimized. Now the chassis fan is noisier than the CPU cooling fan. Using the fan-centric approach, PWM2 can be placed into acoustic enhancement mode independently of PWM1. The acoustics of the chassis fan can, therefore, be adjusted without affecting the acoustic behavior of the CPU cooling fan, even though both fans are controlled by Remote 1 temperature. The fan-centric approach is how acoustic enhancement works on the ADT7462.

Enabling Acoustic Enhancement for Each PWM Output Enhance Acoustics Register 1 (0x1A)

Bit 0 = EA1_En = 1 enables acoustic enhancement on PWM1 output.

Bit 1 = EA2_En = 1 enables acoustic enhancement on PWM2 output.

Enhance Acoustics Register 2 (0x1B)

Bit 0 = EA3_En = 1 enables acoustic enhancement on PWM3 output.

Bit 1 = EA4_En = 1 enables acoustic enhancement on PWM4 output.

Effect of Ramp Rate on Enhanced Acoustic Mode

The PWM signal driving the fan has a period, T, given by the PWM drive frequency, f, because T = 1/f. For a given PWM period, T, the PWM period is subdivided into 255 equal time slots. One time slot corresponds to the smallest possible increment in the PWM duty cycle. A PWM signal of 33% duty cycle is, therefore, high for $1/3 \times 255$ time slots and low for $2/3 \times 255$ time slots. Therefore, a 33% PWM duty cycle corresponds to a signal that is high for 85 time slots and low for 170 time slots.



Figure 74. 33% PWM Duty Cycle Represented in Time Slots

The ramp rates in the enhanced acoustics mode are selectable from 1 to 8. The ramp rates are discrete time slots. For example, if the ramp rate is 8, then eight time slots are added to the PWM high duty cycle each time the PWM duty cycle needs to be increased. If the PWM duty cycle value needs to be decreased, it is decreased by eight time slots. Figure 75 shows how the enhanced acoustics mode algorithm operates.



Figure 75. Enhanced Acoustics Algorithm

The enhanced acoustics mode algorithm calculates a new PWM duty cycle based on the temperature measured. If the new PWM duty cycle value is greater than the previous PWM value, the previous PWM duty cycle value is incremented by either 1, 2, 3, 5, 8, 12, 24, or 48 time slots, depending on the settings of the enhance acoustics registers. If the new PWM duty cycle value is less than the previous PWM value, the previous PWM duty cycle is decremented by 1, 2, 3, 5, 8, 12, 24, or 48 time slots. Each time the PWM duty cycle is incremented or decremented, its value is stored as the previous PWM duty cycle for the next comparison.

A ramp rate of 1 corresponds to one time slot, which is 1/255 of the PWM period. In enhanced acoustics mode, incrementing or decrementing by 1 changes the PWM output by $1/255 \times 100\%$.

STEP 11—RAMP RATE FOR ACOUSTIC ENHANCEMENT

The optimal ramp rate for acoustic enhancement can be found through system characterization after the thermal optimization has been finished. The effect of each ramp rate should be logged, if possible, to determine the best setting for a given solution.

Enhanced Acoustic Register 1 (0x1A)

Bits [4:2] RR1 select the ramp rate for PWM1.

000 = 1 time slot = 35 seconds 001 = 2 time slots = 17.6 seconds 010 = 3 time slots = 11.8 seconds 011 = 5 time slots = 7 seconds 100 = 8 time slots = 4.4 seconds 101 = 12 time slots = 3 seconds 110 = 24 time slots = 1.6 seconds 111 = 48 time slots = 0.8 seconds

Bits [7:5] RR2 select the ramp rate for PWM2.

000 = 1 time slot = 35 seconds 001 = 2 time slots = 17.6 seconds 010 = 3 time slots = 11.8 seconds 011 = 5 time slots = 7 seconds 100 = 8 time slots = 4.4 seconds 101 = 12 time slots = 3 seconds 110 = 24 time slots = 1.6 seconds 111 = 48 time slots = 0.8 seconds

Enhanced Acoustic Register 2 (0x1B)

Bits [4:2] RR3 selects the ramp rate for PWM3.

000 = 1 time slot = 35 seconds 001 = 2 time slots = 17.6 seconds 010 = 3 time slots = 11.8 seconds 011 = 5 time slots = 7 seconds 100 = 8 time slots = 4.4 seconds 101 = 12 time slots = 3 seconds 110 = 24 time slots = 1.6 seconds 111 = 48 time slots = 0.8 seconds

Bits [7:5] RR4 select the ramp rate for PWM4.

000 = 1 time slot = 35 seconds 001 = 2 time slots = 17.6 seconds 010 = 3 time slots = 11.8 seconds 011 = 5 time slots = 7 seconds 100 = 8 time slots = 4.4 seconds 101 = 12 time slots = 3 seconds 110 = 24 time slots = 1.6 seconds 111 = 48 time slots = 0.8 seconds Another way to view the ramp rates is to measure the time it takes for the PWM output to ramp up from 0% to 100% duty cycle for an instantaneous change in temperature. This can be tested by putting the ADT7462 into manual mode and changing the PWM output from 0% to 100% PWM duty cycle. The PWM output takes 35 seconds to reach 100% when a ramp rate of 1 time slot is selected.

Figure 76 shows remote temperature plotted against PWM duty cycle for enhanced acoustics mode. The ramp rate is set to 48, which corresponds to the fastest ramp rate. Assume that a new temperature reading is available every 115 ms. With these settings, it takes approximately 0.76 seconds to go from 33% duty cycle to 100% duty cycle (full speed). Even though the temperature increases very rapidly, the fan ramps up to full speed gradually.



Figure 76. Enhanced Acoustics Mode with Ramp Rate = 48

Figure 77 shows how changing the ramp rate from 48 to 8 affects the control loop. The overall response of the fan is slower. Because the ramp rate is reduced, it takes longer for the fan to achieve full running speed. In this case, it takes approximately 4.4 seconds for the fan to reach full speed.



Figure 78 shows the PWM output response for a ramp rate of 2. In this instance, the fan took about 17.6 seconds to reach full running speed.



Figure 79 shows how the control loop reacts to temperature with the slowest ramp rate. The ramp rate is set to 1, while all other control parameters remain the same. With the slowest ramp rate selected, it takes 35 seconds for the fan to reach full speed.



As Figure 76 to Figure 79 show, the rate at which the fan reacts to temperature change is dependent on the ramp rate selected in

As Figure 76 to Figure 79 show, the rate at which the ran reacts to temperature change is dependent on the ramp rate selected in the enhanced acoustics registers. The higher the ramp rate, the faster the fan reaches the newly calculated fan speed.

Figure 80 shows the behavior of the PWM output as temperature varies. As the temperature increases, the fan speed ramps up. Small drops in temperature do not affect the ramp-up function, because the newly calculated fan speed is still higher than the previous PWM value. Enhanced acoustics mode allows the PWM output to be made less sensitive to temperature variations. This is dependent on the ramp rate selected and programmed into the enhanced acoustics registers.



Figure 80. How Fan Reacts to Temperature Variations in Enhanced Acoustics Mode

5569-071

Slower Ramp Rates

The ADT7462 can be programmed for much longer ramp times by slowing the ramp rates. Each ramp rate can be slowed by a factor of 4.

PWM1 Configuration Register (0x21)

PWM2 Configuration Register (0x22)

PWM3 Configuration Register (0x23)

PWM4 Configuration Register (0x24)

Setting Bit 3 (the SLOW bit) to 1 in the PWM1 to PWM4 registers slows the ramp rate for PWM4 by 4.

FAN FREEWHEELING TEST MODE

The fan freewheeling test mode is intended to diagnose whether fans connected to the ADT7462 are working properly. It is particularly useful in the situation where fans coupled in the duct can affect the airflow of the other fan. If one fan has failed, it may not be apparent, as moving air from other fans can cause air to flow through the faulty fan, which in turn can cause the faulty fan to rotate.

The fan freewheeling test is most useful in a system using primary and redundant setup. In such a system the following setup is recommended. The primary fans are Fan 1, Fan 2, Fan 3, and Fan 4. The redundant fans are Fan 5, Fan 6, Fan 7, and Fan 8. In this setup, each primary and redundant fan can be driven separately because they are driven by different PWMs.





The freewheeling test procedure is as follows:

- 1. PWM1 and PWM2 go to full speed, and PWM3 and PWM4 are switched off.
- 2. After the spin-up time of PWM1 and PWM2 has elapsed, the speed of Fan 1, Fan 2, Fan 3, and Fan 4 is measured.
- 3. Once the speed of Fan 1 and Fan 2 is measured, PWM1 is switched off and PWM3 is spun up. After the spin-up time for PWM3 has elapsed, the speed of Fan 5 and Fan 6 is measured.
- 4. After the speed of Fan 3 and Fan 4 is measured, PWM2 is switched off and PWM4 is switched on. After the spin-up time of PWM4 has elapsed, the speed of Fan 7 and Fan 8 is measured.
- 5. Once the speed of all eight fans has been measured, the TACH and PWM configurations go back to their previous values.
 - a. Fans must be in continuous mode for the freewheeling test; that is, the dc bits must be set (Register 0x08).
 - b. To enable the freewheeling test, set the freewheeling test enable register (0x1E) to a non-zero value. Set Bit 0 to 1 to enable the freewheeling test for Fan 1, and set Bit 1 for Fan 2, all the way to Bit 7 for Fan 8. The freewheeling test enable register should be programmed after the fans present register is programmed. If the fans present register is programmed first, then the values in the two registers do not match, and the ADT7462 assumes that a fan is missing.

The following registers must be programmed for the fan freewheeling test:

Fans Present Register (0x1D)

Set Bit 0 to 1 when a fan is connected to TACH1. Set Bit 1 to 1 when a fan is connected to TACH2. Set Bit 2 to 1 when a fan is connected to TACH3. Set Bit 3 to 1 when a fan is connected to TACH4. Set Bit 4 to 1 when a fan is connected to TACH5. Set Bit 5 to 1 when a fan is connected to TACH6. Set Bit 6 to 1 when a fan is connected to TACH7. Set Bit 7 to 1 when a fan is connected to TACH8.

Fan Freewheeling Test Enable Register (0x1E)

Set Bit 0 to 1 to enable the freewheeling test for Fan 1. Set Bit 1 to 1 to enable the freewheeling test for Fan 2. Set Bit 2 to 1 to enable the freewheeling test for Fan 3. Set Bit 3 to 1 to enable the freewheeling test for Fan 4. Set Bit 4 to 1 to enable the freewheeling test for Fan 5. Set Bit 5 to 1 to enable the freewheeling test for Fan 6. Set Bit 6 to 1 to enable the freewheeling test for Fan 7. Set Bit 7 to 1 to enable the freewheeling test for Fan 8.

Fan Freewheeling Test Register (0x1C)

Both the fans present register (0x1D) and freewheeling test enable register (0x1E) should be programmed before setting the relevant bits in the freewheeling test register (0x1C). The host fan status register (0xBD) should be read directly after completion of the test.

THERM I/O OPERATION

This section describes the operation of $\overline{\text{THERM1}}$ and $\overline{\text{THERM2}}$. Pin 28 and Pin 29 can both be configured as $\overline{\text{THERM}}$ inputs or outputs.

THERM Output

THERM is not enabled as an output by default on power-up, but it can be enabled by setting the appropriate bits in Register 0x0E (THERM1 configuration register) and Register 0x0F (THERM2 configuration register). THERM1 and THERM2 can be configured to assert whenever a specific channel exceeds the specified THERM limit (see Table 30).

Table 30. THERM O/H	Channel	Select and Limits
---------------------	----------------	-------------------

Channel Enable	Configuration		Limit Reg	jisters
	THERM1,	THERM2,		
	Register 0x0E	Register 0x0F	THERM1	THERM2
Local	Bit 1 = 1	Bit 1 = 1	0x4C	0x50
Remote 1	Bit 2 = 1	Bit 2 = 1	0x4D	0x51
Remote 2	Bit 3 = 1	Bit 3 = 1	0x4E	0x52
Remote 3	Bit 4 = 1	Bit 4 = 1	0x4F	0x53

As an output, THERM is asserted low to signal that the measured THERM temperature has exceeded preprogrammed THERM temperature limits. The output is automatically pulled high again when the temperature falls below the (THERM – Hysteresis) limit. The value of hysteresis for each channel is programmable in Register 0x54 and Register 0x55, where 1 LSB = 1°C, and the maximum hysteresis for each channel is 15°C.



Setting the THERM boost bits, Bit 0 and Bit 1, to logic zero (default setting) in the THERM configuration register (0x0D), sets the fans to full speed on an internal THERM event.

THERM Input

To configure THERM as an input, the Enable_THERM1_Timer bit (Bit 0) in the THERM1 configuration register (0x0E) and the Enable_THERM2_Timer bit (Bit 0) in the THERM2 configuration register (0x0F) must be set to Logic 1. The ADT7462 can then be used to detect when the THERM pins are asserted low. The THERM pins can be connected to a trip point temperature sensor or to the PROCHOT output of a CPU.

With processor core voltages reducing all the time, the threshold for the AGTL+ $\overrightarrow{PROCHOT}$ output also reduces as new processors become available.

Because the THERM input is typically an AGTL+ input, the thresholds can be referenced to V_{CCP} . By setting Bit 4 of Configuration Register 3 (0x03) to 1, the THERM threshold is $2/3 \times V_{CCP}$, the correct threshold for an AGTL+ signal. The THERM assert bits in Host Thermal Status Register 2 (0xB9) are set to Logic 1 whenever the THERM input is asserted low. The THERM state bits in Host Thermal Status Register 2 (0xB9) indicate that a high-to-low transition has taken place on the THERM pin.

THERM Timer

The ADT7462 can also measure assertion times on the THERM inputs as a percentage of a timer window. The timer window for the THERM1 input is programmed using Bits [4:2] of the THERM configuration register (0x0D). The timer window for the THERM2 input is programmed using Bits [7:5] of the THERM configuration register (0x0D). Values of between 0.25 seconds and 8 seconds are programmable (see Table 31).

	Table 51, THERWI TIMET WINdow		
Code THERM Timer Window		THERM Timer Window	
	000	0.25 sec	
	001	0.5 sec	
	010	1 sec	
	011	2 sec	
	100	4 sec	
	101	8 sec	
	110	8 sec	
_	111	8 sec	

The assertion time as a percentage of the time window is stored in the $\overline{\text{THERM}}$ % on-time registers. This is a cumulative sum of the percentage of time during the $\overline{\text{THERM}}$ timer window that $\overline{\text{THERM}}$ is asserted. The % on-time and associated timer limit registers are listed in Table 32.

Table 32. THERM On-Time and Timer Limit Register

Channel	% On-Time Register	% Timer Limit Register
THERM1	0xAE	0x80
THERM2	0xAF	0x81

Once the measured percentage exceeds the corresponding percentage limit, the THERM % bit in Thermal Status Register 2 gets asserted, and an ALERT is generated (that is, if the mask bit is not set). If the limit is set to 0x00, an ALERT is generated on the first assertion. If the Limit is set to FFh, an ALERT is never generated because 0xFF corresponds to the THERM input being asserted all the time.

When $\overline{\text{THERM}}$ is configured as an input only, setting Bits [1:4] of the $\overline{\text{THERM}}$ zone in $\overline{\text{THERM1}}$ configuration register (0x0E) and $\overline{\text{THERM2}}$ configuration register (0x0F) allows Pin 7 to operate as an I/O.

THERM % Limit Register

The THERM % limit is programmed to Register 0x80 and Register 0x81. If the THERM is asserted for longer than the programmed percentage limit, then an ALERT is generated. The limit is programmed as a percentage of the chosen THERM timer window.

Example:

The THERM timer window is eight seconds, and an $\overline{\text{ALERT}}$ should be generated if the $\overline{\text{THERM}}$ is asserted for more than one second.

$$\%Limit = \frac{1}{8} \times 100 = 12.5\%$$

The THERM % limit register is an 8 bit register.

$$0x00 = 0\% \ 0xFF = 100\%$$

Therefore, 1 LSB = 0.39%

$$\frac{12.5\%}{0.39\%} = 32dec = 0x20 = 00100000$$

Once the time window has elapsed, if the $\overline{\text{THERM}}$ limit has been exceeded, then an $\overline{\text{ALERT}}$ is generated.

GENERAL-PURPOSE I/O PINS

The ADT7462 has eight open drain GPIO pins. GPIO1 to GPIO4 can be configured to enable event driven outputs (EDOs), and GPIO5 and GPIO6 can act as EDOs, if the EDO functionality is enabled. Two other GPIOs (GPIO 7 and GPIO 8) are standard GPIO pins that are dedicated to general-purpose logic input/output.

Each GPIO pin has five data bits associated with it: three bits in a GPIO configuration register (0x09 and 0x0A), one in the GPIO status register (0xBF), and one in the GPIO mask register (0x38).

SETTING a direction bit to 1 in a GPIO configuration register makes the corresponding GPIO pin an output.

CLEARING the direction bit to 0 makes the corresponding GPIO an input.

SETTING a polarity bit to 1 in a GPIO configuration register makes the corresponding GPIO pin active high.

CLEARING the polarity bit to 0 makes the corresponding GPIO active low.

When a GPIO pin is configured as an input, the corresponding bit in the GPIO status registers is read only, and it is set when the input is asserted ("asserted" can be high or low, depending on the setting of the polarity bit).

When a GPIO pin is configured as an output, the corresponding bit in the GPIO status registers becomes read/write. Setting this bit then asserts the GPIO output. (Again, "asserted" can be high or low, depending on the setting of the polarity bit.) The effect of a GPIO status register bit on the INT output can be masked by setting the corresponding bit in one of the GPIO mask registers.

When the pin is configured as an output, this bit is automatically masked to prevent the data written to the status bit from causing an interrupt. When configured as inputs, the GPIO pins can be connected to external interrupt sources such as temperature sensors with digital output.

EDO CIRCUITRY

The ADT7462 has the added functionality that the assertion of one of the four GPIOs (GPIO1 to GPIO4) can be used to latch one of the two EDOs high or low. The ADT7462 has two EDO event mask registers (0x37 and 0x38): one mask for each EDO. See Table 33 for an explanation of event mask register functionality.

The polarity of the EDOs is set in the GPIO configuration registers (0x09 and 0x0A).

SETTING a polarity bit to 1 in one of the GPIO configuration registers makes the corresponding GPIO pin active high.

CLEARING the polarity bit to 0 makes it active low.



Bits [7:5] of each event mask register allow the EDO output to be driven high or low (depending on the polarity bit of the

driven high or low (depending on the polarity bit of the configuration register) and latched (depending on the EDO latch bit of the configuration register), if the ADT7462 detects an overtemperature, an over/undervoltage, or a fan failure condition.

							Behavior: What Drives and Latches Output X
Bit 7: Over/Under Voltage	Bit 6: THERM	Bit5: Fan Fail	Bit 3	Bit 2	Bit 1	Bit 0	(G = GPIO)
0 = Drive	0 = Drive	0 = Drive					
Output X	Output X	Output X	0	0	0	0	G4 or G3 or G2 or G1
1 = Ignore Event	1 = Ignore Event	1 = Ignore Event	0	0	0	1	G4 or G3 or G2
			0	0	1	0	G4 or G2 or G1
			0	0	1	1	G4 or G3
			0	1	0	0	G4 or G2 or G1
			0	1	0	1	G4 or G2
			0	1	1	0	G4 or G1
			0	1	1	1	G4
			1	0	0	0	G3 or G2 or G1
			1	0	0	1	G3 or G2
			1	0	1	0	G3 or G1
			1	0	1	1	G3
			1	1	0	0	G2 or G1
			1	1	0	1	G2
			1	1	1	0	G1
			1	1	1	1	GPIO events Ignored by Output X

Table 33 shows that any of the four designated GPIO pins can be used to set or reset anyone of the two EDO outputs.

Using this functionality, it is possible to have the ADT7462 drive LEDs or signals based on rules. For example, if a GPIO1 (power fail), a GPIO2 (overcurrent), or an overtemperature condition occurs, EDO1 (power supply fault LED) can be latched. This does not require software handling and makes the part more autonomous.

OTHER DIGITAL INPUTS

The ADT7462 contains other specific digital inputs that can be found on PC motherboards. These inputs can be monitored and configured for actions to occur on their assertion.

VR_HOT inputs

Pin 25 and Pin 26 can be configured as VR_HOT inputs. These are specific digital signals from the CPU voltage regulator that indicate an overtemperature. On assertion of these inputs, the relevant status bits are set in the Thermal Status Register 2 (Host Register 0xB9 or BMC Register 0xC1). Assertion of these inputs can also be used to boost the fans to full speed, thus providing emergency cooling in the event of VR overtemperature. This is set using Bit 3 and Bit 4 of Configuration Register 2 (0x02). There is also an associated mask bit in Register 0x31 to mask the assertion of these inputs from the ALERT output.

SCSI_TERM inputs

Pin 16 and Pin 20 can be configured as SCSI_TERM inputs. An assertion on the SCSI_TERM is recorded in Bit 4 and Bit 5 of Digital Status Register 1 (Host Register 0xBE or BMC register 0xC6). There is also an associated mask bit in Register 0x35 to mask the assertion of these inputs from the $\overline{\text{ALERT}}$ output.

RESET I/O

 $\frac{\text{The ADT7462 includes an active low reset pin (Pin 14). The}{\text{RESET}} \\ \text{pin can be both a reset input and output. } \\ \frac{\text{RESET}}{\text{RESET}} \\ \text{monitors the V}_{\text{CC}} \\ \text{input to the ADT7462. At power-up, } \\ \frac{\text{RESET}}{\text{reserve}} \\ \text{is asserted (pulled low) until 180 ms after the power supply has} \\ \text{risen above the supply threshold. A power-on reset initializes all} \\ \text{registers to the default values.} \\ \end{array}$





The $\overline{\text{RESET}}$ pin can also function as a reset input. Pulling this pin low externally resets the ADT7462. The user should wait at least 180 ms after power-up before doing a hardware reset. The reset pulse width should be greater than 0.8 ms to ensure that a reset is registered.

A hardware reset differs from a power-on reset in that not all of

the registers are re-initialized to the default values. For example, limit registers are not all restored to the default values. This can be useful if the user needs to reset the part but does not want to completely reprogram the device. The Register Map shows which registers are reset. Locked registers are not restored to default values by a hardware reset.

Note that if two ADT7462 devices are used in one system, the RESET pins should not be connected together between devices. Doing so would cause one device to reset the other on a power-on reset.

Software Reset

The ADT7462 can be reset in software by setting Bit 7 of Configuration Register 0 (0x00). The code 0x6D must be written to Register 0x7B before setting the software reset bit. This register is cleared to the power-on default after the software reset.

Note that not all registers are restored to their default values on a reset. The same registers are reset by a hardware and software reset. The Register Map section shows a complete reference of registers that are reset.

CHASSIS INTRUSION INPUT

The chassis intrusion input is an active high input intended for detection and signaling of unauthorized tampering with the system. When this input goes high, the event is latched in Bit 7 of the digital status register (0xBE), and an interrupt is generated. The bit remains set until cleared by writing a 1 to CI reset, Bit 5 of Configuration Register 3 (0x03). The CI reset bit itself is cleared by writing a 0 to it.

The CI circuit is powered from the V_{BATT} voltage channel. Pin 26 must be configured to monitor V_{BATT} and a battery connected in order to monitor CI events. CI monitoring is disabled if the measured V_{BATT} value (0x93) is less than the lower voltage limit (0x75) of Pin 26.

The CI input detects chassis intrusion events even when the ADT7462 is powered off (provided battery voltage is applied to V_{BATT}) but does not immediately generate an interrupt. Once a chassis intrusion event is detected and latched, an interrupt is generated when the system is powered on.

The actual detection of chassis intrusion is performed by an external circuit that detects, for example, when the cover has been removed. A wide variety of techniques can be used for the detection. For example:

- A microswitch that opens or closes when the cover is removed
- A reed switch operated by a magnet affixed to the cover
- A hall-effect switch operated by a magnet affixed to the cover
- A phototransistor that detects light when the cover is removed.

POWER-UP SEQUENCE

The power-up sequence of the ADT7462 is as follows:

- The temperature of the thermal diode connected to Pin 17 and Pin 18 (only dedicated thermal diode channel) is monitored immediately on power-up of the ADT7462. Ideally, the hottest zone should be connected to this channel so protection is provided immediately on power-up.
- 2. V_{CCP1} is also monitored immediately on power-up. V_{CCP} is typically connected to a main power rail. The switching on of the V_{CCP} rail gates the fan's quiet start-up counter.
- 3. V_{BATT} is monitored immediately on power-up before the setup complete bit (Register 0x01, Bit 5) is set. The chassis intrusion circuit (CI) is powered from V_{BATT} . If the measured V_{BATT} reading is lower than the lower limit (default = 0x80), the CI circuit is turned off.
- 4. PWM1, PWM3, and PWM4 are not on dedicated pins. Because these pins are shared with inputs, they are allowed to float high on power-up. This means that if a fan is connected to these pins, it spins at full speed on power-up.
- 5. PWM2 is switched off by default (because this is a dedicated pin). If no SMBus communication takes place within 4.6 seconds of the V_{CCP} rail switching on, this PWM drive is driven to full speed. If SMBus communication does take place, this pin behaves as programmed.

6. No temperature or voltage (other than V_{CCP1} and Diode 2 and V_{BATT}) are monitored until the setup complete bit (Bit 5) is set in Configuration Register 1 (0x01). This allows the user to program the ADT7462 as required before monitoring of all channels is enabled, thereby not generating false ALERTs. The setup complete bit should not be set until the device is fully configured for the desired monitoring functions.

The following steps describe how to set up the ADT7462:

- 1. Power up the device.
- 2. Choose the best-suited easy configuration option for the application, changing pin functions as required.
- 3. Program all appropriate limits for monitored inputs. Program device parameters, fan control parameters, mask bits, and anything else required for the application.
- 4. Set the complete bit. Do not set the complete bit until the device is fully set up.

XOR TREE TEST

The ADT7462 includes an XOR tree test mode. This mode is useful for in-circuit test equipment at board-level testing. By applying stimulus to the pins included in the XOR test, it is possible to detect opens or shorts on the system board. Figure 85 shows the signals exercised in the XOR tree test. The XOR tree test is invoked by setting Bit 6 (XOR tree test) of Configuration Register 3 (0x03).

Note that the digital inputs must be selected on multifunctional pins for the XOR tree test mode. Pin 13 is the open drain output of the XOR tree test.



REGISTER MAP

Table 34. Register Map

Addr	Description	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default	SW Reset	Lockabl
0x00	Configuration 0	R/W	SW Reset	VID	#Byte	#Byte	#Byte	#Byte	#Byte	#Byte	0x20	Yes	Yes
0x01	Configuration 1	R/W	RDY	Lock	SC	DFS	ALERT	Res	Res	Mon	0x81	Yes	Yes
0x02	Configuration 2	R/W	#FP	#FP	FMS	VB2	VB1	PWM	Res	Fast	0x40	Yes	Yes
0x03	Configuration 3	R/W	Res	XOR	CI_R	Π	VID_T	SDA	SCL	GPIO	0x00	Yes	Yes
0x07	TACH Enable	R/W	T8E	T7E	T6E	T5E	T4E	T3E	T2E	T1E	0x00	Yes	Yes
0x08	TACH Configuration	R/W	Res	Res	Res	Res	DC 4/8	DC 3/7	DC 2/6	DC 1/5	0xE0	Yes	Yes
0x09	GPIO1_Bhvr	R/W	D4	P4	D3	P3	D2	P2	D1	P1	0x00	Yes	Yes
0x0A	GPIO2_Bhvr	R/W	D8	P8	D7	P7	D6	P6	D5	P5	0x00	Yes	Yes
0x0B	T _{MIN} _Cal1	R/W	Res	Res	P2R2	P2R2	P1R2	P1R1	R2	R1	0x00	Yes	Yes
0x0C	T _{MIN} _Cal2	R/W	Res	Ver	CYR2	CYR2	CYR2	CYR1	CYR1	CYR1	0x40	Yes	Yes
0x0D	THERM Configuration	R/W	TW2	TW2	TW2	TW1	TW1	TW1	B2	B1	0x00	Yes	Yes
0x0E	Conf_THERM1	R/W	Res	Res	Res	R3	R2	R1	Local	T1TE	0x00	Yes	Yes
0x0F	Conf_THERM2	R/W	Res	Res	Res	R3	R2	R1	Local	T2E	0x00	Yes	Yes
0x10	Pin Config 1	R/W	VID	D1	D3	Pin 1	Pin 2	Pin 3	Pin 4	Pin 7	0x7F	Yes	Yes
0x10	Pin Config 2	R/W	Pin 8	Pin 13	Pin 15	Pin 19	Pin 21	Pin 22	Pin 23	Pin 23	0x/T 0xCE	Yes	Yes
0x11	Pin Config 3	R/W	Pin 24	Pin 24	Pin 25	Pin 25	Pin 26	Pin 26	Pin 27	Res	0x42	Yes	Yes
0x12	Pin Config 4	R/W	Pin 28	Pin 28	Pin 29	Pin 29	Pin 31	Pin 32	Res	Res	0xFC	Yes	Yes
0x14	Easy Config	R/W	Res	Res	Res	Op5	Op4	Op3	Op2	Op1	0x01	Yes	Yes
0x14	EDO Enable	R/W	CS	CS	CS	CS	CS	SC	EDO2	EDO1	0x01	Yes	Yes
0x18	Attenuators 1 En	R/W	Pin 22	Pin 21	Pin 19	Pin 15	Pin 13	Pin 8	Pin 7	Pin 5	0xFF	Yes	Yes
0x10	Attenuators 2 En	R/W	Res	Res	Pin 29	Pin 28	Res	Pin 25	Pin 24	Pin 23	0x37	Yes	Yes
0x15	Enhance Acoustics 1	R/W	RR2	RR2	RR2	RR1	RR1	RR1	En2	En1	0x00	Yes	Yes
0x1B	Enhance Acoustics 2	R/W	RR4	RR4	RR4	RR3	RR3	RR3	En4	En3	0x00	Yes	Yes
0x1C	Fan Free Wheel Test	R/W	Fan 8	Fan 7	Fan 6	Fan 5	Fan 4	Fan 3	Fan 2	Fan 1	0x00	Yes	Yes
0x1C	Fans Present	R/W	F8P	F7P	F6P	F5P	F4P	F3P	F2P	F1P	0x00	Yes	Yes
0x1E	Fan Free Wheel Test En	R/W	Fan 8	Fan 7	Fan 6	Fan 5	Fan 4	Fan 3	Fan 2	Fan 1	0x00	Yes	Yes
0x21	PWM1 Config	R/W	Bhvr	Bhvr	Bhvr	Inv	Slow	Spin	Spin	Spin	0x11	Yes	Yes
0x22	PWM2 Config	R/W	Bhvr	Bhvr	Bhvr	Inv	Slow	Spin	Spin	Spin	0x31	Yes	Yes
0x23	PWM3 Config	R/W	Bhvr	Bhvr	Bhvr	Inv	Slow	Spin	Spin	Spin	0x51	Yes	Yes
0x24	PWM4 Config	R/W	Bhvr	Bhvr	Bhvr	Inv	Slow	Spin	Spin	Spin	0x71	Yes	Yes
0x25	PWM1, PWM2 Freq	R/W	F2	F2	F2	F1	F1	F1	Min 2	Min 1	0x90	Yes	Yes
0x26	PWM3, PWM4 Freq	R/W	F4	F4	F4	F3	F3	F3	Min 4	Min 3	0x90	Yes	Yes
0x28	PWM1 Min	R/W	7	6	5	4	3	2	1	0	0x80	Yes	Yes
0x29	PWM2 Min	R/W	7	6	5	4	3	2	1	0	0x80	Yes	Yes
0x23	PWM3 Min	R/W	7	6	5	4	3	2	1	0	0x80	Yes	Yes
0x2R	PWM4 Min	R/W	7	6	5	4	3	2	1	0	0x80	Yes	Yes
0x2C	PWM1 to PWM4 Max	R/W	7	6	5	4	3	2	1	0	0xC0	Yes	Yes
0x30	Thermal Mask 1	R/W	R3D	R2D	R1D	R3	R2	R1	Local	Res	0x00	Yes	No
0x31	Thermal Mask 2	R/W	VRD2	VRD1	T2S	T2A	T2%	T1S	T1A	T1%	0xC0	Yes	No
0x32	Voltage Mask 1	R/W	P23	+5V	P19	P15	+3.3V	+12V3	+12V2	+12V1	0x00	Yes	No
0x33	Voltage Mask 2	R/W	+1.5V1 (ICH)	+1.5V2 (3GIO)	P26	P25	P24	Res	Res	Res	0x00	Yes	No
0x34	Fan Mask	R/W	Fan 8	Fan 7	Fan 6	Fan 5	Fan 4	Fan 3	Fan 2	Fan 1	0x00	Yes	No
0x35	Digital Mask	R/W	CI	VID	SCSI2	SCSI1	FAN2MAX	Res	Res	Res	0x38	Yes	No
0x36	GPIO Mask	R/W	GPIO8	GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	0x00	Yes	No
0x37	EDO Mask 1	R/W	Volt	Temp	Fan	Res	GPIO4	GPIO3	GPIO2	GPIO1	0x00	Yes	No
0x38	EDO Mask 2	R/W	Volt	Temp	Fan	Res	GPIO4	GPIO3	GPIO2	GPIO1	0x00	Yes	No
0x3D	Device ID	R	7	6	5	4	3	2	1	0	0x62	No	N/A
0x3E	Company ID	R	7	6	5	4	3	2	1	0	0x02 0x41	No	N/A
0x3F	Revision Number	R	7	6	5	4	3	2	1	0	0x41 0x04	No	N/A

		1										SW	
Addr	Description	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default	Reset	Lockable
0x44	Local Low Temp Limit	R/W	7	6	5	4	3	2	1	0	0x40	No	No
0x45	Remote 1/Pin +15V Low	R/W	7	6	5	4	3	2	1	0	0x40	No	No
0x46	Remote 2 Low limit	R/W	7	6	5	4	3	2	1	0	0x40	No	No
0x47	Remote 3/ Pin 19 Low	R/W	7	6	5	4	3	2	1	0	0x40	No	No
0x48	Local High	R/W	7	6	5	4	3	2	1	0	0x95	No	No
0x49	Remote1/ Pin15 High	R/W	7	6	5	4	3	2	1	0	0x95	No	No
0x4A	Remote 2 High Limit	R/W	7	6	5	4	3	2	1	0	0x95	No	No
0x4B	Remote 3/ Pin 19 High	R/W	7	6	5	4	3	2	1	0	0x95	No	No
0x4C	Local THERM1/ +1.5V2 (3GIO) High	R/W	7	6	5	4	3	2	1	0	0xA4	No	Yes
0x4D	Remote 1 THERM1 Limit	R/W	7	6	5	4	3	2	1	0	0xA4	No	Yes
0x4E	Remote 2 THERM1 Limit	R/W	7	6	5	4	3	2	1	0	0xA4	No	Yes
0x4F	Remote 3 THERM1 Limit	R/W	7	6	5	4	3	2	1	0	0xA4	No	Yes
0x50	Local THERM2/ +1.5V1 (ICH) High	R/W	7	6	5	4	3	2	1	0	0xA4	No	Yes
0x51	Remote 1 THERM2 Limit	R/W	7	6	5	4	3	2	1	0	0xA4	No	Yes
0x52	Remote 2 THERM2 Limit	R/W	7	6	5	4	3	2	1	0	0xA4	No	Yes
0x53		R/W	7	6	5	4	3	2	1	0	0xA4		Yes
	Remote 3 THERM2 Limit			-	-					-		No	
0x54 0x55	Local/Remote1 Hyst Remote 2/ Remote 3 Hyst	R/W R/W	LH RH2	LH RH2	LH RH2	LH RH2	R1H RH3	R1H RH3	R1H RH3	R1H RH3	0x44 0x44	No No	Yes Yes
0x56	Local Offset	R/W	7	6	5	4	3	2	1	0	0x00	No	Yes
0x57	Remote 1 Offset	R/W	7	6	5	4	3	2	1	0	0x00	No	Yes
0x58	Remote 2 Offset	R/W	7	6	5	4	3	2	1	0	0x00	No	Yes
0x59	Remote 3 Offset	R/W	7	6	5	4	3	2	1	0	0x00	No	Yes
0x5A	Remote 1 Operating Point	R/W	7	6	5	4	3	2	1	0	0xA4	Yes	Yes
0x5B	Remote 2 Operating Point	R/W	7	6	5	4	3	2	1	0	0xA4	Yes	Yes
0x5C	Local T _{MIN}	R/W	7	6	5	4	3	2	1	0	0x9A	No	Yes
0x5D	Remote 1 T _{MIN}	R/W	7	6	5	4	3	2	1	0	0x9A	Yes	Yes
0x5E	Remote 2 T _{MIN}	R/W	7	6	5	4	3	2	1	0	0x9A	Yes	Yes
0x5F	Remote 3 T _{MIN}	R/W	7	6	5	4	3	2	1	0	0x9A	No	Yes
0x60	Local T _{RANGE} /Hys	R/W	Range	Range	Range	Range	Hys	Hys	Hys	Hys	0xC4	Yes	Yes
0x61	Remote 1 T _{RANGE} /Hys	R/W	Range	Range	Range	Range	Hys	Hys	Hys	Hys	0xC4	Yes	Yes
0x62	Remote 2 T _{RANGE} /Hys	R/W	Range	Range	Range	Range	Hys	Hys	Hys	Hys	0xC4	Yes	Yes
0x63	Remote 3 T _{RANGE} /Hys	R/W	Range	Range	Range	Range	Hys	Hys	Hys	Hys	0xC4	Yes	Yes
0x64	Operating Point Hyst	R/W	Hys	Hys	Hys	Hys	Res	Res	Res	Res	0x40	Yes	Yes
0x68	+3.3V High Limit	R/W	7	6	5	4	3	2	1	0	0xFF	No	No
0x69 0x6A	Pin 23 Voltage High Limit Pin 24 Voltage High Limit	R/W R/W	7 7	6 6	5 5	4	3	2	1	0	0xFF 0xFF	No No	No No
0x6A 0x6B	Pin 24 Voltage High Limit Pin 25 Voltage High Limit	R/W	7	6	5	4	3	2	1	0	0xFF 0xFF	No	No
0x6C	Pin 26 Voltage High Limit	R/W	7	6	5	4	3	2	1	0	0xFF	No	No
0x6D	+12V1 Low Limit	R/W	7	6	5	4	3	2	1	0	0x00	No	No
0x6E	+12V2 Low Limit	R/W	7	6	5	4	3	2	1	0	0x00	No	No
0x6F	+12V3 Low Limit	R/W	7	6	5	4	3	2	1	0	0x00	No	No
0x70	+3.3V Low Limit	R/W	7	6	5	4	3	2	1	0	0x00	No	No
0x71	+5V Low Limit	R/W	7	6	5	4	3	2	1	0	0x00	No	No
0x72	Pin 23 Voltage Low Limit	R/W	7	6	5	4	3	2	1	0	0x20	No	No

AddDescriptionNo.Br.2Br.4Br.4Br.2Br.4				1										
074072072070007070000NoNo075PD 25 VADE VADIMNV7654321000NoNo07611571 OD 10 vinitNV7654321000NoNo0771207 COLLOU VinitNV765432100.67NoYas0771507 COLLOU VinitNV765432100.67NoYas078TACH LinitNV765432100.67NoYas076TACH LinitNV765432100.67NoYas077TACH LinitNV765432100.67NoYas076TACH LinitNV765432100.67NoYas077TACH LinitNV765432100.67NoYas078TACH LinitNV765432100.67NoYas079TACH LinitNV765432100.07NoYas0707TACH Li	Addr	Description	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default	-	Lockable
0758Pho28 vialors (0.0000)NWP65432100.000No.No.No.076741597 (1500)NW765432100.000No.No.No.07877ACH2 lumkRW765432100.007No.Vers07877ACH2 lumkRW765432100.067No.Vers07877ACH3 lumkRW765432100.067No.Vers07877ACH3 lumkRW765432100.067No.Vers07877ACH3 lumkRW765432100.077No.Vers07977ACH3 lumkRW765432100.067No.Vers07077ACH3 lumkRW765432100.067No.Vers07077ACH3 lumkRW765432100.07No.No.No07177ACH3 lumkRW765432100.07No.No.No.No.No.No.No.No.No.No.No.No	0x73	Pin 24 Voltage Low Limit	R/W	7	6	5	4	3	2	1	0	0x00	No	No
0.606 I SWI IOPLIZENTIMI RW 7 6 5 4 3 2 1 0 0.001 No No 0.677 IAILI LintrVID RW 7 6 5 4 3 2 1 0 0.677 No Yes 0.678 IAILI LintrVID RW 7 6 5 4 3 2 1 0 0.677 No Yes 0.678 IACHA LINTR RW 7 6 5 4 3 2 1 0 0.677 No Yes 0.676 IACHA LINT RW 7 6 5 4 3 2 1 0 0.676 No Yes 0.677 IACHA/122 RW 7 6 5 4 3 2 1 0 0.676 No Yes 0.677 IACHALINT RW 7 6 5 4 3 2<	0x74	Pin 25 Voltage Low Limit	R/W	7	6	5	4	3	2	1	0	0x00	No	No
07791-1502 (300) (south)R/W76543210000NoNoNo0787TACH LimbrolloR/W765432100.67NoVersion0678TACH LimbrolloR/W765432100.67NoVersion0678TACH LimbrolloR/W765432100.67NoVersion0670TACH 5/4 12/1R/W765432100.67NoVersion0670TACH 6/4 12/2R/W765432100.67NoVersion1Hight InthinR/W765432100.67NoVersion1Hight InthinR/W765432100.67NoVersion1Hight InthinR/W765432100.67NoVersion1Hight InthinR/W765432100.67NoVersion1Hight InthinR/W765432100.60NoNoNo0.030Inthin InthinR/W765432100.60	0x75	Pin 26 Voltage Low Limit	R/W	7	6	5	4	3	2	1	0	0x80	No	No
0x78 TXCH1 LIMPUPD RW 7 6 5 4 3 2 1 0 0.FF No Yes 0x78 TXCH1 LIMP RW 7 6 5 4 3 2 1 0 0.FF No Yes 0x78 TXCH1 LIMP RW 7 6 5 4 3 2 1 0 0.FF No Yes 0x76 TXCH1 LIMP RW 7 6 5 4 3 2 1 0 0.FF No Yes 0x76 TXCH1/AP RW 7 6 5 4 3 2 1 0 0.FF No Yes 0x77 TXCH1/AP RW 7 6 5 4 3 2 1 0 0.FF No Yes 0x76 FXCH1/AP RW 7 6 5 4 3 2 1 <th< td=""><td>0x76</td><td>+1.5V1 (ICH) Low Limit</td><td>R/W</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>0x00</td><td>No</td><td>No</td></th<>	0x76	+1.5V1 (ICH) Low Limit	R/W	7	6	5	4	3	2	1	0	0x00	No	No
0707TXC12 LimitFW7654321100.6FFNoYes0707TACH4 LimitFW765432100.6FFNoYes0707TACH6 / LV1FW765432100.6FFNoYes1111FW765432100.6FFNoYes1111FACH6 / LV2FW765432100.6FFNoYes1111FACH6 / LV2FW765432100.6FFNoYes1111FACH6 / LV2FW765432100.6FFNoYes1111FACH6 / LV2FW765432100.6FFNoYes1111FACH6 / LV2FW765432100.6FFNoYes1111FACH6 / LV2FW765432100.6FFNoYes1111FACH6 / LV2FW765432100.6FFNoNoNo1111FACH6 / LV2FW765432100.00NoNo	0x77	+1.5V2 (3GIO) Low Limit	R/W	7	6	5	4	3	2	1	0	0x00	No	No
0.7A TXCH3 LIMI: PW 7 6 5 4 3 2 1 0 0.6FF No Yes 0.7B TACH4 LIMI: RW 7 6 5 4 3 2 1 0 0.6FF No Yes 0.7C TACH4 LIV2 RW 7 6 5 4 3 2 1 0 0.6FF No Yes 0.7C TACH4 LIV2 RW 7 6 5 4 3 2 1 0 0.6FF No Yes 0.7C TACH4 LIV3 RW 7 6 5 4 3 2 1 0 0.6FF No Yes 0.7C TACHA LIV3 RW 7 6 5 4 3 2 1 0 0.00 No No 0.80 TACHA LIV3 RW 7 6 5 4 3 2 1	0x78	TACH1 Limit/VID	R/W	7	6	5	4	3	2	1	0	0xFF	No	Yes
0x0 1XCH4 Limit PW 7 6 5 4 3 2 1 0 0xfF Yes Yes 0x07 TACH5/+12V1 R/W 7 6 5 4 3 2 1 0 0xfF No Yes 0x07 TACH5/+12V2 R/W 7 6 5 4 3 2 1 0 0xfF No Yes 0x07 TACH5/+12V2 R/W 7 6 5 4 3 2 1 0 0xfF No Yes HighLint R/W 7 6 5 4 3 2 1 0 0xfF No Yes THERM1 R/W 7 6 5 4 3 2 1 0 0x0 No No Okasi Local Temp R 7 6 5 4 3 2 1 0 0x0 <th< td=""><td>0x79</td><td>TACH2 Limit</td><td>R/W</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>0xFF</td><td>No</td><td>Yes</td></th<>	0x79	TACH2 Limit	R/W	7	6	5	4	3	2	1	0	0xFF	No	Yes
0xC 1xCHS(12)1 RW 7 6 5 4 3 2 1 0 0xff No Ves 0xD TACH6(112)2 RW 7 6 5 4 3 2 1 0 0xff No Ves 0xFE TACH7(412)2 RW 7 6 5 4 3 2 1 0 0xff No Ves 0xFE TACH7(45) RW 7 6 5 4 3 2 1 0 0xff No Yes 0xB THERM1 RW 7 6 5 4 3 2 1 0 0xfF No Yes 0xB THERM2 RW 7 6 5 4 3 2 1 0 0x00 No No 0xB ThERM2 RW 7 6 5 4 3 2 1 0	0x7A	TACH3 Limit	R/W	7	6	5	4	3	2	1	0	0xFF	No	Yes
Implement <td>0x7B</td> <td>TACH4 Limit</td> <td>R/W</td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> <td>0xFF</td> <td>Yes</td> <td>Yes</td>	0x7B	TACH4 Limit	R/W	7	6	5	4	3	2	1	0	0xFF	Yes	Yes
Implemint Implemint <t< td=""><td>0x7C</td><td></td><td>R/W</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>0xFF</td><td>No</td><td>Yes</td></t<>	0x7C		R/W	7	6	5	4	3	2	1	0	0xFF	No	Yes
High Limit Image Image <thimage< th=""> Image Image</thimage<>	0x7D		R/W	7	6	5	4	3	2	1	0	0xFF	No	Yes
High Limit No No No No No No No 0x80 THERMI R/W 7 6 5 4 3 2 1 0 0xFF No Yes 0x80 THERM2 R/W 7 6 5 4 3 2 1 0 0xFF No Yes 0x80 LocalTemp R 7 6 5 4 3 2 1 0 0x00 No No 0x88 LocalTemp R 7 6 5 4 3 2 1 0 0x00 No No 0x88 Remote1Temp,LS8 R 7 6 5 4 3 2 1 0 0x00 No No 0x88 Remote1Temp,LS8 R 7 6 5 4 3 2 1 0 0x00 No No 0x88	0x7E		R/W	7	6	5	4	3	2	1	0	0xFF	No	Yes
ImerLimitImerLimitNNNNNNN0:81THERM2 TIMER/W76543210NNN0:848Local Temp Jalue, ISBsR765432100.00NoNoNo0:88Local Temp, LSBsR765432100.00NoNoNo0:88Remote 1 Temp, LSBsR765432100.00NoNoNo0:808Remote 1 Temp, LSBsR765432100.00NoNo0:808Remote 2 remp, LSBsR765432100.00NoNo0:808Remote 3 remp, LSBsR765432100.00NoNoNo0:808Remote 3 remp, LSBsR765432100.00NoNoNo0:809Pin 3 VoltageR765432100.00NoNoNo0:809Pin 3 VoltageR765432100.00NoNoNo0:809Pin 3 VoltageR7654<	0x7F		R/W	7	6	5	4	3	2	1	0	0xFF	No	Yes
Dx81 THERM2 Immer Limit RW 7 6 5 4 3 2 1 0 DxFF No Yes 0x88 Local Temp Value, LSBs R 7 6 5 4 3 2 1 0 Dx00 No No 0x89 Local Temp Value, MSBs R 7 6 5 4 3 2 1 0 Dx00 No No 0x88 Remote 1 Temp, LSBs R 7 6 5 4 3 2 1 0 Dx00 No No 0x88 Remote 2 Temp, LSBs R 7 6 5 4 3 2 1 0 Dx00 No No 0x88 Remote 2 Temp, LSBs R 7 6 5 4 3 2 1 0 Dx00 No No 0x88 Remote 3 Temp, LSBs R 7 6 5 4	0x80		R/W	7	6	5	4	3	2	1	0	0xFF	No	Yes
Nalue LSB baseNalue LSBNalue	0x81	THERM2	R/W	7	6	5	4	3	2	1	0	0xFF	No	Yes
Value, MS8Value, MS8RR<	0x88		R	7	6	5	4	3	2	1	0	0x00	No	No
0x88 Remote 1 Temp, MSBs, Pin 15 Voltage R 7 6 5 4 3 2 1 0 0x00 No No 0x8C Remote 2 Temp, LSBs R 7 6 5 4 3 2 1 0 0x00 No No 0x8D Remote 2 Temp, LSBs R 7 6 5 4 3 2 1 0 0x00 No No 0x8E Remote 3 Temp, LSBs R 7 6 5 4 3 2 1 0 0x00 No No 0x8E Remote 3 Temp, MSBs, Pin 19 Voltage R 7 6 5 4 3 2 1 0 0x00 No No 0x9D Pin 23 Voltage R 7 6 5 4 3 2 1 0 0x00 No No 0x92 Pin 24 Voltage R 7 6 5	0x89		R	7	6	5	4	3	2	1	0	0x00	No	No
Pin 15 Voltage Pin 25	0x8A	Remote 1 Temp, LSBs	R	7	6	5	4	3	2	1	0	0x00	No	No
Ox8C Remote 2 Temp, L58s R 7 6 5 4 3 2 1 0 0x00 No No Ox8D Remote 2 Temp, L58s R 7 6 5 4 3 2 1 0 0x00 No No 0x8E Remote 3 Temp, L58s R 7 6 5 4 3 2 1 0 0x00 No No 0x8F Remote 3 Temp, M58s, Pin 19 Voltage R 7 6 5 4 3 2 1 0 0x00 No No 0x90 Pin 23 Voltage R 7 6 5 4 3 2 1 0 0x00 No No 0x93 Pin 24 Voltage R 7 6 5 4 3 2 1 0 0x00 No No 0x93 1 Fib 24 (oltage R 7 6 5 4	0x8B		R	7	6	5	4	3	2	1	0	0x00	No	No
Temp, MSBsImage: Mode MarkTemp, MSBsImage: MarkImage: MSBsImage: MSBsMarkMarkMarkMarkMark0x88Remote 3 Temp, MSBs, Pin 19 VoltageR765432100x00NoNo0x90Pin 23 VoltageR765432100x00NoNo0x91Pin 24 VoltageR765432100x00NoNo0x92Pin 25 VoltageR765432100x00NoNo0x93Pin 25 VoltageR765432100x00NoNo0x94+1.5YT (ICH) VoltageR765432100x00NoNo0x95+1.5YZ (3GIO) VoltageR765432100x00NoNo0x95+1.5YZ (3GIO) VoltageR765432100x00NoNo0x95+1.5YZ (3GIO) VoltageR765432100x00NoNo0x96+3.3Y VoltageR765432100x07NoNo0x97YOLAGUR76543 <td>0x8C</td> <td>Remote 2</td> <td>R</td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> <td>0x00</td> <td>No</td> <td>No</td>	0x8C	Remote 2	R	7	6	5	4	3	2	1	0	0x00	No	No
Temp, LSBsImage <td>0x8D</td> <td></td> <td>R</td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> <td>0x00</td> <td>No</td> <td>No</td>	0x8D		R	7	6	5	4	3	2	1	0	0x00	No	No
Pin 19 VoltagePin	0x8E		R	7	6	5	4	3	2	1	0	0x00	No	No
Ox91 Pin 24 Voltage R 7 6 5 4 3 2 1 0 0x00 No No 0x92 Pin 25 Voltage R 7 6 5 4 3 2 1 0 0x00 No No 0x93 Pin 26 Voltage R 7 6 5 4 3 2 1 0 0x00 No No 0x94 +1.5V1 (ICH) Voltage R 7 6 5 4 3 2 1 0 0x00 No No 0x95 +1.5V2 (3GIO) Voltage R 7 6 5 4 3 2 1 0 0x00 No No 0x96 +3.3V Voltage R 7 6 5 4 3 2 1 0 0x00 No No 0x97 VID Value R 7 6 5 4 3 2	0x8F	•	R	7	6	5	4	3	2	1	0	0x00	No	No
0x92 Pin 25 Voltage R 7 6 5 4 3 2 1 0 0x00 No No 0x93 Pin 26 Voltage R 7 6 5 4 3 2 1 0 0x00 No No 0x94 +1.5V1 (ICH) Voltage R 7 6 5 4 3 2 1 0 0x00 No No 0x95 +1.5V2 (3GIO) Voltage R 7 6 5 4 3 2 1 0 0x00 No No 0x96 +3.3V Voltage R 7 6 5 4 3 2 1 0 0x00 No No 0x97 VID Value R 7 6 5 4 3 2 1 0 0x7FF No No 0x98 TACH1 Value, MSBs R 7 6 5 4 3 2	0x90	Pin 23 Voltage	R	7	6	5	4	3	2	1	0	0x00	No	No
0x93 Pin 26 Voltage R 7 6 5 4 3 2 1 0 0x00 No No 0x94 +1.5V1 (ICH) Voltage R 7 6 5 4 3 2 1 0 0x00 No No 0x95 +1.5V2 (3GIO) Voltage R 7 6 5 4 3 2 1 0 0x00 No No 0x96 +3.3V Voltage R 7 6 5 4 3 2 1 0 0x00 No No 0x97 VID Value R 7 6 5 4 3 2 1 0 0x00 No No 0x98 TACH1 Value, LSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x98 TACH2 Value, LSBs R 7 6 5 4 3 2	0x91	5	R	7	6		4			1	0	0x00	No	No
Ox94 +1.5V1 (ICH) Voltage R 7 6 5 4 3 2 1 0 0x00 No No 0x95 +1.5V2 (3GIO) Voltage R 7 6 5 4 3 2 1 0 0x00 No No 0x96 +3.3V Voltage R 7 6 5 4 3 2 1 0 0x00 No No 0x97 VID Value R 7 6 5 4 3 2 1 0 0x00 No No 0x98 TACH1 Value, LSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x99 TACH1 Value, LSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x94 TACH2 Value, LSBs R 7 6 5 4 3 2 </td <td>0x92</td> <td>Pin 25 Voltage</td> <td>R</td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> <td>0x00</td> <td>No</td> <td>No</td>	0x92	Pin 25 Voltage	R	7	6	5	4	3	2	1	0	0x00	No	No
Ox95 +1.5V2 (3GIO) Voltage R 7 6 5 4 3 2 1 0 0x00 No No 0x96 +3.3V Voltage R 7 6 5 4 3 2 1 0 0x00 No No 0x97 VID Value R 7 6 5 4 3 2 1 0 0x00 No No 0x98 TACH1 Value,LSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x99 TACH1 Value,LSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x94 TACH2 Value,LSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x90 TACH2 Value,LSBs R 7 6 5 4 3 2	0x93	5	R	7	6	5	4	3	2	1	0	0x00	No	No
Ox96 +3.3V Voltage R 7 6 5 4 3 2 1 0 0x00 No No 0x97 VID Value R 7 6 5 4 3 2 1 0 0x00 No No 0x98 TACH1 Value,LSBs R 7 6 5 4 3 2 1 0 0x0FF No No 0x99 TACH1 Value,LSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x99 TACH2 Value,LSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x90 TACH2 Value,LSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x90 TACH3 Value,LSBs R 7 6 5 4 3 2	0x94		R	7	6	5	4	3	2	1	0	0x00	No	No
0x97 VID Value R 7 6 5 4 3 2 1 0 0x00 No No 0x98 TACH1 Value, LSBs R 7 6 5 4 3 2 1 0 0x00 No No 0x99 TACH1 Value, LSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x94 TACH2 Value, LSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x98 TACH2 Value, LSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x92 TACH3 Value, LSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x92 TACH3 Value, LSBs R 7 6 5 4 3 2	0x95	+1.5V2 (3GIO) Voltage	R	7	6	5	4	3	2	1	0	0x00	No	No
Dx98 TACH1 Value, LSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x99 TACH1 Value, MSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x9A TACH2 Value, LSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x9B TACH2 Value, LSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x9B TACH2 Value, MSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x9C TACH3 Value, MSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x9E TACH4 Value, MSBs R 7 6 5 4 3 <t< td=""><td>0x96</td><td>+3.3V Voltage</td><td>R</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>0x00</td><td>No</td><td>No</td></t<>	0x96	+3.3V Voltage	R	7	6	5	4	3	2	1	0	0x00	No	No
0x99 TACH1 Value, MSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x9A TACH2 Value, LSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x9B TACH2 Value, LSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x9B TACH2 Value, MSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x9C TACH3 Value, LSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x9D TACH3 Value, MSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x9E TACH4 Value, MSBs R 7 6 5 4 3 <t< td=""><td>0x97</td><td></td><td>R</td><td></td><td>6</td><td></td><td>4</td><td></td><td></td><td>1</td><td>0</td><td>0x00</td><td>No</td><td>No</td></t<>	0x97		R		6		4			1	0	0x00	No	No
Ox9A TACH2 Value, LSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x9B TACH2 Value, MSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x9C TACH2 Value, MSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x9C TACH3 Value, LSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x9D TACH3 Value, MSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x9D TACH4 Value, MSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x9F TACH4 Value, MSBs R 7 6 5 4 3 <t< td=""><td>0x98</td><td></td><td>R</td><td></td><td>6</td><td></td><td>4</td><td></td><td></td><td>1</td><td>0</td><td>0xFF</td><td>No</td><td>No</td></t<>	0x98		R		6		4			1	0	0xFF	No	No
Ox9B TACH2 Value, MSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x9C TACH3 Value, LSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x9D TACH3 Value, LSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x9D TACH3 Value, MSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x9E TACH4 Value, LSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x9F TACH4 Value, MSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x40 Unused R 7 6 5 4 3 2	0x99									1			No	
Ox9C TACH3 Value, LSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x9D TACH3 Value, MSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x9D TACH3 Value, MSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x9E TACH4 Value, LSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x9F TACH4 Value, MSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x40 Unused R 7 6 5 4 3 2 1 0 N/A No No 0xA1 Unused R 7 6 5 4 3 2 1<	0x9A						4			1	0	0xFF	No	No
Ox9D TACH3 Value, MSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x9E TACH4 Value, LSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x9F TACH4 Value, LSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x9F TACH4 Value, MSBs R 7 6 5 4 3 2 1 0 0xFF No No 0xA0 Unused R 7 6 5 4 3 2 1 0 N/A No No 0xA1 Unused R 7 6 5 4 3 2 1 0 N/A No No 0xA2 TACH5 Value, LSB R 7 6 5 4 3 2 1 <td>0x9B</td> <td>,</td> <td></td> <td></td> <td></td> <td></td> <td>4</td> <td></td> <td></td> <td>1</td> <td>0</td> <td></td> <td>No</td> <td>No</td>	0x9B	,					4			1	0		No	No
Ox9E TACH4 Value, LSBs R 7 6 5 4 3 2 1 0 0xFF No No 0x9F TACH4 Value, MSBs R 7 6 5 4 3 2 1 0 0xFF No No 0xA0 Unused R 7 6 5 4 3 2 1 0 0xFF No No 0xA0 Unused R 7 6 5 4 3 2 1 0 N/A No No 0xA1 Unused R 7 6 5 4 3 2 1 0 N/A No No 0xA2 TACH5 Value, LSB R 7 6 5 4 3 2 1 0 0xFF No No 0xA3 TACH5 Value, LSB R 7 6 5 4 3 2 1 <	0x9C						4			1	0	0xFF	No	No
Ox9F TACH4 Value, MSBs R 7 6 5 4 3 2 1 0 0xFF No No 0xA0 Unused R 7 6 5 4 3 2 1 0 0xFF No No 0xA0 Unused R 7 6 5 4 3 2 1 0 N/A No No 0xA1 Unused R 7 6 5 4 3 2 1 0 N/A No No 0xA2 TACH5 Value, LSB R 7 6 5 4 3 2 1 0 0xFF No No 0xA3 TACH5 Value, LSB R 7 6 5 4 3 2 1 0 0xFF No No 0xA3 TACH5 MSB/+12V1 Voltage R 7 6 5 4 3 2 1	0x9D	TACH3 Value, MSBs					4			1		0xFF	No	No
OxA0 Unused R 7 6 5 4 3 2 1 0 N/A No No 0xA1 Unused R 7 6 5 4 3 2 1 0 N/A No No 0xA1 Unused R 7 6 5 4 3 2 1 0 N/A No No 0xA2 TACH5 Value, LSB R 7 6 5 4 3 2 1 0 0xFF No No 0xA3 TACH5 Value, LSB R 7 6 5 4 3 2 1 0 0xFF No No 0xA3 TACH5 MSB/+12V1 Voltage R 7 6 5 4 3 2 1 0 0xFF No No							4			1	0		No	No
OxA1 Unused R 7 6 5 4 3 2 1 0 N/A No No 0xA2 TACH5 Value, LSB R 7 6 5 4 3 2 1 0 N/A No No 0xA2 TACH5 Value, LSB R 7 6 5 4 3 2 1 0 0xFF No No 0xA3 TACH5 MSB/+12V1 Voltage R 7 6 5 4 3 2 1 0 0xFF No No	0x9F									1			No	No
OxA2 TACH5 Value, LSB R 7 6 5 4 3 2 1 0 0xFF No No 0xA3 TACH5 MSB/+12V1 Voltage R 7 6 5 4 3 2 1 0 0xFF No No	0xA0						4						No	No
0xA3 TACH5 MSB/+12V1 Voltage R 7 6 5 4 3 2 1 0 0xFF No No	0xA1						4			1	-			· · · · · · · · · · · · · · · · · · ·
Voltage	0xA2		R		6		4			1	0	0xFF	No	No
0xA4 TACH6 Value, LSB R 7 6 5 4 3 2 1 0 0xFF No No		Voltage												No
	0xA4	TACH6 Value, LSB	R	7	6	5	4	3	2	1	0	0xFF	No	No

Addr	Description	R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default	SW Reset	Lockable
0xA5	TACH6 MSB/+12V2 Voltage	R	7	6	5	4	3	2	1	0	0xFF	No	No
0xA6	TACH7 Value, LSB	R	7	6	5	4	3	2	1	0	0xFF	No	No
0xA7	TACH7 MSB/+5V Voltage	R	7	6	5	4	3	2	1	0	0xFF	No	No
0xA8	TACH8 Value, LSB	R	7	6	5	4	3	2	1	0	0xFF	No	No
0xA9	TACH8 MSB/+12V3 Voltage	R	7	6	5	4	3	2	1	0	0xFF	No	No
0xAA	PWM1 Duty Cycle	R/W	7	6	5	4	3	2	1	0	0x00	No	No
0xAB	PWM2 Duty Cycle	R/W	7	6	5	4	3	2	1	0	0x00	No	No
0xAC	PWM3 Duty Cycle	R/W	7	6	5	4	3	2	1	0	0x00	No	No
0xAD	PWM4 Duty Cycle	R/W	7	6	5	4	3	2	1	0	0x00	No	No
0xAE	THERM1 % On-Time	R	7	6	5	4	3	2	1	0	0x00	No	No
0xAF	THERM2 % On-Time	R	7	6	5	4	3	2	1	0	0x00	No	No
0xB8	Thermal Status 1, Host	R	R3D	R2D	R1D	R3	R2	R1	Local	Res	0x00	Yes	No
0xB9	Thermal Status 2, Host	R	VR2	VR1	T2S	T2A	T2%	T1S	T1A	T1%	0x00	Yes	No
0xBA	Thermal Status 3, Host	R	R3T2	R2T2	R1T2	LT2	R3T1	R2T1	R1T1	LT1	0x00	Yes	No
0xBB	Voltage Status 1, Host	R	Pin 23	+5V	Pin 19	Pin 15	+3.3V	+12V3	+12V2	+12V1	0x00	Yes	No
0xBC	Voltage Status 2, Host	R	+1.5V1 (ICH)	+1.5V2 (3GIO)	Pin 26	Pin 25	Pin 24	Res	Res	Res	0x00	Yes	No
0xBD	Fan Status, Host	R	Fan 8	Fan 7	Fan 6	Fan 5	Fan 4	Fan 3	Fan 2	Fan 1	0x00	Yes	No
0xBE	Digital Status, Host	R	CI	VID	SCSI2	SCSI1	Fan 2 Max	Res	Res	Res	0x00	Yes	No
0xBF	GPIO Status, Host	R/W	GPIO8	GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	0x00	Yes	No
0xC0	Thermal Status 1, BMC	R	R3D	R2D	R1D	R3	R2	R1	Local	Res	0x00	Yes	No
0xC1	Thermal Status 2, BMC	R	VR2	VR1	T2S	T2A	T2%	T1S	T1A	T1%	0x00	Yes	No
0xC3	Voltage Status 1, BMC	R	Pin 23	5V	Pin 19	Pin 15	+3.3V	+12V3	+12V2	+12V1	0x00	Yes	No
0xC4	xC4 Voltage Status 2, BMC		+1.5V1 (ICH)	+1.5V2 (3GIO)	Pin 26	Pin 25	Pin 24	Res	Res	Res	0x00	Yes	No
0xC5	Fan Status, BMC	R	Fan 8	Fan 7	Fan 6	Fan 5	Fan 4	Fan 3	Fan 2	Fan 1	0x00	Yes	No
0xC6	Digital Status, BMC	R	CI	VID	SCSI2	SCSI1	Fan 2 Max	Res	Res	Res	0x0	Yes	No

Bit	Name	R/W	Description
[5:0]	#Bytes Block Read	R/W	These bits set the number of registers to be read in a Block Read. Default = 0x20.
6	VID Decoder	R/W	0 = VR10 Decoding Spec; 1 = VR11 Decoding Spec. Default = 0.
7	SW Reset	R/W	Setting this bit to 1 restores all unlocked registers to their default values. Self clearing. Write 0x6D to register 0x7B before setting this bit to get a software reset. Default = 0.

Table 35. Register 0x00 Configuration Register 0¹

¹ POR = 0x20, Lock = Y, SW Reset = Y.

Bit	Name	R/W	Description
0	Monitor	R/W	Setting this bit to 1 enables temperature and voltage measurements. When this bit is set to 0, temperature and voltage measurements are disabled. Default = 1.
1	Reserved	R/W	Reserved. Default = 0.
2	Reserved	R/W	Reserved. Default = 0.
3	ALERT Mode	R/W	This bit sets the ALERT mode in the ADT7462. 1 = comparator mode, 0 SMBALERT mode (default).
4	Fast Spin-Up Disable	R/W	Setting this bit to 1 disables the fast spin-up (for 2 TACH pulses) for the fan. Instead, the fans spin up for the programmed fan start-up timeout. Default = 0.
5	Setup Complete	R/W	Setting this bit to 1 tells the ADT7462 that setup is complete and that monitoring of all selected channels should begin. Default = 0.
6	Lock	Write Once	Logic 1 locks all limit values to their current settings. Once this bit is set, all lockable registers become read only and cannot be modified until the ADT7462 is powered down and powered up again. This prevents rogue programs, such as viruses, from modifying critical system limit settings. Lockable.
7	RDY	R	This bit is set to 1 to indicate that the ADT7462 is fully powered up and ready to start monitoring.

Table 36. Register 0x01 Configuration Register 1¹

¹ POR = 0x81, Lock = Y, SW Reset = Y.

Bit	Name	R/W	Description
0	Fast	R/W	In low frequency, PWM fan speed measurements are made once a second. Setting this bit to 1 increases the frequency of the fan speed measurements to 4 times a second. Default = 0.
1	Reserved	R/W	Reserved. Default = 0.
2	PWM Mode	R/W	This bit sets the PWM frequency mode. 0 = low frequency PWM; frequency programmable between 11 Hz and 88.2 Hz. Default = 35.3 Hz. 1 = high frequency mode, 22.5 kHz.
3	VRD1 Boost	R/W	Setting this bit to 0 causes the fans to go to full speed on assertion of VRD1. Default = 0. When this bit is set to 1, VRD1 assertions have no effect on the fan speed.
4	VRD2 Boost	R/W	Setting this bit to 0 causes the fans to go to full speed on assertion of VRD2. Default = 0. When this bit is set to 1, VRD2 assertions have no effect on the fan speed.
5	Fans Full Speed	R/W	Setting this bit to 1 drives the fans to full speed. Default = 0.
[7:6]	#TACH Pulses	R/W	In low frequency mode, the ADT7462 must pulse stretch to get an accurate fan speed measurement. The speed is always measured between the 2nd rising edge and one × TACH pulses later. This bit determines the last TACH pulse. Therefore, if the fan speed is to be measured between the second and fourth TACH pulse, 01 is written to these bits. x = 1 = 00 x = 2 = 01 (default) x = 3 = 10 x = 4 = 11

¹ POR = 0x40, Lock = Y, SW Reset = Y.

Bit	Name	R/W	Description
0	GPIO_En	R/W	Setting this bit to 1 enables the GPIOs. Default = 0.
1	SCL_Timeout	R/W	1 = SCL Timeout Enabled. 0 = SCL timeout disabled = default.
2	SDA_Timeout	R/W	1 = SDA Timeout Enabled. 0 = SDA timeout disabled = default.
3	VID_Threshold	R/W	This bit sets the digital threshold for the VID's digital inputs. 0 =default. 1 = low thresholds selected = 0.65 V.
4	THERM _Threshold	R/W	This bit sets the digital threshold for the THERM's digital inputs. 0 =default. 1 = low thresholds selected = $2/3 V_{CCP1}$ (Pin 23).
5	CI Reset	R/W	Setting this bit to 1 resets the chassis intrusion circuit. This bit clears itself. Default = 0.
6	XOR Tree	R/W	Setting this bit to 1 enables the XOR tree test. Default = 0.
7	V_Core_Low	R/W	Setting this bit to 1 enables V_core_low. Default = 0.

Table 38. Register 0x03 Configuration Register 3¹

¹ POR = 0x00, Lock = Y, SW Reset = Y.

Table 39. Register 0x07 TACH Enable Register¹

Bit	Name	R/W	Description
0	TACH1	R/W	Setting this bit to 1 enables the TACH1 measurement. Default = 0.
1	TACH2	R/W	Setting this bit to 1 enables the TACH2 measurement. Default = 0.
2	TACH3	R/W	Setting this bit to 1 enables the TACH3 measurement. Default = 0.
3	TACH4	R/W	Setting this bit to 1 enables the TACH4 measurement. Default = 0.
4	TACH5	R/W	Setting this bit to 1 enables the TACH5 measurement. Default = 0.
5	TACH6	R/W	Setting this bit to 1 enables the TACH6 measurement. Default = 0.
6	TACH7	R/W	Setting this bit to 1 enables the TACH7 measurement. Default = 0.
7	TACH8	R/W	Setting this bit to 1 enables the TACH8 measurement. Default = 0.

¹ POR = 0x00, Lock = Y, SW Reset = Y.

Table 40. Register 0x08 TACH Configuration Register¹

Bit	Name	R/W	Description
0	DC1/5	R/W	Setting this bit to 1 enables continuous measurements on TACH1 and TACH5 in low frequency PWM mode. Default = 0.
1	DC2/6	R/W	Setting this bit to 1 enables continuous measurements on TACH2 and TACH6 in low frequency PWM mode. Default = 0.
2	DC3/7	R/W	Setting this bit to 1 enables continuous measurements on TACH3 and TACH7 in low frequency PWM mode. Default = 0.
3	DC4/8	R/W	Setting this bit to 1 enables continuous measurements on TACH4 and TACH8 in low frequency PWM mode. Default = 0.
[4:7]	RES	R	Reserved for future use.

¹ POR = $0 \times E0$, Lock = Y, SW Reset = Y.

Table 41. Register 0x09 GPIO Configuration Register 1¹

Bit	Name	R/W	Description	
0	GPIO1_P	R/W	This bit sets the polarity of GPIO1. 0 = default = active low. 1= active high.	
1	GPIO1_D	R/W	This bit sets the direction of GPIO1. 0 = default = input. 1= output.	
2	GPIO2_P	R/W	is bit sets the polarity of GPIO2. 0 = default = active low. 1= active high.	
3	GPIO2_D	R/W	This bit sets the direction of GPIO2. 0 = default = input. 1= output.	
4	GPIO3_P	R/W	This bit sets the polarity of GPIO3. 0 = default = active low. 1= active high.	
5	GPIO3_D	R/W	This bit sets the direction of GPIO3. 0 = default = input. 1= output.	
6	GPIO4_P	R/W	This bit sets the polarity of GPIO4. 0 = default = active low. 1= active high.	
7	GPIO4_D	R/W	This bit sets the direction of GPIO4. 0 = default = input. 1= output.	

¹ POR = 0x00, Lock = Y, SW Reset = Y.

Bit	Name	R/W	Description
0	GPIO5_P	R/W	This bit sets the polarity of GPIO5. $0 = $ default = active low. $1 = $ active high.
1	GPIO5_D	R/W	This bits sets the direction of GPIO5. 0 = default = input. 1= output.
2	GPIO6_P	R/W	This bit sets the polarity of GPIO6. $0 = $ default = active low. $1 = $ active high.
3	GPIO6_D	R/W	This bits sets the direction of GPIO6. 0 = default = input. 1= output.
4	GPIO7_P	R/W	This bit sets the polarity of GPIO7. 0 = default = active low. 1= active high.
5	GPIO7_D	R/W	This bits sets the direction of GPIO7. 0 = default = input. 1= output.
6	GPIO8_P	R/W	This bit sets the polarity of GPIO8. $0 = $ default = active low. $1 = $ active high.
7	GPIO8_D	R/W	This bits sets the direction of GPIO8. 0 = default = input. 1= output.

Table 42. Register 0x0A GPIO Configuration Register 2¹

¹ POR = 0x00, Lock = Y, SW Reset = Y.

Table 43. Register 0x0B Dynamic $T_{\rm MIN}$ Control Register 1 1

Bit	Name	R/W	Description	
0	Remote 1 En	R/W	Setting this bit to 1 enables dynamic T_{MIN} control for the Remote 1 channel. Default = 0.	
1	Remote 2 En	R/W	Setting this bit to 1 enables dynamic T_{MIN} control for the Remote 2 channel. Default = 0.	
2	PH1_TR1	R/W	PH1_TR1 = 1 copies the Remote 1 current temperature to the Remote 1 operating point register if THERM1 gets asserted externally. This happens only if the current temperature is less than the value in the operating point register. The operating point contains the temperature at which THERM1 is asserted. PH1_TR1 = 0 (default) ignores any THERM1 assertions on the THERM1 pin. The Remote 1 operating point register reflects its programmed value.	
3	PH1_TR2	R/W	PH1_RT2 = 1 copies the Remote 2 current temperature to the Remote 2 operating point register if THERM1 gets asserted externally. This happens only if the current temperature is less than the value in the operating point register. The operating point contains the temperature at which THERM1 is asserted. PH1_TR1 = 0 (default) ignores any THERM1 assertions on the THERM1 pin. The Remote 2 Operating Point Register reflects its programmed value.	
4	PH2_TR1	R/W	$\frac{PH2_TR1}{THERM2} = 1 \text{ copies the Remote 1 current temperature to the Remote 1 operating point register if} \\ \overline{THERM2} gets asserted externally. This happens only if the current temperature is less than the value in the operating point register. The operating point contains the temperature at which THERM2 is asserted. PH2_TR1 = 0 (default) ignores any THERM2 assertions on the THERM2 pin. The Remote 1 operating point register reflects its programmed value.$	
5	PH2_RT2	R/W	$\frac{PH2_RT2}{THERM2} = 1 \text{ copies the Remote 2 current temperature to the Remote 2 operating point register if} \\ \frac{PH2_RT2}{THERM2} \text{ gets asserted externally. This happens only if the current temperature is less than the value in} \\ \text{the operating point register. The operating point contains the temperature at which THERM2 is asserted.} \\ PH2_RT2 = 0 \text{ (default) ignores any THERM2 assertions on the THERM2 pin. The Remote 2 operating point register reflects its programmed value.} \\ \end{tabular}$	
[7:6]	Reserved	R/W	Reserved for future use.	

¹ POR = 0x00, Lock = Y, SW Reset = Y.

Bit	Name	R/W	Description				
[2:0]	CYR1	R/W	Three-bit Remote 1 cycle value. These three bits define the delay time between making subsequent T adjustments in the control loop for the Remote 1 temperature channel, in terms of number of monito cycles. The system has associated thermal time constants that need to be found to optimize the response of fans and the control loop.				
		Bits	Decrease cycle	Increase cycle			
		000	8 cycles (1 sec)	16 cycles (2 sec)			
		001	16 cycles (2 sec)	32 cycles (4 sec)			
		010	32 cycles (4 sec)	64 cycles (8 sec)			
		011	64 cycles (8 sec)	128 cycles (16 sec)			
		100	128 cycles (16 sec)	256 cycles (32 sec)			
		101	256 cycles (32 sec)	512 cycles (64 sec)			
		110	512 cycles (64 sec)	1024 cycles (128 sec)			
		111	1024 cycles (128 sec)	2048 cycles (256 sec)			
[5:3]	CYR2	R/W	Three-bit Remote 2 cycle value. These three bits define the delay time between making subsequent T_{MIN} adjustments in the control loop for the Remote 2 temperature channel, in terms of number of monitoring cycles. The system has associated thermal time constants that need to be found to optimize the response of fans and the control loop.				
		Bits	Decrease cycle	Increase Cycle			
		000	8 cycles (1 sec)	16 cycles (2 sec)			
		001	16 cycles (2 sec)	32 cycles (4 sec)			
		010	32 cycles (4 sec)	64 cycles (8 sec)			
		011	64 cycles (8 sec)	128 cycles (32 sec)			
		100	128 cycles (16 sec)	256 cycles (32 sec)			
		101	256 cycles (32 sec)	1024 cycles (128 sec)			
		110	512 cycles (64 sec)	1024 cycles (128 sec)			
		111	1024 cycles (128 sec)	2048 cycles (256 sec)			
6	Control Loop Select	R/W	This bit allows the user to select between two control loops. 0 makes the control loop backwards-compatible with ADT7463 and ADT7468. 1 = ADT7462 control loop (default).				
7	Reserved	R	Reserved for future use.				

Table 44. Register 0x0C Dynamic T_{MIN} Control Register 2¹

¹ POR = 0x40, Lock = Y, SW Reset = Y.

Bit	Name	R/W	Description
0	Boost 1	R/W	Setting this bit to 0 causes the fans to go to full speed on assertion of THERM1 as an output. Setting this bit to 1 means that the fan speed is not affected when the THERM1 temperature limit is exceeded. Default = 0.
1	Boost 2	R/W	Setting this bit to 0 causes the fans to go to full speed on assertion of THERM2 as an output. Setting this bit to 1 means that the fan speed is not affected when the THERM2 temperature limit is exceeded. Default = 0.
[4:2]	THERM1 Timer Window	R/W	These bits set the timer window for measuring THERM1 assertions.
			000 = 0.25 sec
			001 = 0.5 sec
			010 = 1 sec
			011 = 2 sec
			100 = 4 sec
			101 = 8 sec
			110 = 8 sec
			111 = 8 sec
[7:5]	THERM2 Timer Window	R/W	These bits set the timer window for measuring THERM2 assertions.
			000 = 0.25 sec
			001 = 0.5 sec
			010 = 1 sec
			011 = 2 sec
			100 = 4 sec
			101 = 8 sec
			110 = 8 sec
			111 = 8 sec

Table 15 Register OvOD	THERM Configuration Register ¹
Table 45. Register 0A0D	THERE Comparation Register

¹ POR = 0x00, Lock = Y, SW Reset = Y.

Table 46. Register 0x0E THERM1 Configuration Register¹

Bit	Name	R/W	Description
0	Enable THERM1 Timer	R/W	Enables the $\overline{\text{THERM1}}$ timer circuit. Default = 0.
1	THERM1_Local	R/W	Setting the bit to 1 means that the $\overline{\text{THERM1}}$ pin is asserted low as an output whenever the local temperature exceeds the Local $\overline{\text{THERM1}}$ temperature limit. Default = 0.
2	THERM1_Remote 1	R/W	Setting the bit to 1 means that the $\overline{\text{THERM1}}$ pin is asserted low as an output whenever the Remote 1 temperature exceeds the Remote 1 $\overline{\text{THERM1}}$ temperature Limit. Default = 0.
3	THERM1_Remote 2	R/W	Setting the bit to 1 means that the THERM1 pin is asserted low as an output whenever the Remote 2 temperature exceeds the Remote 2 THERM1 temperature Limit. Default = 0.
4	THERM1_Remote 3	R/W	Setting the bit to 1 means that the THERM1 pin is <u>asserted</u> low as an output whenever the Remote 3 temperature exceeds the Remote 3 THERM1 temperature limit. Default = 0.
[7:5]	Reserved	R	Reserved for future use.

¹ POR = 0x00, Lock = Y, SW Reset = Y.

Bit	Name	R/W	Description
0	Enable THERM2 Timer	R/W	Enables the $\overline{\text{THERM2}}$ timer circuit. Default = 0
1	THERM2_Local	R/W	Setting the bit to 1 means that the $\overline{\text{THERM2}}$ pin is asserted low as an output whenever the local temperature exceeds the local $\overline{\text{THERM2}}$ temperature limit. Default = 0.
2	THERM2_Remote 1	R/W	Setting the bit to 1 means that the $\overline{\text{THERM2}}$ pin is asserted low as an output whenever the Remote 1 temperature exceeds the Remote 1 $\overline{\text{THERM2}}$ temperature limit. Default = 0.
3	THERM2_Remote 2	R/W	Setting the bit to 1 means that the $\overline{\text{THERM2}}$ pin is asserted low as an output whenever the Remote 2 temperature exceeds the Remote 2 $\overline{\text{THERM2}}$ temperature limit. Default = 0.
4	THERM2_Remote 3	R/W	Setting the bit to 1 means that the $\overline{\text{THERM2}}$ pin is asserted low as an output whenever the Remote 3 temperature exceeds the Remote 3 $\overline{\text{THERM2}}$ temperature limit. Default = 0.
[7:5]	Reserved	R	Reserved for future use.

Table 47. Register 0x0F THERM2 Configuration Register¹

¹ POR = 0x00, Lock = Y, SW Reset = Y.

Table 48. Register 0x10 Pin Configuration Register 1¹

Bit	Name	R/W	Description
0	Pin 7	R/W	0 = +12V1, 1 = TACH5 input. Default =1.
1	Pin 4	R/W	0 = GPIO4; 1= TACH4 input (that is if the VIDs are not selected). Default = 1.
2	Pin 3	R/W	0 = GPIO3; 1= TACH3 input (that is if the VIDs are not selected). Default = 1.
3	Pin 2	R/W	0 = GPIO2; 1= TACH2 input (that is if the VIDs are not selected). Default = 1.
4	Pin 1	R/W	0 = GPIO1; 1= TACH1 input (that is if the VIDs are not selected). Default = 1.
5	Diode 3	R/W	1 enables the D3+ and D3– inputs on Pin 19 and Pin 20. 0 enables the voltage measurement input and SCSI_Term input. Default = 1.
6	Diode 1	R/W	1 enables the D1+ and D1– inputs on Pin 15 and Pin 16. 0 enables the voltage measurement input and SCSI_Term input. Default = 1.
7	VIDs	R/W	Setting this bit to 1 enables the VIDs on Pin 1 to Pin 4, Pin 28, Pin 31, and Pin 32. Default = 0.

¹ POR = 0x7F, Lock = Y, SW Reset = Y.

Table 49. Register 0x11 Pin Configuration Register 2¹

Bit	Name	R/W	Description
[1:0]	Pin 23	R/W	$00 = V_{CCP1}$ selected.
			01 = +2.5V.
			10 = +1.8V (default).
			11 = +1.5V.
2	Pin 22	R/W	0 = +12V3; 1 = TACH8. Default = 1.
3	Pin 21	R/W	0 = +5V; 1 = TACH7. Default = 1.
4	Pin 19	R/W	0 = 1.25V; $1 = +0.9V$ (that is, if RT3 is not selected). Default = 0.
5	Pin 15	R/W	0 = +2.5V, $1 = +1.8V$ (that is, if RT1 is not selected). Default = 0.
6	Pin 13	R/W	0 = +3.3V; 1 = PWM4. Default = 1.
7	Pin 8	R/W	0 = +12V2; 1 = TACH6. Default = 1.

¹ POR = 0xCE, Lock = Y, SW Reset = Y.
Bit	Name	R/W	Description
0	Res	R	Reserved for future use
1	Pin 27	R/W	0 = FAN2MAX; 1 = chassis intrusion (default)
[3:2]	Pin 26	R/W	$00 = V_{BATT}$ selected (default)
			$01 = +1.2V2 (FSB_V_{TT})$
			10 = VR_Hot 2
			11 = VR_Hot 2
[5:4]	Pin 25	R/W	00 = +3.3V selected (default)
			01 = +1.2V1 (G _{BIT})
			10 = VR_Hot 1
			11 = VR_Hot 1
[7:6]	Pin 24	R/W	00 = V _{CCP2} selected
			01 = +2.5V (default)
			10 = +1.8V
			11 = +1.5V

Table 50. Register 0x12 Pin Configuration Register 3¹

¹ POR = 0x42, Lock = Y, SW Reset = Y.

Table 51. Register 0x13 Pin Configuration Register 4¹

Bit	Name	R/W	Description
[1:0]	RES	R	Reserved.
2	Pin 32	R/W	0 = GPIO6; 1 = PWM2 (Pin 32 is VID 5 if VIDs are selected). Default = 1.
3	Pin 31	R/W	0 = GPIO5; 1 = PWM1 (Pin 31 is VID4 if VIDs are selected). Default = 1.
[5:4]	Pin 29 (Pin 28, +1.5V Monitoring ²)	R/W	
			00 = GPIO8.
			01 = +1.5V (measured on Pin 28).
			$10 = \overline{\text{THERM2}}$.
			$11 = \overline{\text{THERM2}}$ (default).
			(Pin 29 is VID6 if VIDs are selected.)
[7:6]	Pin 28	R/W	
	(Pin 29, +1.5V monitoring ²)		
			00 = GPIO7.
			01 = +1.5V (measured on Pin 29).
			$10 = \overline{\text{THERM1}}$.
			$11 = \overline{\text{THERM1}}$ (default).

¹ POR = 0xFC, Lock = Y, SW Reset = Y.

²+1.5V can be monitored on Pin 28 and Pin 29 only when both are configured as +1.5V inputs. This means that +1.5V is measured on both pins or on neither. +1.5V monitoring cannot be combined with another function on the other pin. For example, if Pin 29 is configured as +1.5V, then THERM1 cannot be selected on Pin 28, because they share the same selection bits.

Bit	Name	R/W	Description			
0	Easy Option 1 Select	R/W	Setting this bit to 1 enables Easy Option 1.			
1	Easy Option 2 Select	R/W	Setting this bit to 1 enables Easy Option 2.			
2	Easy Option 3 Select	R/W	Setting this bit to 1 enables Easy Option 3.			
3	Easy Option 4 Select	R/W	Setting this bit to 1 enables Easy Option 4.			
4	Easy Option 5 Select	R/W	Setting this bit to 1 enables Easy Option 5.			
[7:5]	Reserved	R	Reserved for future use.			

¹ POR = 0x01, Lock = Y, SW Reset = Y.

Bit	Name	R/W	Description	
0	EDO_En1	R/W	Enable EDO on GPIO5. Default = 0.	
1	EDO_En2	R/W	Enable EDO on GPIO6. Default = 0.	
2	Single-Channel Mode Select	R/W	Setting this bit to 1 places the ADT7462 in single-channel mode. This means that it converts on one channel only. The channel it converts on is set using the channel select bits in this register. Default = 0.	
[7:3]	Channel Select	R/W	These bits are used to set the single channel that the ADT7462 measures in single-channel mode. 0000 0 = Pin 26 (default) 0000 1 = Remote 1 temperature 0001 0 = Remote 2 temperature 0010 1 = Remote 3 temperature 00100 = local temperature 00101 = +12V1 0011 0 = +12V2 0011 1 = +12V3 0100 0 = +3.3V 0100 1 = Pin 15 voltage 0101 1 = Pin 15 voltage 0101 1 = +5V 0110 0 = Pin 23 voltage 0110 1 = Pin 25 voltage 0111 0 = Pin 25 voltage 0111 0 = Pin 25 voltage 0111 0 = Pin 25 voltage 1000 0 = +1.5V2 (ICH) voltage	
			1000 1 = +1.5V1 (3GlO) voltage	

Table 53. Register 0x16 EDO/Single-Channel Enable¹

¹ POR = 0x00, Lock = Y, SW Reset = Y.

Table 54. Register 0x18 Voltage Attenuator Configuration 1¹

Bit	Name	R/W	Description	
0	Res	R	Reserved for future use.	
1	Attenuator Pin 7	R/W	tting this bit to 0 removes the attenuators for Pin 7. Default = 1 = attenuators enabled.	
2	Attenuator Pin 8	R/W	ing this bit to 0 removes the attenuators for Pin 8. Default = 1 = attenuators enabled.	
3	Attenuator Pin 13	R/W	etting this bit to 0 removes the attenuators for Pin13. Default = 1 = attenuators enabled.	
4	Attenuator Pin 15	R/W	tting this bit to 0 removes the attenuators for Pin 15. Default = 1 = attenuators enabled.	
5	Attenuator Pin 19	R/W	Setting this bit to 0 removes the attenuators for Pin 19. Default = 1 = attenuators enabled.	
6	Attenuator Pin 21	R/W	etting this bit to 0 removes the attenuators for Pin 21. Default = 1 = attenuators enabled.	
7	Attenuator Pin 22	R/W	Setting this bit to 0 removes the attenuators for Pin 22. Default = 1 = attenuators enabled.	

¹ POR = 0xFF, Lock = Y, SW Reset = Y.

Table 55. Register 0x19	Voltage Attenuator	Configuration 2 ¹

Bit	Name	R/W	Description	
0	Attenuator Pin 23	R/W	Setting this bit to 0 removes the attenuators for Pin 23. Default = 1 = attenuators enabled.	
1	Attenuator Pin 24	R/W	ting this bit to 0 removes the attenuators for Pin 24. Default = 1 = attenuators enabled.	
2	Attenuator Pin 25	R/W	tting this bit to 0 removes the attenuators for Pin 25. Default = 1 = attenuators enabled.	
3	Unused	R/W	efault = 0.	
4	Attenuator Pin 28	R/W	tting this bit to 0 removes the attenuators for Pin 28. Default = 1 = attenuators enabled.	
5	Attenuator Pin 29	R/W	etting this bit to 0 removes the attenuators for Pin 29. Default = 1 = attenuators enabled.	
[7:6]	Reserved	R/W	Reserved for future use. Default = 00.	

¹ POR = 0x37, Lock = Y, SW Reset = Y.

Bit	Name	R/W	Description	
0	EA1_En	R/W	Setting this bit to 1 enables the enh	ance acoustics mode for PWM1; 0 disables it. Default = 0.
1	EA2_En	R/W	Setting this bit to 1 enables the enh	ance acoustics mode for PWM2; 0 disables it. Default = 0.
[4:2]	Ramp Rate 1	R/W	These bits set the ramp rate for the	enhance acoustics mode for PWM1. Default = 000.
			Time Slot Increase	Time for 33% to 100%
			000 = 1	35 sec
			001 = 2	17.6 sec
			010 = 3	11.8 sec
			011 = 5	7 sec
			100 = 8	4.4 sec
			101 = 12	3 sec
			110 = 24	1.6 sec
_			111 = 48	0.8 sec
[7:5]	Ramp Rate 2 R/V		These bits set the ramp rate for the	enhance acoustics mode for PWM2. Default = 000.
			Time Slot Increase	Time for 33% to 100%
			000 = 1	35 sec
			001 = 2	17.6 sec
			010 = 3	11.8 sec
			011 = 5	7 sec
			100 = 8	4.4 sec
			101 = 12	3 sec
			110 = 24	1.6 sec
			111 = 48	0.8 sec

Table 56. Register 0x1A Enhance Acoustics Register 1¹

¹ POR = 0x00, Lock = Y, SW Reset = Y.

Table 57. Register 0x1B Enhance Acoustics Register 2¹

Bit	Name	R/W	Description		
0	EA3_En	R/W	Setting this bit to 1 enables the enha	nce acoustics mode for PWM3; 0 disables it. Default = 0.	
1	EA4_En	R/W	Setting this bit to 1 enables the enhance acoustics mode for PWM4; 0 disables it. Default = 0.		
[4:2]	[4:2] Ramp Rate 3		These bits set the ramp rate for the enhance acoustics mode for PWM3. Default = 000.		
			Time Slot Increase	Time for 33% to 100%	
			000 = 1	35 sec	
			001 = 2	17.6 sec	
			010 = 3	11.8 sec	
			011 = 5	7 sec	
			100 = 8	4.4 sec	
			101 = 12	3 sec	
			110 = 24	1.6 sec	
			111 = 48	0.8 sec	
[7:5]	Ramp Rate 4	R/W	These bits set the ramp rate for the enhance acoustics mode for PWM4. Default = 000.		
			Time Slot Increase	Time for 33% to 100%	
			000 = 1	35 sec	
			001 = 2	17.6 sec	
			010 = 3	11.8 sec	
			011 = 5	7 sec	
			100 = 8	4.4 sec	
			101 = 12	3 sec	
			110 = 24	1.6 sec	
			111 = 48	0.8 sec	

¹ POR = 0x00, Lock = Y, SW Reset = Y.

Bit	Name	R/W	Description
0	Test Fan 1	R/W	Fan freewheeling test bit for Fan 1. This bit self clears once the test is complete.
1	Test Fan 2	R/W	Fan freewheeling test bit for Fan 2. This bit self clears once the test is complete.
2	Test Fan 3	R/W	Fan freewheeling test bit for Fan 3. This bit self clears once the test is complete.
3	Test Fan 4	R/W	Fan freewheeling test bit for Fan 4. This bit self clears once the test is complete.
4	Test Fan 5	R/W	Fan freewheeling test bit for Fan 5. This bit self clears once the test is complete.
5	Test Fan 6	R/W	Fan freewheeling test bit for Fan 6. This bit self clears once the test is complete.
6	Test Fan 7	R/W	Fan freewheeling test bit for Fan 7. This bit self clears once the test is complete.
7	Test Fan 8	R/W	Fan freewheeling test bit for Fan 8. This bit self clears once the test is complete.

Table 58. Register 0x1C Fan Freewheeling Test¹

¹ POR = 0x00, Lock = Y, SW Reset = Y.

Table 59. Register 0x1D Fans Present¹

Bit	Name	R/W	Description
0	Fan 1 Present	R/W	Set this bit to 1 when Fan 1 is present.
1	Fan 2 Present	R/W	Set this bit to 1 when Fan 2 is present.
2	Fan 3 Present	R/W	Set this bit to 1 when Fan 3 is present.
3	Fan 4 Present	R/W	Set this bit to 1 when Fan 4 is present.
4	Fan 5 Present	R/W	Set this bit to 1 when Fan 5 is present.
5	Fan 6 Present	R/W	Set this bit to 1 when Fan 6 is present.
6	Fan 7 Present	R/W	Set this bit to 1 when Fan 7 is present.
7	Fan 8 Present	R/W	Set this bit to 1 when Fan 8 is present.

¹ POR = 0x00, Lock = Y, SW Reset = Y.

Table 60. Register 0x1E Fan Freewheeling Test Enable¹

Bit	Name	R/W	Description	
0	Test Fan 1	R/W	Setting this bit to 1 enables the fan freewheeling test for Fan 1.	
1	Test Fan 2	R/W	Setting this bit to 1 enables the fan freewheeling test for Fan 2.	
2	Test Fan 3	R/W	Setting this bit to 1 enables the fan freewheeling test for Fan 3.	
3	Test Fan 4	R/W	Setting this bit to 1 enables the fan freewheeling test for Fan 4.	
4	Test Fan 5	R/W	Setting this bit to 1 enables the fan freewheeling test for Fan 5.	
5	Test Fan 6	R/W	Setting this bit to 1 enables the fan freewheeling test for Fan 6.	
6	Test Fan 7	R/W	Setting this bit to 1 enables the fan freewheeling test for Fan 7.	
7	Test Fan 8	R/W	Setting this bit to 1 enables the fan freewheeling test for Fan 8.	

¹ POR = 0x00, Lock = Y, SW Reset = Y.

Register Address	R/W	Description	Power On Default	
0x21	R/W	PWM1 Configuration Register	0x11	
0x22	R/W	PWM2 Configuration Register	0x31	
0x23	R/W	PWM3 Configuration Register	0x51	
0x24	R/W	PWM4 Configuration Register	0x71	
Bit	Name	2	R/W	Description
[2:0]	Spin-	Jp Timeout	R/W	These bits set the duration of the fan start-up timeout and the timeout for the fan freewheeling test.
				000 = no start-up timeout
				001 = 100 ms
				010 = 250 ms
				011 = 400 ms
				100 = 667 ms
				101 = 1 sec
				110 = 2 sec
				111 = 32 sec
3	SLOW		R/W	Setting this bit to 1 makes the ramp rate of the enhance acoustics mode 4 times longer.
4	INV		R/W	Setting this bit to 0, the PWM outputs are active high
				Setting this bit to 1, the PWM outputs are active low.
[7:5]	BHVR		R/W	These bits determine which temperature channel controls the fans in the automatic fan speed control loop.
				000 = local temperature
				001 = Remote 1 temperature
				010 = Remote 2 temperature
				011 = Remote 3 temperature
				100 = off
				101 = maximum fan speed calculated by the local and Remote 3 temperature channels.
				110 = maximum fan speed calculated by all 4 channels.
				111 = manual mode.

Table 61. PWM Configuration Registers¹

¹ Lock = Y, SW Reset = Y.

Bit	Name	R/W	Description
0	Min 1	R/W	When the ADT7462 is in automatic fan control mode, this bit defines whether PWM1 is off (0% duty cycle) or at minimum PWM1 duty cycle when the controlling temperature is below its T_{MIN} – hysteresis value. 0 = 0% duty cycle below T_{MIN} – hysteresis (default); 1 = minimum PWM1 duty cycle below T_{MIN} – hysteresis.
1	Min 2	R/W	When the ADT7462 is in automatic fan control mode, this bit defines whether PWM2 is off (0% duty cycle) or at minimum PWM2 duty cycle when the controlling temperature is below its T_{MIN} – hysteresis value. 0 = 0% duty cycle below T_{MIN} – hysteresis (default); 1 = minimum PWM2 duty cycle below T_{MIN} – hysteresis.
[4:2]	Low Freq 1	R/W	These bits set the frequency of PWM1 when configured in low frequency mode.
			000 = 11 Hz
			001 = 14.7 Hz
			010 = 22.1 Hz
			011 = 29.4 Hz
			100 = 35.3 Hz (default)
			101 = 44.1 Hz
			110 = 58.8 Hz
			111 = 88.2 Hz
[7:5]	Low Freq 2	R/W	These bits set the frequency of PWM2 when configured in low frequency mode.
			000 = 11 Hz
			001 = 14.7 Hz
			010 = 22.1 Hz
			011 = 29.4 Hz
			100 = 35.3 Hz (default)
			101 = 44.1 Hz
			110 = 58.8 Hz
			111 = 88.2 Hz

Table 62. Register 0x25 PWM1, PWM2 Frequency¹

¹ POR = 0x90, Lock = Y, SW Reset = Y.

Table 63. Register 0x26 PWM3, PWM4 Frequency¹

Bit	Name	R/W	Description
0	Min 3	R/W	When the ADT7462 is in automatic fan control mode, this bit defines whether PWM3 is off (0% duty cycle) or at minimum PWM3 duty cycle when the controlling temperature is below its T_{MIN} – hysteresis value. 0 = 0% duty cycle below T_{MIN} – hysteresis (default); 1 = minimum PWM3 duty cycle below T_{MIN} – hysteresis.
1	Min 4	R/W	When the ADT7462 is in automatic fan control mode, this bit defines whether PWM4 is off (0% duty cycle) or at minimum PWM4 duty cycle when the controlling temperature is below its T_{MIN} – hysteresis value. 0 = 0% duty cycle below T_{MIN} – hysteresis (default); 1 = minimum PWM4 duty cycle below T_{MIN} – hysteresis.
[4:2]	Low Freq 3	R/W	These bits set the frequency of PWM3 when configured in low frequency mode 000 = 11 Hz.
			001 = 14.7 Hz
			010 = 22.1 Hz
			011 = 29.4 Hz
			100 = 35.3 Hz (default)
			101 = 44.1 Hz
			110 = 58.8 Hz
			111 = 88.2 Hz
[7:5]	Low Freq 4	R/W	These bits set the frequency of PWM4 when configured in low frequency mode.
			000 = 11 Hz
			001 = 14.7 Hz
			010 = 22.1 Hz
			011 = 29.4 Hz
			100 = 35.3 Hz (default)
			101 = 44.1 Hz
			110 = 58.8 Hz
			111 = 88.2 Hz

¹ POR = 0x90, Lock = Y, SW Reset = Y.

Table 64. Minimum PWMx Duty Cycle¹

Register Address	R/W	Description	POR Default
0x28	R/W	Minimum PWM1 duty cycle	0x80
0x29	R/W	Minimum PWM2 duty cycle	0x80
0x2A	R/W	Minimum PWM3 duty cycle	0x80
0x2B	R/W	Minimum PWM4 duty cycle	0x80

¹ Lock = Y, SW Reset = Y.

Table 65. Register 0x2C Maximum PWM Duty Cycle¹

Bit	Name	R/W	Description
[7:0]	Maximum PWM Duty Cycle	R/W	This register sets the maximum % duty cycle output in automatic fan speed control mode for all four PWM outputs.

¹ POR = 0xC0, Lock = Y, SW Reset = Y.

Table 66. Register 0x30 Thermal Mask Register 1¹

Bit	Name	R/W	Description
0	Reserved	R/W	Reserved for future use.
1	Local Temp	R/W	A 1 masks ALERTs for an out-of-limit condition on the local temperature channel.
2	Remote 1 Temp	R/W	A 1 masks ALERTs for an out-of-limit condition on the Remote 1 temperature channel.
3	Remote 2 Temp	R/W	A 1 masks ALERTs for an out-of-limit condition on the Remote 2 temperature channel.
4	Remote 3 Temp	R/W	A 1 masks ALERTs for an out-of-limit condition on the Remote 3 temperature channel.
5	Diode 1 Error	R/W	A 1 masks ALERTs for an open or short condition on the Remote 1 channel.
6	Diode 2 Error	R/W	A 1 masks ALERTs for an open or short condition on the Remote 2 channel.
7	Diode 3 Error	R/W	A 1 masks ALERTs for an open or short condition on the Remote 3 channel.

¹ POR = 0x00, Lock = N, SW Reset = Y.

Table 67. Register 0x31 Thermal Mask Register 2¹

Bit	Name	R/W	Description
0	THERM1 %	R/W	A 1 masks ALERTs for the corresponding interrupt status bit. Default = 0.
1	THERM1 Assert	R/W	A 1 masks ALERTs for the corresponding interrupt status bit. Default = 0.
2	THERM1 State	R/W	A 1 masks ALERTs for the corresponding interrupt status bit. Default = 0.
3	THERM2 %	R/W	A 1 masks ALERTs for the corresponding interrupt status bit. Default = 0.
4	THERM2 Assert	R/W	A 1 masks ALERTs for the corresponding interrupt status bit. Default = 0.
5	THERM2 State	R/W	A 1 masks ALERTs for the corresponding interrupt status bit. Default = 0.
6	VRD1_Assert	R/W	A 1 masks ALERTs for the corresponding interrupt status bit. Default = 1.
7	VRD2_Assert	R/W	A 1 masks ALERTs for the corresponding interrupt status bit. Default = 1.

¹ POR = 0xC0, Lock = N, SW Reset = Y.

Bit	Name	R/W	Description
0	+12V1	R/W	A 1 masks ALERTs for the corresponding interrupt status bit.
1	+12V2	R/W	A 1 masks ALERTs for the corresponding interrupt status bit.
2	+12V3	R/W	A 1 masks ALERTs for the corresponding interrupt status bit.
3	+3.3V	R/W	A 1 masks ALERTs for the corresponding interrupt status bit.
4	Pin 15 Voltage	R/W	A 1 masks ALERTs for the corresponding interrupt status bit.
5	Pin 19 Voltage	R/W	A 1 masks ALERTs for the corresponding interrupt status bit.
6	+5V	R/W	A 1 masks ALERTs for the corresponding interrupt status bit.
7	Pin 23 Voltage	R/W	A 1 masks ALERTs for the corresponding interrupt status bit.

Table 68. Register 0x32 Voltage Mask Register 1¹

¹ POR = 0x00, Lock = N, SW Reset = Y.

Table 69. Register 0x33 Voltage Mask Register 2¹

Bit	Name	R/W	Description
[2:0]	Reserved	R/W	Reserved for future use.
3	Pin 24 Voltage	R/W	A 1 masks ALERTs for the corresponding interrupt status bit.
4	Pin 25 Voltage	R/W	A 1 masks ALERTs for the corresponding interrupt status bit.
5	Pin 26 Voltage	R/W	A 1 masks ALERTs for the corresponding interrupt status bit.
6	+1.5V2 (3GIO)	R/W	A 1 masks ALERTs for the corresponding interrupt status bit.
7	+1.5V1 (ICH)	R/W	A 1 masks ALERTs for the corresponding interrupt status bit.

¹ POR = 0x00, Lock = N, SW Reset = Y.

Table 70. Register 0x34 Fan Mask Register 1¹

Bit	Name	R/W	Description
0	Fan 1 Fault	R/W	A 1 masks ALERTS for the corresponding interrupt status bit.
1	Fan 2 Fault	R/W	A 1 masks ALERTS for the corresponding interrupt status bit.
2	Fan 3 Fault	R/W	A 1 masks ALERTS for the corresponding interrupt status bit.
3	Fan 4 Fault	R/W	A 1 masks ALERTS for the corresponding interrupt status bit.
4	Fan 5 Fault	R/W	A 1 masks ALERTS for the corresponding interrupt status bit.
5	Fan 6 Fault	R/W	A 1 masks ALERTS for the corresponding interrupt status bit.
6	Fan 7 Fault	R/W	A 1 masks ALERTS for the corresponding interrupt status bit.
7	Fan 8 Fault	R/W	A 1 masks ALERTS for the corresponding interrupt status bit.

¹ POR = 0x00, Lock = N, SW Reset = Y.

Table 71	. Register 0x3	5 Digital Mas	k Register 1 ¹

Table	Tuble / 1. Register 0x55 Digital Mask Register 1						
Bit	Name	R/W	Description				
[2:0]	Reserved	R	Reserved for future use.				
3	FAN2MAX	R/W	A 1 masks ALERTs for the corresponding interrupt status bit. Default = 1.				
4	SCSI_Term1	R/W	A 1 masks ALERTs for the corresponding interrupt status bit. Default = 1.				
5	SCSI_Term2	R/W	A 1 masks ALERTs for the corresponding interrupt status bit. Default = 1.				
6	VID Comparison	R/W	A 1 masks ALERTs for the corresponding interrupt status bit. Default = 0.				
7	Chassis Intrusion	R/W	A 1 masks ALERTs for the corresponding interrupt status bit. Default = 0.				

¹ POR = 0x38, Lock = N, SW Reset = Y.

Bit	Name	R/W	Description
0	GPIO1	R/W	A 1 masks ALERTs for the corresponding interrupt status bit.
1	GPIO2	R/W	A 1 masks ALERTs for the corresponding interrupt status bit.
2	GPIO3	R/W	A 1 masks ALERTs for the corresponding interrupt status bit.
3	GPIO4	R/W	A 1 masks ALERTs for the corresponding interrupt status bit.
4	GPIO5	R/W	A 1 masks ALERTs for the corresponding interrupt status bit.
5	GPIO6	R/W	A 1 masks ALERTs for the corresponding interrupt status bit.
6	GPIO7	R/W	A 1 masks ALERTs for the corresponding interrupt status bit.
7	GPIO8	R/W	A 1 masks ALERTs for the corresponding interrupt status bit.

Table 72. Register 0x36 GPIO Mask Register¹

¹ POR = 0x00, Lock = N, SW Reset = Y.

Table 73. Register 0x37 EDO 1 Mask Register¹

Bit	Name	R/W	Description
0	GPIO1	R/W	A 1 masks GPIO1 from causing an EDO1 assertion.
1	GPIO2	R/W	A 1 masks GPIO2 from causing an EDO1 assertion.
2	GPIO3	R/W	A 1 masks GPIO3 from causing an EDO1 assertion.
3	GPIO4	R/W	A 1 masks GPIO4 from causing an EDO1 assertion.
4	Unused	R/W	Unused.
5	Fan	R/W	A 1 masks a fan fail condition from causing an EDO1 assertion.
6	Temp	R/W	A 1 masks a THERM condition from causing an EDO1 assertion.
7	Volt	R/W	A 1 masks a voltage exceed limit condition from causing an EDO1 assertion.

¹ POR = 0x00, Lock = N, SW Reset = Y.

Table 74. Register 0x38 EDO 2 Mask Register¹

Bit	Name	R/W	Description
0	GPIO1	R/W	A 1 masks GPIO1 from causing an EDO2 assertion.
1	GPIO2	R/W	A 1 masks GPIO2 from causing an EDO2 assertion.
2	GPIO3	R/W	A 1 masks GPIO3 from causing an EDO2 assertion.
3	GPIO4	R/W	A 1 masks GPIO4 from causing an EDO2 assertion.
4	Unused	R/W	Unused.
5	Fan	R/W	A 1 masks a fan fail condition from causing an EDO2 assertion.
6	Temp	R/W	A 1 masks a THERM condition from causing an EDO2 assertion.
7	Volt	R/W	A 1 masks a voltage exceed limit condition from causing an EDO2 assertion.

¹ POR = 0x00, Lock = N, SW Reset = Y.

Table 75. Register 0x3D Device ID Register¹

Bit	Name	R/W	Description
[7:0]	Device ID	R	This register contains the device ID (0x62) for the ADT7462.

¹ POR = 0x62.

Table 76. Register 0x3E Company ID Register¹ Bit Name Pit Description

Bit	Name	R/W	Description
[7:0]	Company ID	R	This register contains the company ID (0x41) for the ADT7462.

 1 POR = 0x41.

Table 77. Register 0x3F Revision Register¹

Bit	Name	R/W	Description
[7:0]	Revision ID	R	This register contains the revision ID (0x03) for the ADT7462.

 1 POR = 0x04.

Table 78. Temperature Limit Registers¹

Register Address	R/W	Description	Lockable	POR Default
0x44	R/W	Local low temperature limit	No	0x40
0x45	R/W	Remote 1 low temperature/Pin 15 voltage low limit	No	0x40
0x46	R/W	Remote 2 low temperature limit	No	0x40
0x47	R/W	Remote 3 low temperature/Pin 19 voltage low limit	No	0x40
0x48	R/W	Local high temperature limit	No	0x95
0x49	R/W	Remote 1 high temperature/Pin 15 voltage high limit	No	0x95
0x4A	R/W	Remote 2 high temperature limit	No	0x95
0x4B	R/W	Remote 3 high temperature/Pin 19 voltage high limit	No	0x95
0x4C	R/W	Local THERM1 temperature limit/+1.5V1 (ICH) voltage high limit	Yes	0xA4
0x4D	R/W	Remote 1 THERM1 temperature limit	Yes	0xA4
0x4E	R/W	Remote 2THERM1 temperature limit	Yes	0xA4
0x4F	R/W	Remote 3 THERM1 temperature limit	Yes	0xA4
0x50	R/W	Local THERM2 temperature limit/+1.5V2 (3GIO) voltage high limit	Yes	0xA4
0x51	R/W	Remote 1 THERM2 temperature limit	Yes	0xA4
0x52	R/W	Remote 2 THERM2 temperature limit	Yes	0xA4
0x53	R/W	Remote 3 THERM2 temperature limit	Yes	0xA4

¹ SW Reset = N.

Table 79. Register 0x54 Local/Remote 1 Hysteresis¹

Bit	Name	R/W	Description
[3:0]	Remote 1 Hystereis	R/W	These four bits set the Remote 1 THERM hysteresis value, 1 LSB = 1° C
[7:4]	Local Hysteresis	R/W	These four bits set the local $\overline{\text{THERM}}$ hysteresis value, 1 LSB = 1°C
			0000 = 0°C
			0001 = 1°C
			0010 = 2°C
			0011 = 3°C
			$0100 = 4^{\circ}C$ (default)
			0101 = 5°C
			0110 = 6°C
			0111 = 7°C
			1000 = 8°C
			1001 = 9°C
			1010 = 10°C
			1011 = 11°C
			1100 = 12°C
			1101 = 13°C
			1110 = 14°C
			1111 = 15°C

¹ POR = 0x44, Lock = Y, SW Reset = N.

Bit	Name	R/W	Description
[3:0]	Remote 3 Hysteresis	R/W	These four bits set the Remote 3 THERM hysteresis value, 1 LSB = 1° C
[7:4]	Remote 2 Hysteresis	R/W	These four bits set the Remote 2 THERM hysteresis value, 1 LSB = 1° C
			0000 = 0°C
			0001 = 1°C
			0010 = 2°C
			0011 = 3°C
			0100 = 4°C (default)
			0101 = 5°C
			0110 = 6°C
			0111 = 7°C
			1000 = 8°C
			1001 = 9°C
			1010 = 10°C
			1011 = 11°C
			1100 = 12°C
			1101 = 13°C
			1110 = 14°C
			1111 = 15°C

Table 80. Register 0x55 Remote 2/Remote 3 Hysteresis¹

¹ POR = 0x44, Lock = Y, SW Reset = N.

Table 81. Offset Registers¹

Register Address	R/W	Description	POR Default
0x56	R/W	Local offset, resolution = 0.5°C	0x00
0x57	R/W	Remote 1 offset, resolution = 0.5°C	0x00
0x58	R/W	Remote 2 offset, resolution = 0.5°C	0x00
0x59	R/W	Remote 3 offset, resolution = 0.5°C	0x00

¹ Lock = Y, SW Reset = N.

Table 82. Operating Point Registers¹

Register Address	R/W	Description	POR Default
0x5A	R/W	Remote 1 operating point	0xA4
0x5B	R/W	Remote 2 operating point	0xA4

¹ Lock = N, SW Reset = Y.

Table 83. Timing Registers¹

Register Address	R/W	Description	POR Default
0x5C	R/W	Local T _{MIN}	0x9A
0x5D	R/W	Remote 1 T _{MIN}	0x9A
0x5E	R/W	Remote 2 T _{MIN}	0x9A
0x5F	R/W	Remote 3 T _{MIN}	0x9A

¹ Lock = Y, SW Reset = Y.

Register Address	R/W	Description	POR Default	
0x60	R/W	Local T _{RANGE} / Hysteresis	0xC4	
0x61	R/W	Remote T _{RANGE} / Hysteresis	0xC4	
0x62	R/W	Remote T _{RANGE} / Hysteresis	0xC4	
0x63	R/W	Remote T _{RANGE} / Hysteresis	0xC4	
Bit		Name	R/W	Description
[3:0]		Hysteresis	R/W	These four bits set the hysteresis in the automatic fan speed control loop and in the dynamic T _{MIN} control loop, 1 LSB = 1°C. $0000 = 0^{\circ}$ C $0001 = 1^{\circ}$ C $0010 = 2^{\circ}$ C $0011 = 3^{\circ}$ C $0100 = 4^{\circ}$ C (default) $0101 = 5^{\circ}$ C $0110 = 6^{\circ}$ C $0111 = 7^{\circ}$ C $1000 = 8^{\circ}$ C $1001 = 9^{\circ}$ C $1010 = 10^{\circ}$ C $1011 = 11^{\circ}$ C $1100 = 12^{\circ}$ C $1101 = 13^{\circ}$ C $1110 = 14^{\circ}$ C $1111 = 15^{\circ}$ C
[7:4]		T _{RANGE} e	R/W	These four bits set the T_{RANGE} value, that is, the slope or rate of change of fan speed with respect to temperature in the automatic fan speed control loop. $0000 = 2^{\circ}C$ $0001 = 2.5^{\circ}C$ $0010 = 3.3^{\circ}C$ $0011 = 4^{\circ}C$ $0101 = 6.7^{\circ}C$ $0101 = 6.7^{\circ}C$ $0110 = 8^{\circ}C$ $0111 = 10^{\circ}C$ $1000 = 13.3^{\circ}C$ $1001 = 16^{\circ}C$ $1010 = 20^{\circ}C$ $1011 = 26.7^{\circ}C$ $1100 = 32^{\circ}C$ (default) $1101 = 40^{\circ}C$ $1110 = 53.3^{\circ}C$

¹ Lock = Y, SW Reset = Y.

Bit	Name	R/W	Description	
[3:0]	Reserved	R	Reserved for future use.	
[7:4]	Operating Point Hysteresis	R/W	These four bits set the operating point hysteresis for the dynamic T _{MIN} control loop, 1 LSB = 1°C.	
			0000 = 0°C	
			0001 = 1°C	
			0010 = 2°C	
			0011 = 3°C	
			$0100 = 4^{\circ}C$ (default)	
			01 = 5°C	
			10 = 6°C	
			0111 = 7°C	
			1000 = 8°C	
			01 = 9°C	
			1010 = 10°C	
			1011 = 11°C	
			1100 = 12°C	
			1101 = 13°C	
			1110 = 14°C	
			1111 = 15°C	

Table 85. Register 0x64 Operating Point Hysteresis¹

¹ POR = 0x40, Lock = Y, SW Reset = Y.

Table 86. Voltage Limit Registers¹

Register Address	R/W	Description	POR Default	
0x68	R/W	+3.3V high limit	0xFF	
0x69	R/W	Pin 23 voltage high limit	0xFF	
0x6A	R/W	Pin 24 voltage high limit	0xFF	
0x6B	R/W	Pin 25 voltage high limit	0xFF	
0x6C	R/W	Pin 26 voltage high limit	0xFF	
0x6D	R/W	+12V1 voltage low limit	0x00	
0x6E	R/W	+12V2 voltage low limit	0x00	
0x6F	R/W	+12V3 voltage low limit	0x00	
0x70	R/W	+3.3V low limit	0x00	
0x71	R/W	+5V low limit	0x00	
0x72	R/W	Pin 23 voltage low limit	0x20	
0x73	R/W	Pin 24 voltage low limit	0x00	
0x74	R/W	Pin 25 voltage low limit	0x00	
0x75	R/W	Pin 26 voltage low limit	0x80	
0x76	R/W	+1.5V1 (ICH) voltage low limit	0x00	
0x77	R/W	+1.5V2 (3GIO) voltage low limit	0x00	

¹ Lock = N, SW Reset = N.

Table 87. TACH Limit Registers¹

Register Address R/V		Description	POR Default	
0x78	R/W	TACH1 limit/VID limit	0xFF	
0x79	R/W	TACH2 limit	0xFF	
0x7A	R/W	TACH3 limit	0xFF	
0x7B	R/W	TACH4 limit	0xFF	
0x7C	R/W	TACH5 limit/+12V1 voltage high limit	0xFF	
0x7D	R/W	TACH6 limit/+12V2 voltage high limit	0xFF	
0x7E	R/W	TACH7 limit/+5V voltage high limit	0xFF	
0x7F	R/W	TACH8 limit/+12V3 voltage high limit	0xFF	

¹ Lock = Y, SW Reset = N.

Table 88. THERM Timer Limit¹

Register Address	R/W	Description	POR Default
0x80	R/W	THERM1 % Limit	0xFF
0x81	R/W	THERM2 % Limit	0xFF

¹ Lock = Y, SW Reset = N.

Table 89. Temperature Value Registers¹

Register Address	R/W	Description
0x88	R	Bit [7:6] Local temperature value, LSBs
0x89	R	Local temperature value, MSBs
0x8A	R	Bit [7:6] Remote 1 temperature value, LSBs
0x8B	R	Remote 1 temperature value, MSBs/Pin 15 Voltage
0x8C	R	Bit [7:6] Remote 2 temperature value, LSBs
0x8D	R	Remote 2 temperature value, MSBs
0x8E	R	Bit [7:6] Remote 3 temperature value, LSBs
0x8F	R	Remote 3 temperature value, MSBs/Pin 19 voltage

¹ Lock = N, SW Reset = N.

Table 90. Voltage Value Registers¹

Register Address	R/W	Description
0x90	R	Pin 23 voltage value
0x91	R	Pin 24 voltage value
0x92	R	Pin 25 voltage value
0x93	R	Pin 26 voltage value
0x94	R	+1.5V1 (ICH) voltage value
0x95	R	+1.5V2 (3GIO) voltage value
0x96	R	+3.3V voltage value

¹ Lock = N, SW Reset = N.

Table 91. VID Value Register¹

Register Address	R/W	Description
0x97	R	This register reports the state of the 7 VID inputs.

¹ Lock = N, SW Reset = N.

Table 92. TACH Value Registers¹

Register Address	R/W	Description		
0x98	R	TACH1, LSB		
0x99	R	TACH1, MSB		
0x9A	R	TACH2, LSB		
0x9B	R	TACH2, MSB		
0x9C	R	TACH3, LSB		
0x9D	R	TACH3, MSB		
0x9E	R	TACH4, LSB		
0x9F	R	TACH4, MSB		
0xA2	R	TACH5, LSB		
0xA3	R	TACH5, MSB/+12V1 voltage value register		
0xA4	R	TACH6, LSB		
0xA5	R	TACH6, MSB/+12V2 voltage value register		
0xA6	R	TACH7, LSB		
0xA7	R	TACH7, MSB/+5V voltage value register		
0xA8	R	TACH8, LSB		
0xA9	R	TACH8, MSB/+12V3 voltage value register		

¹ Lock = N, SW Reset = N.

Table 93. Current PWM Duty Cycle Registers¹

Register Address	R/W	Description
0xAA	R/W	PWM1 current duty cycle
0xAB	R/W	PWM2 current duty cycle
0xAC	R/W	PWM3 current duty cycle
0xAD	R/W	PWM4 current duty cycle

¹ Lock = N, SW Reset = N.

Table 94. THERM Timer Value Registers¹

Register Address	R/W	Description	POR Default
0xAE	R	THERM1 timer % on-time value	0x00
0xAF	R	THERM2 timer % on-time value	0x00

¹ Lock = N, SW Reset = N.

Table 95. Register 0x0B8 Host Thermal Status Register 1¹ Register 0x0CO BMC Thermal Status Register 1²

rugis	Register 0x000 bint Therman Status Register 1					
Bit Name R/W Description		R/W	Description			
0	Reserved	R	Reserved for future use.			
1	Local Temp	R	A 1 indicates that a local temperature limit has been tripped.			
2	Remote 1 Temp	R	A 1 indicates that a Remote 1 temperature limit has been tripped.			
3	Remote 2 Temp	R	A 1 indicates that a Remote 2 temperature limit has been tripped.			
4	Remote 3 Temp	R	A 1 indicates that a Remote 3 temperature limit has been tripped.			
5	Diode 1 Error	R	A 1 indicates that a Remote 1 diode error, either an open or a short, has occurred.			
6	Diode 2 Error	R	A 1 indicates that a Remote 2 diode error, either an open or a short, has occurred.			
7	Diode 3 Error	R	A 1 indicates that a Remote 3 diode error, either an open or a short, has occurred.			

¹ POR = 0x00, Lock = N, SW Reset = Y.

 2 POR = 0x00, Lock = N, SW Reset = Y.

Table 96. Register 0xB9 Host Thermal Status Register 21Register 0xC1 BMC Thermal Status Register 21

Bit	Name	R/W	Description
0	THERM1 %	R	A 1 indicates that THERM1 has been asserted for longer than the programmed THERM1 timer limit.
1	THERM1 Assert	R	A 1 indicates that THERM1 is asserted.
2	THERM1 State	R	A 1 indicates that a transition from high to low has taken place on the THERM1 pin.
3	THERM2 %	R	A 1 indicates that THERM2 has been asserted for longer than the programmed THERM2 timer limit.
4	THERM2 Assert	R	A 1 indicates that THERM2 is asserted.
5	THERM2 State	R	A 1 indicates that a transition from high to low has taken place on the THERM2 pin.
6	VRD1_Assert	R	A 1 indicates that VRD1 is asserted.
7	VRD2_Assert	R	A 1 indicates that VRD2 is asserted.

¹ POR = 0x00, Lock = N, SW Reset = Y.

Table 97. Register 0xBA Thermal Status Register 3¹

Bit	Name	R/W	Description	
0	Local THERM1	R	A 1 indicates that the local THERM1 limit has been exceeded.	
1	Remote 1 THERM1	R	A 1 indicates that the Remote 1 THERM1 limit has been exceeded.	
2	Remote 2 THERM1	R	A 1 indicates that the Remote 2 THERM1 limit has been exceeded.	
3	Remote 3 THERM1	R	A 1 indicates that the Remote 3 THERM1 limit has been exceeded.	
4	Local THERM2	R	A 1 indicates that the Local THERM2 limit has been exceeded.	
5	Remote 1 THERM2	R	A 1 indicates that the Remote 1 THERM2 limit has been exceeded.	
6	Remote 2 THERM2	R	A 1 indicates that the Remote 2 THERM2 limit has been exceeded.	
7	Remote 3 THERM2	R	A 1 indicates that the Remote 3 THERM2 limit has been exceeded.	

¹ POR = 0x00, Lock = N, SW Reset = Y.

Table 98. Register 0xBB Host Voltage Register 1¹ Register 0xC3 BMC Voltage Register 1¹

Regis	Register 0xC5 DMC voltage Register 1				
Bit	Name	R/W	Description		
0	+12V1	R	A 1 indicates that a +12V1 voltage limit has been tripped.		
1	+12V2	R	A 1 indicates that a +12V2 voltage limit has been tripped.		
2	+12V3	R	A 1 indicates that a +12V3 voltage limit has been tripped.		
3	+3.3V	R	A 1 indicates that a +3.3V voltage limit has been tripped.		
4	Pin 15 Voltage	R	A 1 indicates that a Pin 15 voltage limit has been tripped.		
5	Pin 19 Voltage	R	A 1 indicates that a Pin 19 voltage limit has been tripped.		
6	+5V	R	A 1 indicates that a +5V voltage limit has been tripped.		
7	Pin 23 Voltage	R	A 1 indicates that a Pin 23 voltage limit has been tripped.		

¹ POR = 0x00, Lock = N, SW Reset = Y.

Table 99. Register 0xBC Host Voltage Status Register 21Register 0xC4 BMC Voltage Status Register 21

Bit	Name	R/W	Description	
[2:0]	Reserved	R	Reserved for future use.	
3	Pin 24 Voltage	R	A 1 indicates that a Pin 24 voltage limit has been tripped.	
4	Pin 25 Voltage	R	A 1 indicates that a Pin 25 voltage limit has been tripped.	
5	Pin 26 Voltage	R	A 1 indicates that a Pin 26 voltage limit has been tripped.	
6	+1.5V2 (3GIO)	R	A 1 indicates that a +1.5V2 (3GIO) voltage limit has been tripped.	
7	+1.5V1 (ICH)	R	A 1 indicates that a +1.5V1 (ICH) voltage limit has been tripped.	

¹ POR = 0x00, Lock = N, SW Reset = Y.

Table 100. Register 0xBD Host Fan Status Register 1¹ Register 0xC5 BMC Fan Status Register 1¹

Register VXC9 Divic Fail Status Register 1					
Name	R/W	Description			
Fan 1 Fault	R	A 1 indicates a Fan 1 fault.			
Fan 2 Fault	R	A 1 indicates a Fan 2 fault.			
Fan 3 Fault	R	A 1 indicates a Fan 3 fault.			
Fan 4 Fault	R	A 1 indicates a Fan 4 fault.			
Fan 5 Fault	R	A 1 indicates a Fan 5 fault.			
Fan 6 Fault	R	A 1 indicates a Fan 6 fault.			
Fan 7 Fault	R	A 1 indicates a Fan 7 fault.			
Fan 8 Fault	R	A 1 indicates a Fan 8 fault.			
	NameFan 1 FaultFan 2 FaultFan 3 FaultFan 4 FaultFan 5 FaultFan 6 FaultFan 7 Fault	NameR/WFan 1 FaultRFan 2 FaultRFan 3 FaultRFan 4 FaultRFan 5 FaultRFan 6 FaultRFan 7 FaultR			

¹ POR = 0x00, Lock = N, SW Reset = Y.

Table 101. Register 0xBE Host Digital Status Register 1¹ Register 0xC6 BMC Digital Status Register 1¹

Bit Name R/W Description		Description		
[2:0]	Reserved	R	Reserved for future use.	
3	FAN2MAX	R	A 1 indicates that the FAN2MAX has been asserted as an input.	
4	SCSI_Term1	R	A 1 indicates that the SCSI_Term1 digital input has been asserted.	
5	SCSI_Term2	R	A 1 indicates that the SCSI_Term2 digital input has been asserted.	
6	VID Comparison	R	A 1 indicates a VID comparison fault.	
7	Chassis Intrusion	R	A 1 indicates that the chassis intrusion digital input has been asserted.	

¹ POR = 0x00, Lock = N, SW Reset = Y.

Table 102. Register 0xBF GPIO Status Register¹

Bit	Name	R/W	Description
0	GPIO1	R/W	A 1 indicates that GPIO1 is asserted.
1	GPIO2	R/W	A 1 indicates that GPIO2 is asserted.
2	GPIO3	R/W	A 1 indicates that GPIO3 is asserted.
3	GPIO4	R/W	A 1 indicates that GPIO4 is asserted.
4	GPIO5	R/W	A 1 indicates that GPIO5 is asserted.
5	GPIO6	R/W	A 1 indicates that GPIO6 is asserted.
6	GPIO7	R/W	A 1 indicates that GPIO7 is asserted.
7	GPIO8	R/W	A 1 indicates that GPIO8 is asserted.

¹ POR = 0x00, Lock = N, SW Reset = Y.

OUTLINE DIMENSIONS



Figure 86. 32-Lead Lead Frame Chip Scale Package [LFCSP_VQ] 5 mm × 5 mm Body, Very Thin Quad (CP-32-2) Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADT7462ACPZ-500RL71	-40°C to +125°C	32-Lead LFCSP_VQ	CP-32-2
ADT7462ACPZ-REEL ¹	-40°C to +125°C	32-Lead LFCSP_VQ	CP-32-2
ADT7462ACPZ -REEL71	-40°C to +125°C	32-Lead LFCSP_VQ	CP-32-2
EVAL-ADT7462EB		Evaluation Board	

¹ Z = Pb-free part.

NOTES

NOTES

©2006 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D05569-0-1/06(0)



www.analog.com

Rev. 0 | Page 92 of 92