

# Quad Channel 16-Bit, 100-MSPS High-SNR ADC

Check for Samples: ADS5263

### **FEATURES**

- Maximum Sample Rate: 100 MSPS
- · Programmable Device Resolution
  - Quad-Channel, 16-Bit, High-SNR Mode
  - Quad-Channel, 14-Bit, Low-Power Mode
- 16-Bit High-SNR Mode
  - 1.4 W Total Power at 100 MSPS
    - 355 mW / Channel
  - 4 Vpp Full-scale Input
  - 85-dBFS SNR at  $f_{in}$  = 3 MHz, 100 MSPS
- 14-Bit Low-Power Mode
  - 785 mW Total Power at 100 MSPS
    - 195 mW/Channel
  - 2-Vpp Full-Scale Input
  - 74-dBFS SNR at  $f_{in} = 10 \text{ MHz}$
  - Integrated Clamp (for interfacing to CCD sensors)
- Low-Frequency Noise Suppression
- Digital Processing Block
  - Programmable FIR Decimation Filters
  - Programmable Digital Gain: 0 dB to 12 dB
  - 2- or 4-Channel Averaging
- Programmable Mapping Between ADC Input Channels and LVDS Output Pins—Eases Board Design
- Variety of Test Patterns to Verify Data Capture by FPGA/Receiver
- Serialized LVDS Outputs
- Internal and External References
- 3.3-V Analog Supply
- 1.8-V Digital Supply
- Recovers From 6-dB Overload Within 1 Clock Cycle
- Package:
  - 9-mm × 9-mm 64-Pin QFN
  - Non-magnetic package option for MRI systems
- CMOS Technology

#### **APPLICATIONS**

- Medical Imaging MRI
- Spectroscopy
- CCD Imaging

#### DESCRIPTION

Using CMOS process technology and innovative circuit techniques, the ADS5263 is designed to operate at low power and give very high SNR performance with a 4-Vpp full-scale input. Using a low-noise 16-bit front-end stage followed by a 14-bit ADC, the device gives 85-dBFS SNR up to 10 MHz and better than 80-dBFS SNR up to 30 MHz.

The device also has a 14-bit low power mode, where it operates as a quad-channel 14-bit ADC. The 16-bit front-end stage is powered down and the part consumes almost half the power, compared to the 16-bit mode. The 14-bit mode supports a 2-Vpp full-scale input signal, with typical 74-dBFS SNR. The ADS5263 can be dynamically switched between the two resolution modes. This allows systems to use the same part in a high-resolution, high-power mode or a low-resolution, low-power mode.

The ADS5263 has a digital processing block that integrates several commonly used digital functions, such as digital gain (up to 12 dB). It includes a digital filter module that has built-in decimation filters (with low-pass, high-pass and band-pass characteristics). The decimation rate is also programmable (by 2, by 4, or by 8). This makes it very useful for narrow-band applications, where the filters can be used to improve SNR and knock-off harmonics, while at the same time reducing the output data rate.

The device includes an averaging mode where two channels (or even four channels) can be averaged to improve SNR. A very unique feature is the programmable mapper module that allows flexible mapping between the input channels and the LVDS output pins. This helps to greatly reduce the complexity of LVDS output routing and can potentially result in cheaper system boards by reducing the number of PCB layers.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# **DESCRIPTION (CONTINUED)**

The data from each channel ADC is serialized and output on two pairs of LVDS output lines, along with a bit clock and a frame clock. Serial LVDS outputs reduce the number of interface lines. This, together with the low-power design, enables four channels to be packaged in a compact 9-mm × 9-mm QFN, allowing high system integration densities.

In order to ease interfacing to CCD sensors, a clamp function is integrated in the device. Using this feature, the analog input pins can be clamped to an internal voltage, based on a SYNC signal. With this, the CCD sensor output can be easily ac-coupled to the ADS5263 analog inputs. The clamp feature and quad channels in a compact package make the ADS5263 attractive for industrial CCD imaging applications.

The device integrates an internal reference trimmed to accurately match across devices. The device can optionally be driven with external references. Best performance can be achieved through the internal reference mode. The ADS5263 is available in a non-magnetic QFN package that does not create any MRI signature. The device is specified over the full industrial temperature range.






Figure 1. ADS5263 Block Diagram





Figure 2. ADS5263 Digital Processing Block



#### PIN CONFIGURATION – ADS5263 64 QFN (THERMAL PAD) RGC Package (Top View) □



P0056-19

### **PIN FUNCTIONS**

DIN NAME	DECORPTION		PIN	NO. OF
PIN NAME	DESCRIPTION	TYPE	NO.	PINS
ADCLKM	LVDS frame clock (1X) – negative output	0	24	
ADCLKP	LVDS frame clock (1X) – positive output	0	23	
AGND	Analog ground	I	3, 6, 9, 37, 40, 43, 46	7
AVDD	Analog power supply, 3.3 V	I	50, 57, 60	3
CLKM	Negative differential clock input. For single-ended clock, tie CLKM to ground.	I	59	1
CLKP	Positive differential clock input	I	58	1
<u>CS</u>	Serial interface enable input, active LOW. The pin has an internal 300-kΩ pulldown resistor to ground	I	61	1
IN1A_P, IN1A_M	Differential analog input for channel 1, 16 bit ADC	I	1, 2	2
IN1B_P, IN1B_M	Differential analog input for channel 1, 14 bit ADC	I	4, 5	2
IN2A_P, IN2A_M	Differential analog input for channel 2, 16 bit ADC	I	7, 8	2
IN2B_P, IN2B_M	Differential analog input for channel 2, 14 bit ADC	I	10, 11	2
IN3A_P, IN3A_M	Differential analog input for channel 3, 16 bit ADC	I	41, 42	2
IN3B_P, IN3B_M	Differential analog input for channel 3, 14 bit ADC	I	38, 39	2
IN4A_P, IN4A_M	Differential analog input for channel 4, 16 bit ADC	I	47, 48	2



# **PIN FUNCTIONS (continued)**

DIN MANE	PERCENTION		PIN	NO. OF
PIN NAME	DESCRIPTION	TYPE	NO.	PINS
IN4B_P, IN4B_M	Differential analog input for channel 4, 14 bit ADC	I	44, 45	2
ĪNT/EXT	Internal/external reference mode select input Logic HIGH –internal reference Logic LOW – external reference	I	56	1
ISET	Bias pin – $56.2 \text{ k}\Omega$ resistor (1% tolerance value) to ground	I	51	1
LCLKM	LVDS bit clock (8X) – negative output	0	26	1
LCLKP	LVDS bit clock (8X) – positive output	0	25	1
LGND	Digital ground	I	12, 14, 36	3
LVDD	Digital and I/O power supply, 1.8 V	I	35	1
OUT1P, OUT1M	Wire 1, channel 1 LVDS differential output	0	15, 16	2
OUT2P, OUT2M	Wire 2, channel 1 LVDS differential output	0	17, 18	2
OUT3P, OUT3M	Wire 1, channel 2, LVDS differential output	0	19, 20	2
OUT4P, OUT4M	Wire 2, channel 2 LVDS differential output	0	21, 22	2
OUT5P, OUT5M	Wire 1, channel 3 LVDS differential output	0	27, 28	2
OUT6P, OUT6M	Wire 2, channel 3 LVDS differential output	0	29, 30	2
OUT7P, OUT7M	Wire 1, channel 4 LVDS differential output	0	31, 32	2
OUT8P, OUT8M	Wire 2, channel 4 LVDS differential output	0	33, 34	2
PD	Power-down input	I	13	1
REFB	Negative-reference input/output	Ю	54	1
REFT	Positive-reference input/output	Ю	55	1
RESET	Serial interface RESET input, active LOW.  When using the serial interface mode, the user <i>must</i> initialize internal registers through hardware RESET by applying a low-going pulse on this pin or by using software reset option. See the <i>Serial Interface</i> section.	I	64	1
SCLK	Serial interface clock input. The pin has an internal 300-k $\Omega$ pulldown resistor.	I	63	1
SDATA	Serial interface data input. The pin has an internal 300-kΩ pulldown resistor.	I	62	1
SDOUT	Serial register readout This pin is in the high-impedance state after reset. When the <readout> bit is set, the SDOUT pin becomes active. This is a CMOS digital output running from the AVDD supply.</readout>	0	52	1
SYNC	Input signal to synchronize channels and chips when used with reduced output data rates  Alternate function: Clamp signal input (14-bit ADC mode only)	I	49	1
VCM	Outputs the common-mode voltage (1.5 V) that can be used externally to bias the analog input pins.	0	53	1



# PACKAGE/ORDERING INFORMATION(1)

PRODUCT	PACKAGE- LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	LEAD/BALL FINISH	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QTY
ADS5263	QFN-64	RGC	–40°C to 85°C	Cu Matte Sn	ADS5263	ADS5263IRGCT ADS5263IRGCR	Tana and roal
AD33203	QFIN-04	RGC	-40 C to 65 C	Cu Matte Sii	ADS5263NM	ADS5263IRGCT-NM ADS5263IRGCR-NM	Tape and reel

<sup>(1)</sup> Eco Plan – The planned eco-friendly classification:

# ABSOLUTE MAXIMUM RATINGS(1)

	VALUE	UNIT
Supply voltage range, AVDD	−0.3 V to 3.9	V
Supply voltage range, LVDD	−0.3 V to 2.2	V
Voltage between AGND and DRGND	-0.3 to 0.3	V
Voltage applied to analog input pins – INP_A, INM_A, INP_B, INM_B	-0.3V to minimum (3.6, AVDD + 0.3 V)	V
Voltage applied to input pins – CLKP, CLKM <sup>(2)</sup> , RESET, SCLK, SDATA, CSZ	-0.3 V to AVDD + 0.3 V	V
Voltage applied to reference input pins	-0.3 to 2.8	V
Operating free-air temperature range, T <sub>A</sub>	-40 to 85	°C
Operating junction temperature range, T <sub>J</sub>	125	°C
Storage temperature range, T <sub>stg</sub>	-65 to 150	°C
ESD, human body model	2	kV

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

When AVDD is turned off, it is recommended to switch off the input clock (or ensure the voltage on CLKP, CLKM is < |0.3V|. This

#### THERMAL INFORMATION

		ADS5263	
	THERMAL METRIC <sup>(1)</sup>	QFN	UNITS
		64 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	20.6	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	6.1	
$\theta_{JB}$	Junction-to-board thermal resistance	2.7	°C/W
Ψлт	Junction-to-top characterization parameter	0.2	C/VV
ΨЈВ	Junction-to-board characterization parameter	2.6	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	0.4	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

prevents the ESD protection diodes at the clock input pins from turning on.



# **RECOMMENDED OPERATING CONDITIONS**

SUPPLIES			MIN	IIF	IVIAA	UNIT
AVDD	Analog supply voltage		3	3.3	3.6	V
LVDD	Digital supply voltage		1.7	1.8	1.9	V
ANALOG IN	IPUTS					
	Differential insulturality and another	16-bit ADC mode		3.3 1.8 4 2 1.5 ±0.1 70 140 1.5 1.6 0.7 3.3		$V_{PP}$
	Differential input voltage range	14-bit ADC mode		2		$V_{PP}$
	Input common-mode voltage		1	.5 ±0.1	3.3 3.6 1.8 1.9  4 2 ±0.1 70 140  1.5 1.6 0.7 3.3 50% 65%	V
	Maximum analog input	4-Vpp input amplitude, 16-bit ADC mode		140		
	frequency	2-Vpp input amplitude, 16-bit ADC mode		140		MHz
CLOCK INP	TUT					
	Input clock sample rate		10		100	MSPS
	Digital supply voltage  UTS  Differential input voltage range   16   14   Input common-mode voltage  Maximum analog input frequency   2-1   Input clock sample rate  Input clock amplitude differential (VCLKP-VCLKM)   LV   LV   Input clock duty cycle  PUTS  Maximum external load capacitance	Sine wave, ac-coupled	0.2	1.5		$V_{PP}$
	Input clock amplitude differential	LVPECL, ac-coupled	0.2	3.3 1.8 4 2 1.5 ±0.1 70 140 1.5 1.6 0.7 3.3 50%		$V_{PP}$
	Input clock sample rate  Input clock amplitude differential	LVDS, ac-coupled	0.2	0.7		$V_{PP}$
		LVCMOS, single-ended, ac-coupled		3.3		V
	Input clock duty cycle		35%	50%	65%	
DIGITAL O	JTPUTS					•
C <sub>LOAD</sub>	Maximum external load capacitan	nce from each output pin to DRGND		5		pF
R <sub>LOAD</sub>	Differential load resistance betwe	en the LVDS output pairs (LVDS mode)		100		Ω
	Operating free-air temperature, T	A	-40		85	°C



## **ELECTRICAL CHARACTERISTICS DYNAMIC PERFORMANCE - 16-BIT ADC**

Typical values are at 25°C, AVDD = 3.3V, LVDD = 1.8 V, 50% clock duty cycle, -1-dBFS differential analog input (unless otherwise noted).

MIN and MAX values are across the full temperature range  $T_{MIN} = -40^{\circ}C$  to  $T_{MAX} = 85^{\circ}C$ , AVDD = 3.3 V, LVDD = 1.8 V

DADAMETEDS	TEST CONDITIONS	10	0 MSPS		8	80 MSPS	<b>3</b>	HIMITO	
PARAMETERS	IESI CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
	f <sub>in</sub> = 5 MHz at 25°C	81	84.5			85.5			
SNR	f <sub>in</sub> = 5 MHz across temperature	80							
Signal-to-noise ratio	f <sub>in</sub> = 10 MHz		84.6			85.3		dBFS	
eignal to holds rails	$f_{in} = 30 \text{ MHz}$		82.7			83.1			
	$f_{in} = 65 \text{ MHz}$		78.9			79.4			
	$f_{in} = 5 \text{ MHz}$	76.6	78.2			78.8			
SINAD Signal-to-noise and distortion	$f_{in} = 10 \text{ MHz}$		77.5			79		dBFS	
ratio	$f_{in}n = 30 \text{ MHz}$		74.8			76		ubro	
	$f_{in} = 65 \text{ MHz}$		71.6			72.5	MAX 5.5 5.5 5.3 5.3 5.1 5.4 5.8 79 76 5.2 5.2 8.8 5.1 77 75 5.3 8.8 5.2 76 6.2 4.4 8.5 8.4 8.3 76 8.0 8.1 77 75 9.0 9.0 8.8 8.6 9.2 1		
<b>ENOB</b> Effective number of bits	f <sub>in</sub> = 5 MHz		12.7			12.8		LSB	
<b>DNL</b> Differential non-linearity	f <sub>in</sub> = 5 MHz		±0.1			±0.1		LSB	
INL Integrated non-linearity	f <sub>in</sub> = 5 MHz		±2.2			±2.2		LSB	
	f <sub>in</sub> = 5 MHz	73.5	80			80			
SFDR Spurious-free dynamic range  THD  Total harominc distortion	f <sub>in</sub> = 10 MHz		80			81		4D -	
	f <sub>in</sub> = 30 MHz		76			77		dBc	
	f <sub>in</sub> = 65 MHz		74			75	80 81 77 75 78.8 79.2 76 72.4		
	f <sub>in</sub> = 5 MHz	72.5	78			78.8		dBo	
ГНД	f <sub>in</sub> = 10 MHz		77.4			79.2			
Total harominc distortion	1 = 30 MHz       74.8       76         2 = 65 MHz       71.6       72.5         2 = 5 MHz       12.7       12.8         2 = 5 MHz       ±0.1       ±0.1         3 = 5 MHz       ±2.2       ±2.2         4 = 5 MHz       73.5       80       80         8 = 10 MHz       80       81         8 = 30 MHz       76       77         8 = 65 MHz       72.5       78       78.8         8 = 10 MHz       77.4       79.2         8 30 MHz       74.5       76         8 5 MHz       73.5       83.5       85         8 10 MHz       81       84         8 30 MHz       80       83         8 65 MHz       75       76         8 5 MHz       73.5       80       80         8 10 MHz       80       81         8 30 MHz       75       77         8 5 MHz       74       75         8 5 MHz       80       90         8 10 MHz       85       80	dBc							
	f <sub>in</sub> = 65 MHz		71.4			72.4	85.5  85.3  83.1  79.4  78.8  79  76  72.5  12.8  ±0.1  ±2.2  80  81  77  75  78.8  79.2  76  72.4  85  84  83  76  80  81  77  75  90  90  88  86  92		
	f <sub>in</sub> = 5 MHz	73.5	83.5			85			
HD2	f <sub>in</sub> = 10 MHz		81			84		dD.o	
Second harmonic Distortion	f <sub>in</sub> = 30 MHz		80			83		dBc	
	f <sub>in</sub> = 65 MHz		75			76			
	f <sub>in</sub> = 5 MHz	73.5	80			80			
HD3	f <sub>in</sub> = 10 MHz		80			81		4D.	
Third harmonic distortion	f <sub>in</sub> = 30 MHz		75			77		dBc	
	f <sub>in</sub> = 65 MHz		74			75	MAX		
	f <sub>in</sub> = 5 MHz		80			90			
Worst Spur	f <sub>in</sub> = 10 MHz		85			90		4D.	
Excluding HD2, HD3	f <sub>in</sub> n = 30 MHz		85			88		dBc	
	f <sub>in</sub> = 65 MHz		82			86			
IMD 2-tone intermodulation distortion	f <sub>1</sub> = 8 MHz, f <sub>2</sub> = 10 MHZ, each tone at -7 dBFS		92			92		dBFS	
Input overload recovery	Recovery to within 1% (of final value) for 6-dB overload with sine wave input		1			1		clock cyles	
PSRR AC power supply rejection ratio	For 50 mV signal on AVDD supply, up to 1 MHz ripple frequency		30			30		dB	



## **ELECTRICAL CHARACTERISTICS GENERAL – 16-BIT ADC MODE**

Typical values are at 25°C, AVDD = 3.3V, LVDD = 1.8V, 50% clock duty cycle, -1dBFS differential analog input (unless otherwise noted).

MIN and MAX values are across the full temperature range  $T_{MIN} = -40$ °C to  $T_{MAX} = 85$ °C, AVDD = 3.3V, LVDD = 1.8V

	J WIIIN	100	MSPS		80	MSP	S	
	PARAMETERS	MIN	TYP	MA X	MI N	TYP	MAX	UNITS
ANALO	G INPUT							
	Differential input voltage range (0-dB gain)		4			4		Vpp
	Differential input resistance (at dc)		2.5			2.5		kΩ
	Differential input capacitance		12			12		pF
	Analog input bandwidth		700			700		MHz
	Analog input common-mode current (per input pin)		8			8		μA/MSPS
	VCM common-mode output voltage		1.5			1.5		V
	VCM output current capability		3			3		mA
DC ACC	URACY							
	Offset error		±10	±30		±10		mV
E <sub>GREF</sub>	Gain error due to internal reference inaccuracy alone	-2.5	±0.5	2.5		±0.5		% FS
E <sub>GCHAN</sub>	Gain error of channel alone		1			1		% FS
	Gain matching		0.5%			0.5%		
POWER	SUPPLY							
IAVDD	Analog supply current		370	390		290		mA
ILVDD	Digital and output buffer supply current with 100- $\Omega$ external LVDS termination		110	150		100		mA
	Analog power		1.22			0.96		W
	Digital power		0.2			0.18		W
	Global power down		63	110		63		mW
	Standby		208	250		208		mW



### **ELECTRICAL CHARACTERISTICS DYNAMIC PERFORMANCE – 14-BIT ADC**

Typical values are at 25°C, AVDD = 3.3V, LVDD = 1.8 V, 50% clock duty cycle, -1-dBFS differential analog input (unless otherwise noted).

MIN and MAX values are across the full temperature range  $T_{MIN} = -40^{\circ}C$  to  $T_{MAX} = 85^{\circ}C$ , AVDD = 3.3 V, LVDD = 1.8 V

DADAMETERS	TEST COMPITIONS	10	00 MSPS		LINUTO
PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNITS
	f <sub>in</sub> = 5 MHz	68.8	74		
SNR Signal-to-noise ratio	$f_{in}v = 30 \text{ MHz}$		73		dBFS
Signal-to-Hoise fatto	f <sub>in</sub> = 65 MHz		71.3		
	f <sub>in</sub> = 5 MHz	65.8	73.5		
SINAD Signal-to-noise and distortion ratio	f <sub>in</sub> = 30 MHz		71.9		dBFS
orginal to Holse and distortion ratio	f <sub>in</sub> n = 65 MHz		70.3		
	f <sub>in</sub> = 5 MHz	71.8	85		
SFDR Spurious-free dynamic range	f <sub>in</sub> = 30 MHz		81		dBc
Spurious-free dynamic range	f <sub>in</sub> = 65 MHz		78		
	f <sub>in</sub> = 5 MHz	69	83.5		
THD Total harmonic distortion	f <sub>in</sub> = 30 MHz		78		dBc
Total Harmonic distortion	f <sub>in</sub> = 65 MHz		76.5		
	f <sub>in</sub> = 5 MHz	71.8	92		
HD2 Second harmonic Distortion	f <sub>in</sub> = 30 MHz		84		dBc
Second Harmonic Distortion	f <sub>in</sub> = 65 MHz		80		
	f <sub>in</sub> = 5 MHz	71.8	85		
HD3 Third harmonic distortion	f <sub>in</sub> = 30 MHz		81		dBc
Tillia Haimonic distollion	f <sub>in</sub> = 65 MHz		78		



## **DIGITAL CHARACTERISTICS**

The DC specifications refer to the condition where the digital outputs are not switching, but are permanently at a valid logic level 0 or 1. AVDD = 3.3V, LVDD = 1.8V

	PARAMETE	:D	CONDITIONS	MIN	TYP	MAX	UNIT
		<u></u>		IVIIIV	1115	IVIAA	UNIT
DIGITA	AL INPUTS – RESET, SCI	LK, SDATA, CS, PDN, S	SYNC, INT/EXT				
V <sub>IH</sub>	High-level input voltage		All digital inputs support 1.8-V and 3.3-V CMOS logic levels.	1.3			٧
$V_{IL}$	Low-level input voltage					0.4	٧
I <sub>IH</sub>	High-level input current	SDATA, SCLK, CS (1)	V <sub>HIGH</sub> = 1.8 V		5		μΑ
I <sub>IL</sub>	Low-level input current	SDATA, SCLK, $\overline{\text{CS}}$	V <sub>LOW</sub> = 0 V		0		μΑ
DIGITA	AL CMOS OUTPUT - SDO	DUT					
V <sub>OH</sub>	High-level output voltage		Ι <sub>ΟΗ</sub> = 100 μΑ		AVDD – 0.05		V
V <sub>OL</sub>	Low-level output voltage		I <sub>OL</sub> = 100 μA		0.05		٧
DIGITA	AL OUTPUTS – LVDS INT	ERFACE (OUT1P/M TO	O OUT8P/M, ADCLKP/M, LCLKP/M)				•
V <sub>ODH</sub>	High-level output differer	ntial voltage	With external 100-Ω termination	275	370	465	mV
$V_{ODL}$	Low-level output differen	tial voltage	With external 100-Ω termination	-465	-370	-275	mV
$V_{OCM}$	Output common-mode ve	oltage		1000	1200	1400	mV

(1)  $\overline{\text{CS}}$ , SDATA, SCLK have internal 300-k $\Omega$  pulldown resistor.




Figure 3. LVDS Output Voltage Levels



### TIMING REQUIREMENTS(1)

Typical values are at 25°C, AVDD = 3.3 V, LVDD = 1.8 V, sampling frequency = 100 MSPS, sine wave input clock = 1.5 Vpp clock amplitude,

 $C_{LOAD}$  = 5 pF $^{(2)}$ , RL $_{OAD}$  = 100  $\Omega^{(3)}$ , unless otherwise noted. MIN and MAX values are across the full temperature range T $_{MIN}$  =  $-40^{\circ}$ C to T $_{MAX}$  = 85 $^{\circ}$ C, AVDD = 3.3 V, LVDD = 1.7 V to 1.9 V

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>j</sub>	Aperture jitter			220		fs rms
	\\/_l time	Time to valid data after coming out of STANDBY mode		10		
	Wake-up time	Time to valid data after coming out of global power down		60		μs
	ADC latency	Latency of ADC alone, excludes the delay from input clock to output clock (t <sub>PDI</sub> ), Figure 5		16		Clock cycles
2 WIRE,	16× SERIALIZATION <sup>(4)</sup>					
t <sub>su</sub>	Data setup time	Data valid (5) to zero-crossing of LCLKP	0.23			ns
t <sub>h</sub>	Data hold time	Zero-crossing of LCLKP to data becoming invalid (5)	0.31			ns
t <sub>PDI</sub>	Clock propagation delay	Input clock rising edge crossover to output frame clock ADCLKP rising edge crossover, $t_{PDI} = (t_s/4) + t_{delay}$	6.8	8.8	10.8	ns
	Variation of t <sub>PDI</sub>	Between two devices at same temperature and LVDD supply		±0.6		ns
	LVDS bit clock duty cycle	Duty cycle of differential clock, (LCLKP-LCLKM)		50%		
t <sub>RISE</sub>	Data rise time, Data fall time	Rise time measured from –100 mV to 100 mV, Fall time measured from 100 mV to –100 mV 10 MSPS ≤ Sampling frequency ≤ 100 MSPS		0.17		ns
t <sub>CLKRISE</sub>	Output clock rise time, Output clock fall time	Rise time measured from −100 mV to 100 mV Fall time measured from 100 mV to −100 mV 10 MSPS ≤ Sampling frequency ≤ 100 MSPS		0.2		ns

- (1) Timing parameters are ensured by design and characterization and not tested in production.
- (2) C<sub>LOAD</sub> is the effective external single-ended load capacitance between each output pin and ground.
- (3) R<sub>LOAD</sub> is the differential load resistance between the LVDS output pair.
- (4) Measurements are done with a transmission line of 100-Ω characteristic impedance between the device and the load. Setup and hold time specifications take into account the effect of jitter on the output data and clock.
- (5) Data valid refers to logic HIGH of 100 mV and logic LOW of -100 mV.

Table 1. LVDS Timing at Lower Sampling Frequencies - 2 Wire, 16× Serialization

SAMPLING FREQUENCY, MSPS	SETUP TIME, ns		HOLD TIME, ns		E, ns	
	Min	Тур	Max	Min	Тур	Max
80	0.47			0.47		
65	0.56			0.7		
50	0.66			1		
20	2.7			2.8		

Table 2. LVDS Timing for 1 Wire 16× Serialization

SAMPLING FREQUENCY, MSPS	SET	UP TIMI	E, ns	HOLD TIME, ns				
	Min	Тур	Max	Min	Тур	Max		
65	0.15			0.31				
50	0.27			0.35				
40	0.45			0.55				
20	1.1			1.4				
Clock Propagation Delay		t <sub>delay</sub> , ns	5					
$t_{PDI} = (t_8/8) + t_{delay}$ 10 MSPS < Sampling Frequency < 65 MSPS	Тур	Min	Max					
To wor o Coampling Frequency Coa wor o	6.8	8.8	10.8					



# Table 3. LVDS Timing for 2 Wire, 14× Serialization

SAMPLING FREQUENCY, MSPS	SET	Ē, ns	HOLD TIME, ns				
	Min	Тур	Max	Min	Тур	Max	
100	0.29			0.39			
80	0.51			0.60			
65	0.58			0.82			
50	0.85			1.20			
20	3.2			3.3			
Clock Propagation Delay		t <sub>delay</sub> , ns	3				
$t_{PDI} = (t_{s}/3.5) + t_{delay}$ 10 MSPS < Sampling Frequency < 100 MSPS	Тур	Min	Max				
To Mor 5 Camping Frequency > 100 Mor 5	6.8	8.8	10.8				

# Table 4. LVDS Timing for 1 Wire, 14× Serialization

SAMPLING FREQUENCY, MSPS	SET	UP TIME	E, ns	HOLD TIME, ns				
	Min	Тур	Max	Min	Тур	Max		
65	0.19			0.28				
50	0.37			0.42				
30	0.70			1.0				
20	1.3			1.5				
Clock Propagation Delay		t <sub>delay</sub> , ns	;					
$t_{PDI} = (t_s/7) + t_{delay}$ 10 MSPS < Sampling Frequency < 65 MSPS	MIN	Тур	Max					
To Mor o Fourtpling Frequency 4 00 Mor o	6.8	8.8	10.8					




Figure 4. LVDS Timing






Figure 5. Latency Diagram



#### **DEVICE CONFIGURATION**

ADS5263 has several modes that can be configured using a serial programming interface, as described below. In addition, the device has dedicated parallel pins for controlling common functions such as power down and internal or external reference selection.

#### **Table 5. PDN CONTROL PIN**

VOLTAGE APPLIED ON PDN	STATE OF REGISTER BIT	DESCRIPTION
0 V	X (don't care)	Normal operation
Laria IIICI	0	Device enters global power-down mode
Logic HIGH	1	Device enters standby mode

### Table 6. INT/EXT CONTROL PIN

VOLTAGE APPLIED ON INT/EXT	DESCRIPTION
0 V	External reference mode. Reference voltage must be forced on REFT and REFB pins.
Logic HIGH	Internal reference

#### **SERIAL INTERFACE**

The ADC has a set of internal registers, which can be accessed by the serial interface formed by pins  $\overline{CS}$  (serial interface enable), SCLK (serial interface clock) and SDATA (serial interface data).

When  $\overline{CS}$  is low,

- Serial shift of bits into the device is enabled.
- Serial data (on SDATA pin) is latched at every rising edge of SCLK.
- The serial data is loaded into the register at every 24<sup>th</sup> SCLK rising edge.

In case the word length exceeds a multiple of 24 bits, the excess bits are ignored. Data can be loaded in multiples of 24-bit words within a single active  $\overline{\text{CS}}$  pulse.

The first 8 bits form the register address and the remaining 16 bits form the register data. The interface can work with SCLK frequencies from 20 MHz down to very low speeds (a few hertz) and also with non-50% SCLK duty cycle.

### **Register Initialization**

After power up, the internal registers MUST be initialized to their default values. This can be done in one of two ways:

1. Through a hardware reset by applying a low-going pulse on the RESET pin (of width greater than 10 ns) as shown in Figure 6.

OR

2. By applying software reset. Using the serial interface, set the <RESET> bit (D7 in register 0x00) to HIGH. This initializes internal registers to their default values and then self-resets the <RESET> bit to *low*. In this case, the RESET pin is kept high (inactive).






Figure 6. Serial Interface Timing

### SERIAL INTERFACE TIMING CHARACTERISTICS


Typical values at 25°C, MIN and MAX values across the full temperature range  $T_{MIN} = -40$ °C to  $T_{MAX} = 85$ °C, AVDD = 3.3 V, LVDD = 1.8 V, unless otherwise noted.

	PARAMETER	MIN	TYP	MAX	UNIT
f <sub>SCLK</sub>	SCLK frequency (= 1/ t <sub>SCLK</sub> )	> DC		20	MHz
t <sub>SLOADS</sub>	CS to SCLK setup time	25			ns
t <sub>SLOADH</sub>	SCLK to CS hold time	25			ns
t <sub>DS</sub>	SDATA setup time	25			ns
t <sub>DH</sub>	SDATA hold time	25			ns

## **RESET TIMING**

Typical values at 25°C, MIN and MAX values across the full temperature range  $T_{MIN} = -40$ °C to  $T_{MAX} = 85$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>1</sub>	Power-on delay	Delay from power up of AVDD and LVDD to RESET pulse active		1		ms
t <sub>2</sub>	Reset pulse duration	Pulse duration of active RESET signal	50			ns
t <sub>3</sub>	Register write delay	Delay from RESET disable to CS active		100		ns



NOTE: A high-going pulse on RESET pin is required in serial interface mode in case of initialization through hardware reset. For parallel interface operation, RESET has to be tied permanently HIGH.

Figure 7. Reset Timing Diagram




### Serial Register Readout

The device includes a mode where the contents of the internal registers can be read back on SDOUT pin. This may be useful as a diagnostic check to verify the serial interface communication between the external controller and the ADC.

By default, after power up and device reset, the SDOUT pin is in the high-impedance state. When the readout mode is enabled using the register bit <READOUT>, SDOUT outputs the contents of the selected register serially, described as follows.

- Set register bit <READOUT> = 1 to put the device in serial readout mode. This disables any further writes
  into the internal registers, EXCEPT the register at address 1. Note that the <READOUT> bit itself is also
  located in register 1.
  - The device can exit readout mode by writing <READOUT> to 0.
  - Only the contents of register at address 1 cannot be read in the register readout mode.
- Initiate a serial interface cycle specifying the address of the register (A7-A0) whose content is to be read.
- The device serially outputs the contents (D15–D0) of the selected register on the SDOUT pin.
- The external controller can latch the contents at the rising edge of SCLK.
- To exit the serial readout mode, reset register bit <READOUT> = 0, which enables writes into all registers of the device. At this point, the SDOUT pin enters the high-impedance state.



B) Read Contents of Register 0x0F. This Register has been Initialized with 0x0200 (The Device was earlier put in global power down)




Figure 8. Serial Readout Timing



# **SERIAL REGISTER MAP**

# Table 7. Summary of Functions Supported by Serial Interface<sup>(1)</sup>

Desistes							01 1 4110		-								
Register Address								Registe	r Data <sup>(2)</sup>								
A7-A0 in HEX	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	<reset></reset>	
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	<readout></readout>	
2	0	0	<en sync=""></en>	0	0	0	0	0	0	0	0	0	0	0	0	0	
F	0	0	0	0	0	<config PD PIN&gt;</config 	<global PDN&gt;</global 	<standby></standby>	<pdn CH 4B&gt;</pdn 	<pdn CH 3B&gt;</pdn 	<pdn CH 2B&gt;</pdn 	<pdn CH 1B&gt;</pdn 	<pdn CH 4A&gt;</pdn 	<pdn CH 3A&gt;</pdn 	<pdn CH 2A&gt;</pdn 	<pdn CH 1A&gt;</pdn 	
11	0	0	0	0	0	<l\< td=""><td>DS CURR DA</td><td>TA&gt;</td><td>0</td><td><lv< td=""><td>DS CURR ADO</td><td>CLK&gt;</td><td>0</td><td><l< td=""><td>VDS CURR LO</td><td>CLK&gt;</td></l<></td></lv<></td></l\<>	DS CURR DA	TA>	0	<lv< td=""><td>DS CURR ADO</td><td>CLK&gt;</td><td>0</td><td><l< td=""><td>VDS CURR LO</td><td>CLK&gt;</td></l<></td></lv<>	DS CURR ADO	CLK>	0	<l< td=""><td>VDS CURR LO</td><td>CLK&gt;</td></l<>	VDS CURR LO	CLK>	
12	0	<enable LVDS TERM&gt;</enable 	0	0	0	<l\< td=""><td>/DS TERM DA</td><td>TA&gt;</td><td>0</td><td><lv< td=""><td>DS TERM ADO</td><td>CLK&gt;</td><td>0</td><td>&lt;1</td><td>LVDS TERM LO</td><td>CLK&gt;</td></lv<></td></l\<>	/DS TERM DA	TA>	0	<lv< td=""><td>DS TERM ADO</td><td>CLK&gt;</td><td>0</td><td>&lt;1</td><td>LVDS TERM LO</td><td>CLK&gt;</td></lv<>	DS TERM ADO	CLK>	0	<1	LVDS TERM LO	CLK>	
14	0	0	0	0	0	0	0	0	0	0	0	0	<en lfns<br="">CH 4&gt;</en>	<en lfns<br="">CH 3&gt;</en>	<en lfns<br="">CH 2&gt;</en>	<en lfns<br="">CH 1&gt;</en>	
25	0	0	0	0	0	0	0	0	0	<ramp TEST PATTERN&gt;</ramp 	<dual CUSTOM PATTERN&gt;</dual 	<single CUSTOM PATTERN&gt;</single 		PATTERN B 1514]		PATTERN A [1514]	
26		,	,			CUSTOM PATTERN A DATA[130]											
27					CUS	STOM PATTER	N B DATA[13	0]						0	0		
28	<en word-<br="">WISE CONTROL&gt;</en>												<word- WISE CH4</word- 	<word- WISE CH3&gt;</word- 	<word- WISE CH2&gt;</word- 	<word-wise CH1&gt;</word-wise 	
29	0	0	0	0	0	0	0	0	0	0	0	0	0	0	<en dig<br="">FILTER&gt;</en>	<en avg=""></en>	
2A		<gain ch<="" td=""><td>4&gt;</td><td></td><td></td><td><gain< td=""><td>I CH3&gt;</td><td></td><td></td><td><ga< td=""><td>IN CH2&gt;</td><td></td><td></td><td><gai< td=""><td>N CH1&gt;</td><td></td></gai<></td></ga<></td></gain<></td></gain>	4>			<gain< td=""><td>I CH3&gt;</td><td></td><td></td><td><ga< td=""><td>IN CH2&gt;</td><td></td><td></td><td><gai< td=""><td>N CH1&gt;</td><td></td></gai<></td></ga<></td></gain<>	I CH3>			<ga< td=""><td>IN CH2&gt;</td><td></td><td></td><td><gai< td=""><td>N CH1&gt;</td><td></td></gai<></td></ga<>	IN CH2>			<gai< td=""><td>N CH1&gt;</td><td></td></gai<>	N CH1>		
2C	0	0	0	0	0	0	0	0	<avg< td=""><td>OUT 4&gt;</td><td><avg< td=""><td>OUT 3&gt;</td><td><avg< td=""><td>OUT 2&gt;</td><td><avg< td=""><td>OUT 1&gt;</td></avg<></td></avg<></td></avg<></td></avg<>	OUT 4>	<avg< td=""><td>OUT 3&gt;</td><td><avg< td=""><td>OUT 2&gt;</td><td><avg< td=""><td>OUT 1&gt;</td></avg<></td></avg<></td></avg<>	OUT 3>	<avg< td=""><td>OUT 2&gt;</td><td><avg< td=""><td>OUT 1&gt;</td></avg<></td></avg<>	OUT 2>	<avg< td=""><td>OUT 1&gt;</td></avg<>	OUT 1>	
2E	0	0	0	0	0	0	<fil< td=""><td>TER TYPE CH</td><td>1&gt;</td><td><di< td=""><td>EC by RATE C</td><td>H1&gt;</td><td>0</td><td><odd tap<br="">CH1&gt;</odd></td><td>0</td><td><use filter<br="">CH1&gt;</use></td></di<></td></fil<>	TER TYPE CH	1>	<di< td=""><td>EC by RATE C</td><td>H1&gt;</td><td>0</td><td><odd tap<br="">CH1&gt;</odd></td><td>0</td><td><use filter<br="">CH1&gt;</use></td></di<>	EC by RATE C	H1>	0	<odd tap<br="">CH1&gt;</odd>	0	<use filter<br="">CH1&gt;</use>	
2F	0	0	0	0	0	0	<fil< td=""><td>TER TYPE CH</td><td>2&gt;</td><td><di< td=""><td>EC by RATE C</td><td>H2&gt;</td><td>0</td><td><odd tap<br="">CH2&gt;</odd></td><td>0</td><td><use filter<br="">CH2&gt;</use></td></di<></td></fil<>	TER TYPE CH	2>	<di< td=""><td>EC by RATE C</td><td>H2&gt;</td><td>0</td><td><odd tap<br="">CH2&gt;</odd></td><td>0</td><td><use filter<br="">CH2&gt;</use></td></di<>	EC by RATE C	H2>	0	<odd tap<br="">CH2&gt;</odd>	0	<use filter<br="">CH2&gt;</use>	
30	0	0	0	0	0	0	<fil< td=""><td>TER TYPE CH</td><td>3&gt;</td><td><di< td=""><td>EC by RATE C</td><td>H3&gt;</td><td>0</td><td><odd tap<br="">CH3&gt;</odd></td><td>0</td><td><use filter<br="">CH3&gt;</use></td></di<></td></fil<>	TER TYPE CH	3>	<di< td=""><td>EC by RATE C</td><td>H3&gt;</td><td>0</td><td><odd tap<br="">CH3&gt;</odd></td><td>0</td><td><use filter<br="">CH3&gt;</use></td></di<>	EC by RATE C	H3>	0	<odd tap<br="">CH3&gt;</odd>	0	<use filter<br="">CH3&gt;</use>	
31	0	0	0	0	0	0	<fil< td=""><td>TER TYPE CH</td><td>4&gt;</td><td><di< td=""><td>EC by RATE C</td><td>H4&gt;</td><td>0</td><td><odd tap<br="">CH4&gt;</odd></td><td>0</td><td><use filter<br="">CH4&gt;</use></td></di<></td></fil<>	TER TYPE CH	4>	<di< td=""><td>EC by RATE C</td><td>H4&gt;</td><td>0</td><td><odd tap<br="">CH4&gt;</odd></td><td>0</td><td><use filter<br="">CH4&gt;</use></td></di<>	EC by RATE C	H4>	0	<odd tap<br="">CH4&gt;</odd>	0	<use filter<br="">CH4&gt;</use>	
38	0	0	0	0	0	0	0	0	0	0	0	0	0	0	<outp< td=""><td>UT RATE&gt;</td></outp<>	UT RATE>	
42	0	0	0	0	0	0	0	0	0	<phas< td=""><td>E_DDR&gt;</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></phas<>	E_DDR>	0	0	0	0	0	
45	0	0	0	0	0	0	0	0	0	0	0	0	0	0	<sync PATTERN&gt;</sync 	<deskew PATTERN&gt;</deskew 	
46	<en seriali<br="">ZATION&gt;</en>	0	0	0	<16× SERIALI ZATION>	<14× SERIALI ZATION>	0	0	0	0	<pad two<br="">0s&gt;</pad>	0	<msb FIRST&gt;</msb 	<2S COMPL>	0	<2-WIRE 0.5X FRAME>	
50	<en map1=""></en>	0	0	0		<map_ch12< td=""><td>234_OUT2A&gt;</td><td>•</td><td></td><td><map_ch1< td=""><td>1234_OUT1B&gt;</td><td>•</td><td colspan="4"><map_ch1234_out1a></map_ch1234_out1a></td></map_ch1<></td></map_ch12<>	234_OUT2A>	•		<map_ch1< td=""><td>1234_OUT1B&gt;</td><td>•</td><td colspan="4"><map_ch1234_out1a></map_ch1234_out1a></td></map_ch1<>	1234_OUT1B>	•	<map_ch1234_out1a></map_ch1234_out1a>				

<sup>(1)</sup> Multiple functions in a register can be programmed in a single write operation.(2) All registers are cleared to zero after software or hardware reset is applied.

20



www.ti.com

# Table 7. Summary of Functions Supported by Serial Interface<sup>(1)</sup> (continued)

Register Address	register Data**																
A7-A0 in HEX	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
51	<en map2=""></en>	0	0	0		<map_ch12< th=""><th>34_OUT3B&gt;</th><th></th><th colspan="8"><map_ch1234_out3a> <map_ch1234_out2b></map_ch1234_out2b></map_ch1234_out3a></th></map_ch12<>	34_OUT3B>		<map_ch1234_out3a> <map_ch1234_out2b></map_ch1234_out2b></map_ch1234_out3a>								
52	<en map3=""></en>	0	0	0	0	0	0	0		<map_ch1< th=""><th>234_OUT4B&gt;</th><th></th><th colspan="5"><map_ch1234_out4a></map_ch1234_out4a></th></map_ch1<>	234_OUT4B>		<map_ch1234_out4a></map_ch1234_out4a>				
В3	<en adc<br="">MODE&gt;</en>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	16B/14B ADC MODE	



#### **Default State After Reset**

- Device is in normal operation mode with 16-bit ADC enabled for all 4 channels.
- Output interface is 1-wire, 16x serialization with 8x bit clock and 1x frame clock frequency
- Serial readout is disabled
- PD pin is configured as global power-down pin
- LVDS output current is set to 3.5 mA; internal termination is disabled.
- · Digital gain is set to 0 dB.
- Digital modes such as LFNS, digital filters are disabled.

#### **DESCRIPTION OF SERIAL REGISTERS**

REGISTER ADDRESS								REG	ISTER I	DATA						
A7-A0 IN HEX	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	<reset></reset>

### D0 <RESET>

1 Software reset applied – resets all internal registers to their default values and self-clears to 0

A7-A0 IN HEX	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	<readout></readout>

#### D0 <READOUT>

- 0 Serial readout of registers is disabled. Pin SDOUT is in the high-impedance state.
- 1 Serial readout enabled, SDOUT pin functions as serial data readout.

A7-A0 IN HEX	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
2	0	0	<en sync=""></en>	0	0	0	0	0	0	0	0	0	0	0	0	0

#### D13 <EN SYNC>

- 0 SYNC pin is disabled.
- 1 SYNC pin can be used to synchronize the decimation filters across channels and across multiple chips.

A7-A0 IN HEX	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
F	0	0	0	0	0	<con FIG PD PIN&gt;</con 	<glo BAL PDN&gt;</glo 	<sta ND BY&gt;</sta 	<pdn CH 4B&gt;</pdn 	<pdn CH 3B&gt;</pdn 	<pdn CH 2B&gt;</pdn 	<pdn CH 1B&gt;</pdn 	<pdn CH 4A&gt;</pdn 	<pdn CH 3A&gt;</pdn 	<pdn CH 2A&gt;</pdn 	<pdn CH 1A&gt;</pdn 

### D10 <CONFIG PDN PIN> Can be used to configure PDN pin as global power down or standby

- 0 PDN pin functions as global power down.
- 1 PDN pin functions as standby.

### D9 <GLOBAL PDN>

- 0 Normal ADC operation
- 1 Device is put in global power down. All four channels are powered down, including LVDS output data and clock buffers.

Copyright © 2011, Texas Instruments Incorporated



### D8 <STANDBY>

- 0 Normal ADC operation
- 1 Device is put in standby. All four ADCs are powered down. Internal PLL, LVDS bit clock, and frame clock are running.
- D7- <PDN CH X> Individual channel power down D0
- 0 Channel X is powered up.
- 1 Channel X is powered down.

REGISTER ADDRESS								REGI	STER I	DATA						
A7-A0 IN HEX	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
11	0	0	0	0	0	<lvds c<="" th=""><th>URR D</th><th>ATA&gt;</th><th>0</th><th><lvds cuf<="" th=""><th>RR AD</th><th>CLK&gt;</th><th>0</th><th><lvds c<="" th=""><th>URR L</th><th>CLK&gt;</th></lvds></th></lvds></th></lvds>	URR D	ATA>	0	<lvds cuf<="" th=""><th>RR AD</th><th>CLK&gt;</th><th>0</th><th><lvds c<="" th=""><th>URR L</th><th>CLK&gt;</th></lvds></th></lvds>	RR AD	CLK>	0	<lvds c<="" th=""><th>URR L</th><th>CLK&gt;</th></lvds>	URR L	CLK>

#### D10-D8 < LVDS CURR DATA > LVDS current control for data buffers

000	3.5 mA
001	2.5 mA
010	1.5 mA
011	0.5 mA
100	7.5 mA
101	6.5 mA
110	5.5 mA
111	4.5 mA

### D6-D4 <LVDS CURR LCLK> LVDS current control for frame-clock buffer

000 3.5 mA 001 2.5 mA 010 1.5 mA 011 0.5 mA 100 7.5 mA 101 6.5 mA 110 5.5 mA 111 4.5 mA

# D2-D0 <LVDS CURR LCLK> LVDS current control for bit-clock buffer

000 3.5 mA 001 2.5 mA 010 1.5 mA 011 0.5 mA 100 7.5 mA 101 6.5 mA 110 5.5 mA

4.5 mA

111



REGISTER ADDRESS							RE	GISTE	R DATA	A						
A7-A0 IN HEX	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
12	0	<enable LVDS TERM&gt;</enable 	0	0	0		DS TE		0		VDS TER ADCLK> (		0	<lvds t<="" td=""><td>ERM L</td><td>.CLK&gt;</td></lvds>	ERM L	.CLK>

D14 <ENABLE LVDS TERM>
0 Internal termination disabled

1 Internal termination enabled

### D10-D8 <LVDS TERM DATA> Internal LVDS termination for data buffers

000 No internal termination

111

#### D6-D4 <LVDS TERM ADCLK> Internal LVDS termination for frame clock buffer

000 No internal termination

35 Ω

### D2-D0 <LVDS TERM LCLK> Internal LVDS termination for bit clock buffer

000 No internal termination



REGISTER ADDRESS								F	REGIST	ER DA	ATA					
A7-A0 IN HEX	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
14	0	0	0	0	0	0	0	0	0	0	0	0	<en LFNS CH4&gt;</en 	<en LFNS CH3&gt;</en 	<en LFNS CH2&gt;</en 	<en LFNS CH1&gt;</en 

### D3-D0 <EN LFNS CH X> low-frequency noise-suppression mode is enabled for channel X.

- 0 LFNS mode is disabled.
- 1 LFNS mode is enabled for channel X.

In 16-bit ADC mode, <EN LFNS CH X> enables LFNS for channel CH X.

In 14-bit ADC mode, <EN LFNS CH X> enables LFNS for channel CH X B.

A7-A0 IN HEX	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
25	0	0	0	0	0	0	0	0	0	<ramp TEST PATTERN &gt;</ramp 	<dual CUSTOM PATTERN &gt;</dual 		PATTE	RN B	CUST PATTE DATA[1:	RN A

#### D6 <RAMP TEST PATTERN>

- 0 Ramp test pattern is disabled.
- 1 Ramp test pattern is enabled; output code increments by one LSB every clock cycle.

#### D5 < DUAL CUSTOM PATTERN>

- 0 Dual custom pattern is disabled.
- 1 Dual custom pattern is enabled.

Two custom patterns can be specified in registers PATTERN A and PATTERN B. The two patterns are output one after the other (instead of ADC data).

#### D5 <SINGLE CUSTOM PATTERN>

- O Single custom pattern is disabled.
- 1 Single custom pattern is enabled.

The custom pattern can be specified in register A and is output every clock cycle instead of ADC data.

#### D3-D2 < CUSTOM PATTERN B bits D15 and D14>

#### D1-D0 < CUSTOM PATTERN A bits D15 and D14>

Specify bits D15 and D14 of custom pattern in these register bits.

A7-A0 IN HEX	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
26					C	USTOM	PATTE	RN A DA	ATA[13	.0]					0	0
27					C	USTOM	PATTE	RN B DA	ATA[13	.0]					0	0

Specify bits D13 to D0 of custom pattern in these registers.



www.ti.com

A7-A0 IN HEX	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
28	<en WORD- WISE CONTROL&gt;</en 												<word- WISE CH4&gt;</word- 	<word- WISE CH3&gt;</word- 	<word- WISE CH2&gt;</word- 	<word- WISE CH1&gt;</word- 

D15 <EN WORD-WISE CONTROL>

O Control of word-wise mode is disabled.

1 Control of word-wise mode is enabled.

D3-D0 <WORD-WISE CH XL>

Output data is serially sent in byte-wise format.

Output data is serially sent in word-wise format ONLY when 2-wire mode is enabled (see register 0x46).

A7-A0 IN HEX	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
2A		<gain< th=""><th>CH4&gt;</th><th>,</th><th></th><th><gain< th=""><th>CH3&gt;</th><th>,</th><th></th><th><gain< th=""><th>CH2&gt;</th><th>,</th><th></th><th><gain< th=""><th>CH1&gt;</th><th></th></gain<></th></gain<></th></gain<></th></gain<>	CH4>	,		<gain< th=""><th>CH3&gt;</th><th>,</th><th></th><th><gain< th=""><th>CH2&gt;</th><th>,</th><th></th><th><gain< th=""><th>CH1&gt;</th><th></th></gain<></th></gain<></th></gain<>	CH3>	,		<gain< th=""><th>CH2&gt;</th><th>,</th><th></th><th><gain< th=""><th>CH1&gt;</th><th></th></gain<></th></gain<>	CH2>	,		<gain< th=""><th>CH1&gt;</th><th></th></gain<>	CH1>	

### <GAIN CH x> Individual channel gain control

In 16-bit ADC mode, <GAIN CH X> sets gain for channel CH X A.

In 14-bit ADC mode, <GAIN CH X> sets gain for channel CH X B.

1010 10 dB

1011 11 dB

1100 12 dB

1101 to Unused

1111



A7–A0 N HEX	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
2C	0	0	0	0	0	0	0	0	<avg ol<="" td=""><td>JT 4&gt;</td><td><avg ol<="" td=""><td>JT 3&gt;</td><td><avg ol<="" td=""><td>JT 2&gt;</td><td><avg ol<="" td=""><td>JT 1&gt;</td></avg></td></avg></td></avg></td></avg>	JT 4>	<avg ol<="" td=""><td>JT 3&gt;</td><td><avg ol<="" td=""><td>JT 2&gt;</td><td><avg ol<="" td=""><td>JT 1&gt;</td></avg></td></avg></td></avg>	JT 3>	<avg ol<="" td=""><td>JT 2&gt;</td><td><avg ol<="" td=""><td>JT 1&gt;</td></avg></td></avg>	JT 2>	<avg ol<="" td=""><td>JT 1&gt;</td></avg>	JT 1>

<avg 1="" out=""></avg>	These bits determine which data stream is output on LVDS pins OUT1A/1B.
	(after global enable bit for averaging is enabled <en avg="" glo=""> = 1)</en>
00	LVDS OUT1A/1B buffers are powered down.
01	OUT1A/1B output digital data corresponding to the signal applied on analog input pin IN1.
10	OUT1A/1B output digital data corresponding to the average of signals applied on analog input pins IN1 and IN2.
11	OUT1A/1B output digital data corresponding to the average of signals applied on analog input pins IN1, IN2, IN3, and IN4.
<avg 2="" out=""></avg>	These bits determine which data stream is output on LVDS pins OUT2A/2B
	(after global enable bit for averaging is enabled <en avg="" glo=""> = 1)</en>
00	LVDS OUT2A/2B buffers are powered down.
01	OUT2A/2B output digital data corresponding to the signal applied on analog input pin IN2.
10	OUT2A/2B output digital data corresponding to the signal applied on analog input pin IN3.
11	OUT2A/2B output digital data corresponding to the average of signals applied on analog input pins IN3 and IN4.
<avg 3="" out=""></avg>	These hits determine which date streem is subject on LVDC nine OUT24/2D
AVG OUT 3	These bits determine which data stream is output on LVDS pins OUT3A/3B
AVG OUT 32	(after global enable bit for averaging is enabled <en avg="" glo=""> = 1)</en>
00	·
	(after global enable bit for averaging is enabled <en avg="" glo=""> = 1)</en>
00	(after global enable bit for averaging is enabled <en avg="" glo=""> = 1)  LVDS OUT3A/3B buffers are powered down.</en>
00 01	(after global enable bit for averaging is enabled <en avg="" glo=""> = 1)  LVDS OUT3A/3B buffers are powered down.  OUT3A/3B output digital data corresponding to the signal applied on analog input pin IN3.</en>
00 01 10	(after global enable bit for averaging is enabled <en avg="" glo=""> = 1)  LVDS OUT3A/3B buffers are powered down.  OUT3A/3B output digital data corresponding to the signal applied on analog input pin IN3.  OUT3A/3B output digital data corresponding to the signal applied on analog input pin IN2.  OUT3A/3B output digital data corresponding to the average of signals applied on analog</en>
00 01 10 11	(after global enable bit for averaging is enabled <en avg="" glo=""> = 1)  LVDS OUT3A/3B buffers are powered down.  OUT3A/3B output digital data corresponding to the signal applied on analog input pin IN3.  OUT3A/3B output digital data corresponding to the signal applied on analog input pin IN2.  OUT3A/3B output digital data corresponding to the average of signals applied on analog input pins IN1 and IN4.</en>
00 01 10 11	(after global enable bit for averaging is enabled <en avg="" glo=""> = 1)  LVDS OUT3A/3B buffers are powered down.  OUT3A/3B output digital data corresponding to the signal applied on analog input pin IN3.  OUT3A/3B output digital data corresponding to the signal applied on analog input pin IN2.  OUT3A/3B output digital data corresponding to the average of signals applied on analog input pins IN1 and IN4.  These bits determine which data stream is output on LVDS pins OUT4A/4B</en>
00 01 10 11 <avg 4="" out=""></avg>	(after global enable bit for averaging is enabled <en avg="" glo=""> = 1)  LVDS OUT3A/3B buffers are powered down.  OUT3A/3B output digital data corresponding to the signal applied on analog input pin IN3.  OUT3A/3B output digital data corresponding to the signal applied on analog input pin IN2.  OUT3A/3B output digital data corresponding to the average of signals applied on analog input pins IN1 and IN4.  These bits determine which data stream is output on LVDS pins OUT4A/4B (after global enable bit for averaging is enabled <en avg="" glo=""> = 1)</en></en>
00 01 10 11 <avg 4="" out=""></avg>	(after global enable bit for averaging is enabled <en avg="" glo=""> = 1)  LVDS OUT3A/3B buffers are powered down.  OUT3A/3B output digital data corresponding to the signal applied on analog input pin IN3.  OUT3A/3B output digital data corresponding to the signal applied on analog input pin IN2.  OUT3A/3B output digital data corresponding to the average of signals applied on analog input pins IN1 and IN4.  These bits determine which data stream is output on LVDS pins OUT4A/4B  (after global enable bit for averaging is enabled <en avg="" glo=""> = 1)  LVDS OUT4A/4B buffers are powered down.</en></en>



#### www.ti.com

A7-A0 IN HEX	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
29	0	0	0	0	0	0	0	0	0	0	0	0	0	0	<en dig<br="">FILTER&gt;</en>	<en avg<br="">GLO&gt;</en>

### D1 <EN DIG FILTER>

- 0 Digital filter mode is disabled.
- Digital filter mode is enabled on all channels. To turn filter on or off for individual channels, also set the **USE FILTER CH X>** register bit.

#### D0 <EN AVG GLO>

- 0 Averaging mode is disabled.
- 1 Averaging mode is enabled on all channels.

A7-A0 IN HEX	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
2E	0	0	0	0	0	0	<fii< td=""><td>LTER T CH1&gt;</td><td>YPE</td><td><de< td=""><td>C by R CH1&gt;</td><td>ATE</td><td>0</td><td>0</td><td>0</td><td><use filter<br="">CH1&gt;</use></td></de<></td></fii<>	LTER T CH1>	YPE	<de< td=""><td>C by R CH1&gt;</td><td>ATE</td><td>0</td><td>0</td><td>0</td><td><use filter<br="">CH1&gt;</use></td></de<>	C by R CH1>	ATE	0	0	0	<use filter<br="">CH1&gt;</use>
2F	0	0	0	0	0	0	<fii< td=""><td>LTER T</td><td>YPE</td><td><de< td=""><td>C by R CH2&gt;</td><td>ATE</td><td>0</td><td>0</td><td>0</td><td><use filter<br="">CH2&gt;</use></td></de<></td></fii<>	LTER T	YPE	<de< td=""><td>C by R CH2&gt;</td><td>ATE</td><td>0</td><td>0</td><td>0</td><td><use filter<br="">CH2&gt;</use></td></de<>	C by R CH2>	ATE	0	0	0	<use filter<br="">CH2&gt;</use>
30	0	0	0	0	0	0	<fii< td=""><td>LTER T</td><td>YPE</td><td><de< td=""><td>C by R CH3&gt;</td><td>ATE</td><td>0</td><td>0</td><td>0</td><td><use filter<br="">CH3&gt;</use></td></de<></td></fii<>	LTER T	YPE	<de< td=""><td>C by R CH3&gt;</td><td>ATE</td><td>0</td><td>0</td><td>0</td><td><use filter<br="">CH3&gt;</use></td></de<>	C by R CH3>	ATE	0	0	0	<use filter<br="">CH3&gt;</use>
31	0	0	0	0	0	0	<fii< td=""><td>LTER T CH4&gt;</td><td>YPE</td><td><de< td=""><td>C by R CH4&gt;</td><td>ATE</td><td>0</td><td>0</td><td>0</td><td><use filter<br="">CH4&gt;</use></td></de<></td></fii<>	LTER T CH4>	YPE	<de< td=""><td>C by R CH4&gt;</td><td>ATE</td><td>0</td><td>0</td><td>0</td><td><use filter<br="">CH4&gt;</use></td></de<>	C by R CH4>	ATE	0	0	0	<use filter<br="">CH4&gt;</use>

#### D0 <USE FILTER CH X>

- 0 Filter is turned OFF on channel X
- 1 Filter is turned ON on channel X.

### ODD TAP CH X> select filter with even or odd tap for channel X

- 0 Even tap filter is selected.
- 1 Odd tap filter is selected.

### D6-D4 < DEC by RATE CH X> select decimation rates for channel X

- 000 Decimate-by-2 rate is selected.
- 001 Decimate-by-4 rate is selected.
- 100 Decimate-by-8 rate is selected.


Other combinations Do not use

# D9-D7 <FILTER TYPE CH X> select type of filter for channel X

000	Low-pass filter with decimate-by-2 rate
001	High-pass filter with decimate-by-2 rate
010	Low-pass filter with decimate-by-4 rate
011	Band-pass filter #1 with decimate-by-4 rate
100	Band-pass filter #2 with decimate-by-4 rate
101	High-pass filter with decimate-by-4 rate

# **ADS5263**

SLAS760B - MAY 2011-REVISED OCTOBER 2011



www.ti.com

A7-A0 IN HEX	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
38	0	0	0	0	0	0	0	0	0	0	0	0	0	0	<output ra<="" td=""><td>ATE&gt;</td></output>	ATE>

### D1-D0 <OUTPUT RATE>

00	Output data rate = 1× sample rate
01	Output data rate = 0.5× sample rate
02	Output data rate = 0.25× sample rate
03	Output data rate = 0.125× sample rate



www.ti.com

REGISTER ADDRESS								REGIS	TER D	ATA						
A7-A0 IN HEX	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
42	0	0	0	0	0	0	0	0	0	<phase< th=""><th>DDR&gt;</th><th>0</th><th>0</th><th>0</th><th>0</th><th>0</th></phase<>	DDR>	0	0	0	0	0

Register bits PHASE\_DDR can be used to control the phase of LCLK (with respect to the rising edge of the frame clock, ADCLK). See *Programmable LCLK Phase* for details.

A7-A0 IN HEX	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
45	0	0	0	0	0	0	0	0	0	0	0	0	0	0	<sync PATTERN&gt;</sync 	<pre><deskew pattern=""></deskew></pre>

#### D1 <SYNC PATTERN>

- 0 Sync pattern disabled
- 1 Sync pattern enabled.

All channels output a repeating pattern of 8 1s and 8 0s instead of ADC data.

Output data [15...0] = 0xFF00

### D1 < DESKEW PATTERN>

- 0 Deskew pattern disabled
- 1 Deskew pattern enabled.

All channels output a repeating pattern of 10101010101010 instead of ADC data.



A7-A0 IN HEX	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
46	<enable SERIAL'N&gt;</enable 	0	0	0	<16b SERIAL'N>	<14b SERIAL'N>	0	0	0	0	<pad two 0s&gt;</pad 	0	<msb FIRST&gt;</msb 	<2S COMPL>	0	<2-WIRE 0.5X FRAME>

#### D15 <ENABLE SERIAL'N> Enable bit for serialization bits in register 46>

- O Disable control of serialization register bits in register 0x46.
- 1 Enable control of serialization register bits in register 0x46.

### D11 <16b SERIAL'N> Enable 16-bit serialization, to be used in 16-bit ADC mode

- 0 Disable 16-bit serialization.
- 1 Enable 16-bit serialization. ADC data bits D[15..0] are serialized.

#### D10 <14b SERIAL'N> Enable 14-bit serialization, to be used in 14-bit ADC mode

- 0 Disable 14-bit serialization.
- 1 Enable 14-bit serialization. ADC data bits D[13..0] are serialized.

### D5 <PAD two 0s>

- 0 Padding disabled
- Two zero bits are padded to the ADC data on the LSB side and the combined data is then serialized. When the bit <4b SERIAL'N> is also enabled, two zero bits are padded to the 14-bit ADC data. The combined data (= ADC[13..0],0,0) is serially output.

#### D3 <MSB First>

- 0 ADC data is output serially, with LSB bit first.
- 1 ADC data is output serially, with MSB bit first.

#### D2 <2s COMPL>

- Output data format is offset binary.
- 1 Output data format is 2s complement.

#### D0 <2-WIRE 0.5× frame clock>

- 0 Enables 1-wire LVDS interface with 1× frame clock
- 1 Enables 2-wire LVDS interface with 0.5× frame clock

A7-A0 IN HEX	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
В3	ENABLE ADC MODE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	16B/14B ADC MODE

#### D15 < ENABLE ADC MODE>

- 0 Disable selection of 14-bit ADC mode
- 1 Enables selection of 14 bit ADC mode

#### D0 <16B/14B ADC MODE>

- 0 16-bit ADC operation is enabled
- 1 14-bit ADC operation is enabled

A7-A0 IN HEX	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
50	<en map1=""></en>	0	0	0	<maf< th=""><th>P_Ch12</th><th>34_OU</th><th>T2A&gt;</th><th><mai< th=""><th>P_Ch12</th><th>34_OU</th><th>T1B&gt;</th><th><mai< th=""><th>P_Ch12</th><th>34_OU</th><th>T1A&gt;</th></mai<></th></mai<></th></maf<>	P_Ch12	34_OU	T2A>	<mai< th=""><th>P_Ch12</th><th>34_OU</th><th>T1B&gt;</th><th><mai< th=""><th>P_Ch12</th><th>34_OU</th><th>T1A&gt;</th></mai<></th></mai<>	P_Ch12	34_OU	T1B>	<mai< th=""><th>P_Ch12</th><th>34_OU</th><th>T1A&gt;</th></mai<>	P_Ch12	34_OU	T1A>



D15	<en map<="" th=""><th>1&gt;</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></en>	1>														
0	Mapping fu	unction	for ou	utputs	OUT1	A, Ol	JT1B,	and O	UT2A	is dis	abled.					
1	Mapping fu	unction	for ou	utputs	OUT1	A, Ol	JT1B,	and O	UT2A	is <i>ena</i>	abled.					
D3-D0	<map_ch< td=""><td>1234_</td><td>OUT1</td><td><b>A</b>&gt;</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></map_ch<>	1234_	OUT1	<b>A</b> >												
0000	MSB byte	corres	pondir	ng to i	nput II	N1 is o	output	on OL	T1A.							
0001	LSB byte of	corresp	ondin	g to in	put IN	l1 is o	utput o	on OU	T1A.							
0010	MSB byte	corres	pondir	ng to i	nput II	N2 is o	output	on OL	IT1A.							
0011	LSB byte of	corresp	ondin	g to in	put IN	l2 is o	utput o	on OU	T1A.							
0100	MSB byte	corres	pondir	ng to i	nput II	<b>V3</b> is 0	output	on OL	IT1A.							
0101	LSB byte of	corresp	ondin	g to in	put IN	l3 is o	utput o	on OU	T1A.							
0110	MSB byte	corres	pondir	ng to i	nput II	N4 is 0	output	on OL	IT1A.							
0111	LSB byte of	corresp	ondin	g to in	put IN	l4 is o	utput o	on OU	T1A.							
1xxx	OUT1A LV	DS bu	ıffer is	powe	red do	wn.										
D7-D4	<map_ch< td=""><td>1234_</td><td>OUT1</td><td><b>B</b>&gt;</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></map_ch<>	1234_	OUT1	<b>B</b> >												
0000	MSB byte	corres	pondir	ng to i	nput II	<b>V1</b> is 0	output	on OL	IT1B.							
0001	LSB byte of	corresp	ondin	g to in	put IN	l1 is o	utput o	on OU	T1B.							
0010	MSB byte	corres	pondir	ng to i	nput II	N2 is o	output	on OL	IT1B.							
0011	LSB byte of	corresp	ondin	g to in	put IN	l2 is o	utput o	on OU	T1B.							
0100	MSB byte	corres	pondir	ng to i	nput II	<b>V3</b> is 0	output	on OL	IT1B.							
0101	LSB byte of	corresp	ondin	g to in	put IN	l3 is o	utput o	on OU	T1B.							
0110	MSB byte	corres	pondir	ng to i	nput II	N4 is 0	output	on OL	IT1B.							
0111	LSB byte of	corresp	ondin	g to in	put IN	l4 is o	utput o	on OU	T1B.							
1xxx	OUT1B LV	DS bu	ıffer is	powe	red do	wn.										
D11-D8	<map_ch< td=""><td>1234_</td><td>OUT2</td><td><b>A</b>&gt;</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></map_ch<>	1234_	OUT2	<b>A</b> >												
0000	MSB byte	corres	pondir	ng to i	nput II	<b>V1</b> is 0	output	on OL	T2A.							
0001	LSB byte of	corresp	ondin	g to in	put IN	l1 is o	utput o	on OU	T2A.							
0010	MSB byte	corres	pondir	ng to i	nput II	N2 is 0	output	on OL	T2A.							
0011	LSB byte of	corresp	ondin	g to in	put IN	l2 is o	utput o	on OU	T2A.							
0100	MSB byte	corres	pondir	ng to i	nput II	<b>V</b> 3 is 0	output	on OL	T2A.							
0101	LSB byte of	corresp	ondin	g to in	put IN	l3 is o	utput o	on OU	T2A.							
0110	MSB byte	corres	pondir	ng to i	nput II	N4 is 0	output	on OL	T2A.							
0111	LSB byte of	corresp	ondin	g to in	put IN	l4 is o	utput o	on OU	T2A.							
1xxx	OUT2A LV	DS bu	ıffer is	powe	red do	wn.										
A7–A0 IN HEX	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
51	<en map2=""></en>	0	0	0	<mai< td=""><td>P_Ch12</td><td>234_OU</td><td>T3B&gt;</td><td><maf< td=""><td>P_Ch12</td><td>234_OU</td><td>T3A&gt;</td><td><mai< td=""><td>P_Ch12</td><td>234_OU</td><td>T2B&gt;</td></mai<></td></maf<></td></mai<>	P_Ch12	234_OU	T3B>	<maf< td=""><td>P_Ch12</td><td>234_OU</td><td>T3A&gt;</td><td><mai< td=""><td>P_Ch12</td><td>234_OU</td><td>T2B&gt;</td></mai<></td></maf<>	P_Ch12	234_OU	T3A>	<mai< td=""><td>P_Ch12</td><td>234_OU</td><td>T2B&gt;</td></mai<>	P_Ch12	234_OU	T2B>

D15 <EN MAP2>

Mapping function for outputs OUT3B, OUT3A, and OUT2B is disabled.
 Mapping function for outputs OUT3B, OUT3A, and OUT2B is enabled.

D3-D0 <MAP\_Ch1234\_OUT2B>



52	<en map3=""></en>	0	0	0	0	0	0	0	<mai< th=""><th>P_Ch12</th><th>34_OU</th><th>T4B&gt;</th><th><ma< th=""><th>P_Ch12</th><th>234_OU</th><th>T4B&gt;</th></ma<></th></mai<>	P_Ch12	34_OU	T4B>	<ma< th=""><th>P_Ch12</th><th>234_OU</th><th>T4B&gt;</th></ma<>	P_Ch12	234_OU	T4B>
A7-A0 IN HEX	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1xxx	OUT3B L	VDS b	utter is	s powe	ered d	own.	I		I I		I		I	I	I	
0111	LSB byte		•	•	-		output	on OL	IT3B.							
0110	MSB byte		•	J	•		•									
0101	LSB byte		•	-	-		•									
0100	MSB byte		-	•	•		•									
0011	LSB byte		•	Ū	•		•									
0010	MSB byte	corre	spond	ing to	input I	N2 is	output	on Ol	JT3B.							
0001	LSB byte	corres	pondi	ng to i	nput II	N1 is c	utput	on OL	IT3B.							
0000	MSB byte	corre	spond	ing to	input I	N1 is	output	on Ol	JT3B.							
D11-D8	<map_cl< td=""><td>า1234<sub>.</sub></td><td>_OUT:</td><td>3B&gt;</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></map_cl<>	า1234 <sub>.</sub>	_OUT:	3B>												
1xxx	OUT3A L	VDS b	uffer is	s powe	ered d	own.										
0111	LSB byte	corres	pondi	ng to i	nput II	N4 is c	output	on OL	IT3A.							
0110	MSB byte	corre	spond	ing to	input I	N4 is	output	on Ol	JT3A.							
0101	LSB byte	corres	pondi	ng to i	nput II	N3 is c	output	on OL	IT3A.							
0100	MSB byte	corre	spond	ing to	input I	N3 is	output	on Ol	JT3A.							
0011	LSB byte	corres	pondii	ng to i	nput II	N2 is c	utput	on OL	JT3A.							
0010	MSB byte	corre	spond	ing to	input I	N2 is	output	on Ol	JT3A.							
0001	LSB byte	corres	pondi	ng to i	nput II	N1 is c	output	on OL	IT3A.							
0000	MSB byte	corre	spond	ing to	input I	N1 is	output	on Ol	JT3A.							
D7-D4	<map_cl< td=""><td>n1234<sub>.</sub></td><td>_OUT:</td><td>3<b>A</b>&gt;</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></map_cl<>	n1234 <sub>.</sub>	_OUT:	3 <b>A</b> >												
1xxx	OUT2B L	VDS b	uffer is	s powe	ered d	own.										
0111	LSB byte	corres	pondii	ng to i	nput II	N4 is c	output	on OL	IT2B.							
0110	MSB byte	corre	spond	ing to	input I	N4 is	output	on Ol	JT2B.							
0101	LSB byte	corres	pondii	ng to i	nput li	N3 is c	utput	on OL	IT2B.							
0100	MSB byte	corre	spond	ing to	input I	N3 is	output	on Ol	JT2B.							
0011	LSB byte	corres	pondii	ng to i	nput II	N2 is c	utput	on OL	IT2B.							
0010	MSB byte	corre	spond	ing to	input I	N2 is	output	on Ol	JT2B.							
0001	LSB byte	corres	pondi	ng to i	nput II	N1 is c	utput	on OL	IT2B.							
0000	MSB byte	corre	spond	ing to	input I	N1 is	output	on Ol	JT2B.							

D15	<fn< th=""><th>M</th><th><b>AP3&gt;</b></th></fn<>	M	<b>AP3&gt;</b>

Mapping function for outputs OUT4A and OUT4B is disabled.
Mapping function for outputs OUT4A and OUT4B is enabled.

# D3-D0 <MAP\_Ch1234\_OUT4A>

0000	MSB byte corresponding to input IN1 is output on OUT4A.
0001	LSB byte corresponding to input IN1 is output on OUT4A.
0010	MSB byte corresponding to input IN2 is output on OUT4A.
0011	LSB byte corresponding to input IN2 is output on OUT4A.



www.ti.com

0100	MSB byte corresponding to input IN3 is output on OUT4A.	
0101	LSB byte corresponding to input IN3 is output on OUT4A.	
0110	MSB byte corresponding to input IN4 is output on OUT4A.	
0111	LSB byte corresponding to input IN4 is output on OUT4A.	
1xxx	OUT4A LVDS buffer is powered down.	
D7-D4	<map_ch1234_out4b></map_ch1234_out4b>	
0000	MSB byte corresponding to input IN1 is output on OUT4B.	
0001	LSB byte corresponding to input IN1 is output on OUT4B.	
0010	MSB byte corresponding to input IN2 is output on OUT4B.	
0011	LSB byte corresponding to input IN2 is output on OUT4B.	
0100	MSB byte corresponding to input IN3 is output on OUT4B.	
0101	LSB byte corresponding to input IN3 is output on OUT4B.	
0110	MSB byte corresponding to input IN4 is output on OUT4B.	
0111	LSB byte corresponding to input IN4 is output on OUT4B.	
1xxx	OUT4B LVDS buffer is powered down.	



#### TYPICAL CHARACTERISTICS - 16 BIT ADC MODE

All plots are at 25°C, AVDD = 3.3 V, LVDD = 1.8 V, maximum-rated sampling frequency, sine-wave input clock = 1.5 V<sub>PP</sub> differential clock amplitude, 50% clock duty cycle, -1 dBFS differential analog input, internal reference mode, 0 dB gain, 32k point FFT (unless otherwise noted)




Figure 9. FFT for 3-MHz Input Signal, f<sub>S</sub> = 40 MSPS




Figure 11. FFT for 3-MHz Input Signal, f<sub>S</sub> = 80 MSPS




Figure 10. FFT for 15-MHz Input Signal, f<sub>S</sub> = 40 MSPS




Figure 12. FFT for 15-MHz Input Signal, f<sub>S</sub> = 80 MSPS



# TYPICAL CHARACTERISTICS - 16 BIT ADC MODE (continued)

All plots are at  $25^{\circ}$ C, AVDD = 3.3 V, LVDD = 1.8 V, maximum-rated sampling frequency, sine-wave input clock = 1.5 V<sub>PP</sub> differential clock amplitude, 50% clock duty cycle, -1 dBFS differential analog input, internal reference mode, 0 dB gain, 32k point FFT (unless otherwise noted)




Figure 13. FFT for 65-MHz Input Signal,  $f_S = 80$  MSPS




Figure 15. FFT for 15-MHz Input Signal,  $f_S = 100$  MSPS




Figure 14. FFT for 3-MHz Input Signal, f<sub>S</sub> = 100 MSPS





Figure 16. FFT for 65-MHz Input Signal,  $f_S = 100$  MSPS



# TYPICAL CHARACTERISTICS – 16 BIT ADC MODE (continued)

All plots are at 25°C, AVDD = 3.3 V, LVDD = 1.8 V, maximum-rated sampling frequency, sine-wave input clock =  $1.5 \text{ V}_{PP}$  differential clock amplitude, 50% clock duty cycle, -1 dBFS differential analog input, internal reference mode, 0 dB gain, 32k point FFT (unless otherwise noted)








Figure 17. FFT for 130-MHz Input Signal, f<sub>S</sub> = 100 MSPS








Figure 19. SFDR vs Input Frequency

Figure 20. SNR vs Input Frequency



# TYPICAL CHARACTERISTICS - 16 BIT ADC MODE (continued)




Figure 21. SFDR Across Gain




Figure 23. Performance Across Input Amplitude, Single




Figure 22. SNR Across Gain




Figure 24. SNR Across Input Amplitude vs Input Frequency



### TYPICAL CHARACTERISTICS - 16 BIT ADC MODE (continued)




Figure 25. Performance vs Input Common-Mode Voltage




Figure 27. SNR Across Temperature vs AVDD Supply, Sample Rate = 80 MSPS




Figure 26. SFDR Across Temperature vs AVDD Supply, Sample Rate = 80 MSPS




Figure 28. Performance Across LVDD Supply Voltage, Sample Rate = 80 MSPS



### TYPICAL CHARACTERISTICS – 16 BIT ADC MODE (continued)




Figure 29. SFDR Across Temperature Sample Rate = 100 MSPS




Figure 31. Performance Across LVDD Supply Sample Rate = 100 MSPS




Figure 30. SNR Across Temperature Sample Rate = 100 MSPS





Figure 32. Performance Across Input Clock Amplitude, Sample Rate = 100 MSPS



### TYPICAL CHARACTERISTICS – 16 BIT ADC MODE (continued)



0 f<sub>IN</sub> = 3 MHz, −1 dBFS -10 f<sub>A</sub> = 3-MHz full-scale input applied on near channel -20 SNR= 83.7 dBFS -30 -40 -50 Amplitude (dBFS -60 -70 -80 -90 -100 -110 -120 -130-140-150 30 35 40 50 10 15 20 25 Frequency (MHz)

Figure 33. Performance Across Input Clock Duty Cycle, Sample Rate = 100 MSPS

Figure 34. Near-Channel Crosstalk Spectrum, Sample Rate = 100 MSPS




Figure 35. Far-Channel Crosstalk Spectrum





Figure 36. Integral Non-Linearity



### TYPICAL CHARACTERISTICS – 16 BIT ADC MODE (continued)







Figure 37. Differential Non-Linearity

Figure 38. Histogram of Output Code With Analog Inputs Shorted



#### TYPICAL CHARACTERISTICS - 14-BIT ADC MODE






Figure 39. FFT for 3-MHz Input Signal,  $f_S = 100 \text{ MSPS}$ 

Figure 40. FFT for 15-MHz Input Signal, f<sub>S</sub> = 100 MSPS





Figure 41. FFT for 65-MHz Input Signal, f<sub>S</sub> = 100 MSPS



#### TYPICAL CHARACTERISTICS - COMMON PLOTS






Figure 42. Analog Power Across Sampling Frequencies

Figure 43. 16-Bit Digital Power Across Sampling Frequencies




Figure 44. 14-Bit Digital Power Across Sampling Frequencies

# TEXAS INSTRUMENTS




Figure 45. SNR Contour Across Sampling and Input Frequencies, 16-Bit ADC






Figure 46. SFDR Contour Across Sampling and Input Frequencies, 16-Bit ADC






Figure 47. SNR Contour Across Sampling and Input Frequencies, 14-Bit ADC






Figure 48. SFDR Contour Across Sampling and Input Frequencies, 14-Bit ADC



#### APPLICATION INFORMATION

#### THEORY OF OPERATION

ADS5263 is a high-performance 16-bit quad-channel ADC with sample rates up to 100 MSPS.

The conversion process is initiated by a rising edge of the external input clock and the analog input signal is sampled. The sampled signal is sequentially converted by a series of small resolution stages with the outputs combined in a digital correction logic block. At every clock edge the sample propagates through the pipeline, resulting in a data latency of 16 clock cycles. The output is available as 16-bit data in serial LVDS format, coded in either offset binary or binary 2s-complement format.

The device also has a 14-bit low-power mode, where it operates as a quad-channel 14-bit ADC. The 16-bit front-end stage is powered down and the part consumes almost half the power, compared to the 16-bit mode. The ADS5263 can be dynamically switched between the two resolution modes. This allows systems to use the same part in a high-resolution, high-power mode or a low-resolution, low-power mode.

The INxA pins are used as the 16-bit ADC inputs, and the INxB pins function as the 14-bit ADC inputs.

#### **ANALOG INPUT**

The analog input consists of a switched-capacitor based differential sample and hold architecture.

This differential topology results in very good ac performance, even for high input frequencies at high sampling rates. The INxP and INxM pins must be externally biased around a common-mode voltage of 1.5 V, available on the VCM pin. For a full-scale differential input, each input pin INP, INM must swing symmetrically between VCM + 1 V and VCM – 1 V, resulting in a 4-Vpp differential input swing.




Figure 49. 16-Bit ADC – Analog Input Equivalent Circuit

#### **Drive Circuit Requirements**

For optimum performance, the analog inputs must be driven differentially. This improves the common-mode noise immunity and even-order harmonic rejection. A 5- $\Omega$  to 15- $\Omega$  resistor in series with each input pin is recommended to damp out ringing caused by package parasitics. It is also necessary to present low impedance (<50  $\Omega$ ) for the common mode switching currents. This can be achieved by using two resistors from each input terminated to the common mode voltage (VCM).

Note that the device includes an internal R-C-R filter across the input pins. The purpose of the filter is to absorb the glitches caused by the opening and closing of the sampling capacitors. The cutoff frequency of the R-C filter

8 Submit Documentation Feedback

Copyright © 2011, Texas Instruments Incorporated



involves a trade-off. A lower cutoff frequency (larger C) absorbs glitches better, but also reduces the input bandwidth and the maximum input frequency that can be supported. On the other hand, with no internal R-C filter, high input frequency can be supported, but now the sampling glitches must be supplied by the external driving circuit. The inductance of the package bond wires limits the ability of the drive circuit to support these glitches.

Figure 50 and Figure 51 show the impedance (Zin = Rin || Cin) looking across the differential ADC input pins. While designing the external drive circuit, the ADC input impedance must be considered.




Figure 50. ADC Analog Input Resistance (Rin) Across Frequency




Figure 51. ADC Analog Input Capacitance (C<sub>IN</sub>) Across Frequency



#### Large and Small Signal Input Bandwidth

The small signal bandwidth of the analog input circuit is high, around 700 MHz. When using an amplifier to drive the ADS5263, the total noise of the amplifier up to the small signal bandwidth must be considered.

The large signal bandwidth of the device depends on the amplitude of the input signal. The ADS5263 supports 4  $V_{PP}$  amplitude for input signal frequency up to 70 MHz. For higher frequencies (>70 MHz), the amplitude of the input signal must be decreased proportionally. For example, at 140 MHz, the device supports a maximum of 2  $V_{PP}$  signal and at 280 MHz, it can handle a maximum of 1  $V_{PP}$ .




Figure 52. FullScale Input Amplitude Across Input Frequency

#### **CLAMP FUNCTION**

The 14-bit ADC analog inputs have an integrated clamp function that can be used to interface to a CCD sensor output. A typical CCD sensor output has three timing phases – a reset phase followed by a reference phase and the actual picture phase.

The analog inputs of the ADS5263 are clamped to a voltage (V\_clamp) decided by an internally generated CLAMP clock signal. The CLAMP clock signal is high for one ADC clock cycle and low for two cycles. A high-going signal on SYNC can be used to synchronize the CLAMP clock with the reset phase of the CCD sensor output.

An equivalent circuit of the input pins and a detailed timing diagram showing the clamp action is shown in Figure 53.






Figure 53. 14-Bit ADC Analog Input Equivalent Circuit




Figure 54. Clamp Timing Diagram

Copyright © 2011, Texas Instruments Incorporated







Figure 55. CCD Sensor Connections

#### LOW-FREQUENCY NOISE SUPPRESSION

The low-frequency noise suppression mode is specifically useful in applications where good noise performance is desired in the low frequency band of dc to 1 MHz. By setting this mode, the low-frequency noise spectrum band around dc is shifted to a similar band around ( $f_s/2$  or Nyquist frequency). As a result, the noise spectrum from dc to about 1 MHz improves significantly as shown by the following spectrum plots.

This function can be selectively enabled in each channel using the register bits **<EN LFNS CH x>**. The following plots show the effect of this mode on the spectrum.






Figure 56. Full-Scale Input Amplitude

Figure 57. Spectrum (Zoomed) From DC to 1 MHz






Figure 58. Spectrum (Zoomed) in 1-MHz Band From 49 MHz to 50 MHz (f<sub>S</sub>=100 MSPS)

### **DIGITAL PROCESSING BLOCKS**

The ADS5263 integrates a set of commonly useful digital functions that can be used to ease system design. These functions are shown in the digital block diagram of Figure 59 and described in the following sections.






Figure 59. Block Diagram – Digital Processing



#### **DIGITAL GAIN**

ADS5263 includes programmable digital gain settings from 0 dB to 12 dB in steps of 1 dB. The benefit of digital gain is to get improved SFDR performance. The SFDR improvement is achieved at the expense of SNR; for each gain setting, the SNR degrades by about 1 dB. So, the gain can be used to trade off between SFDR and SNR.

For each gain setting, the analog supported input full-scale range scales proportionally, as shown in Table 8. The full-scale range depends on the ADC mode used (16-bit or 14-bit).

After a reset, the device comes up in the 0-dB gain mode. To use other gain settings, program the **<GAIN CH x>** register bits.

DIGITAL GAIN. **16-BIT ADC MODE** 14-BIT ADC MODE dB ANALOG FULL-SCALE INPUT, Vpp ANALOG FULL-SCALE INPUT, Vpp 0 4.00 2 1 1.78 3.57 2 3.18 1.59 3 2.83 1.42 4 2.52 1.26 5 2.25 1.12 6 2.00 1.00 7 1.79 0.89 8 1.59 0.80 9 1.42 0.71 10 1.26 0.63 11 1.13 0.56 1.00 0.50 12

Table 8. Analog Full-Scale Range Across Gains

#### **DIGITAL FILTER**

The digital processing block includes the option to filter and decimate the ADC data outputs digitally. Various filters and decimation rates are supported – decimation rates of 2,4, and 8 and low-pass, high-pass, and band-pass filters are available.

The filters are internally implemented as a 24-tap symmetric FIR (even-tap) using pre-defined coefficients. Alternatively, some of the filters can be configured as a 23-tap symmetric FIR (or odd-tap filters). The coefficients used are 11-bit signed numbers (–1024 to 1023).


In addition to these built-in filters, customers also have the option of using their own custom 11-bit signed coefficients. Due to the symmetric FIR implementation of the filters, the customers can specify only 12 coefficients. The 12 custom coefficients can be loaded into 12 separate registers for each channel.

See Table 9 for choosing the right combination of decimation rate and filter types.



### **Table 9. Digital Filters**

DECIMATION	TYPE OF FILTER	<output RATE&gt;</output 	DEC by RATE CHx>	<filter chx="" type=""></filter>	<sel odd<br="">TAP&gt;</sel>	<use FILTER CHx&gt;</use 	<en custom<br="">FILT&gt;</en>
Desimate by 2	Built-in low-pass odd-tap filter (pass band = 0 to f <sub>S</sub> /4)	001	000	000	1	1	0
Decimate by 2	Built-in high-pass odd-tap filter (pass band = 0 to f <sub>S</sub> /4)	001	000	001	1	1	0
	Built-in low-pass even-tap filter (pass band = 0 to f <sub>S</sub> /8)	010	001	010	0	1	0
	Built-in first <b>band pass even tap</b> filter(pass band = f <sub>S</sub> /8 to f <sub>S</sub> /4)	010	001	011	0	1	0
Decimate by 4	Built-in second <b>band pass even tap</b> filter(pass band = $f_S/4$ to 3 $f_S/8$ )	010	001	100	0	1	0
	Built-in <b>high pass odd tap</b> filter (pass band = $3 f_S/8$ to $f_S/2$ )	010	001	101	1	1	0
Decimate by 2	Custom filter (user programmablecoefficients)	001	000	000	0 and 1	1	1
Decimate by 4	Custom filter (user programmablecoefficients)	010	001	000	0 and 1	1	1
Decimate by 8	Custom filter (user programmablecoefficients)	011	100	000	0 and 1	1	1
Bypass decimation	Custom filter (user programmablecoefficients)				0 and 1	1	1






Figure 60. Filter Response – Decimate by 2

Figure 61. Filter Response – Decimate by 4



#### **DIGITAL AVERAGING**

The ADS5263 includes an averaging function where the ADC digital data from two (or four) channels can be averaged. The averaged data is output on specific LVDS channels. Table 10 shows the combinations of the input channels that can be averaged and the LVDS channels on which averaged data is available

**Table 10. Using Channel Averaging** 

Averaged Channels	Output on Which Averaged Data Is Available	Register Settings
Channel 1, Channel 2	OUT1A, OUT1B	Set <avg 1="" out=""> = 10 and <en avg="" glo=""> = 1</en></avg>
Channel 1, Channel 2	OUT3A, OUT3B	Set <avg 3="" out=""> = 11 and <en avg="" glo=""> = 1</en></avg>
Channel 3, Channel 4	OUT4A, OUT4B	Set <avg 4="" out=""> = 10 and <en avg="" glo=""> = 1</en></avg>
Channel 3, Channel 4	OUT2A, OUT2B	Set <avg 2="" out=""> = 11 and <en avg="" glo=""> = 1</en></avg>
Channel 1, Channel 2, Channel 3, Channel 4	OUT1A, OUT1B	Set <avg 1="" out=""> = 11 and <en avg="" glo=""> = 1</en></avg>
Channel 1, Channel 2, Channel 3, Channel 4	OUT1A, OUT1B	Set <avg 4="" out=""> = 11 and <en avg="" glo=""> = 1</en></avg>

#### PERFORMANCE WITH DIGITAL PROCESSING BLOCKS

The ADS5263 provides very high SNR along with high sampling rates. In applications where even higher SNR performance is desired, digital processing blocks such as averaging and decimation filters can be used advantageously to achieve this. Table 11 shows the improvement in SNR that can be achieved compared to the default value, using these modes.

Table 11. SNR Improvement Using Digital Processing (1)

•	• •	•
MODE	TYPICAL SNR, dBFS	TYPICAL IMPROVEMENT in SNR, dB
Default	84.5	
With decimation-by-2 filter enabled	86.7	2.2
With decimation-by-4 filter enabled	87.7	3.2
With decimation-by-8 filter enabled	88.6	4.1
With two channels averaged and decimation-by-8 filter enabled	91.3	6.8
With four channels averaged	89.6	5.1
With four channels averaged and decimation-by-8 filter enabled	93	8.5

<sup>(1)</sup> Custom coefficients used for decimation-by-8 filter.

#### 18-Bit Data Output With Digital Processing

As shown in Table 11, very high SNR can be achieved using the digital blocks. Now, the overall SNR is limited by the quantization noise of the 16-bit output data. (16-bit quantization SNR =  $6n + 1.76 = 16 \times 6 + 1.76 = 97.76$  dBFS.) To overcome this, the digital processing blocks (averaging and digital filters) automatically output 18-bit data. With the two additional bits, the quantization SNR improves by 12 dB and no longer limits the maximum SNR that can be achieved using the ADS5263. For example, with four channels averaged and the decimation-by-8 filter, the typical SNR improves to about 94.5 dBFS using 18-bit data (an improvement of 1.5 dB over the SNR with 16-bit data).


The 18-bit data can be output using the special 18× serialization mode (see *Output LVDS Interface*). Note that the user can choose either the default 16× serialization (which takes the upper 16 bits of the 18-bit data) or the 18× serialization mode (that outputs all 18 bits).

#### FLEXIBLE MAPPING OF CHANNEL DATA TO LVDS OUTPUTS

ADS5263 has a mapping function by the use of which the digital data for any channel can be routed to any LVDS output. So, as an example, in the 1-wire interface, the channel-1 ADC output can be output either on OUT1 pins or on OUT2 or OUT3 or OUT4 pins.


This flexibility in mapping simplifies board designs by avoiding complex routing that would be caused by a rigid mapping of input channels and output pins. This can also lead to potential saving in PCB layers and hence cost. The mapping is programmable using the register bits MAP\_Ch1234\_OUTn> as shown in Figure 62 and Figure 63.





n = 1A, 1B, 2A, 2B, 3A, 3B, 4A, 4B

Figure 62. Mapping in 2-Wire Interface



11 - 1A, 1B, 2A, 2B, 3A, 3B, 4A, 41

Figure 63. Mapping in 1-Wire Interface



#### **OUTPUT LVDS INTERFACE**

The ADS5263 offers several flexible output options, making it easy to interface to an ASIC or an FPGA. Each of these options can be easily programmed using the serial interface. A summary of all the options is presented in Table 12, along with the default values after power up and reset. Following this, each option is described in detail.

The output interface options are:

- 1. 1-wire, 16× serialization with DDR bit clock and 1× frame clock
  - The 16-bit ADC data is serialized and output over one LVDS pair per channel together with an 8× bit clock and 1x frame clock. The output data rate is 16x sample rate; hence, it is suited for low sample rates, typically up to 50 MSPS.
- 2. 2-wire, 8× serialization with DDR bit clock and 0.5× frame clock (16 bit ADC mode, Figure 65 and Figure 66)
  - Here, the 16 bit ADC data is serialized and output over two LVDS pairs per channel. The output data rate is 8x sample rate, with a 4x bit clock and 0.5x frame clock.
    - Because the output data rate is half compared to the 1-wire case, this interface can be used up to the maximum sample rate of the device.
- 3. 2-wire, 8× serialization with DDR bit clock and 0.5× frame clock (14-bit ADC mode)
  - Here, the 14-bit ADC data is padded with two zero bits. The combined 16-bit data is then serialized and output over two LVDS pairs per channel. The output data rate is 8× sample rate, with a 4× bit clock and 0.5× frame clock Because the output data rate is half compared to the 1-wire case, this interface can be used up to the maximum sample rate of the device.
- 4. 1-wire, 14× serialization with DDR bit clock and 1× frame clock (14-bit ADC mode)
  - The 14-bit ADC data is serialized and output over one LVDS pair per channel together with a 7× bit clock and 1× frame clock. The output data rate is 14× sample rate: hence, it is suited for low sample rates. typically up to 50 MSPS.
- 5. 2-wire, 7× serialization with DDR bit clock and 0.5× frame clock (14-bit ADC mode, Figure 68 and Figure 69)
  - Here, the 14-bit ADC data is serialized and output over two LVDS pairs per channel. The output data rate is 7× sample rate, with a 3.5× bit clock and 0.5× frame clock. Because the output data rate is half compared to the 1-wire case, this interface can be used up to the maximum sample rate of the device.
- 6. 1-wire, 18× serialization with DDR bit clock and 1× frame clock Here, the 18-bit data from the digital processing block is serialized and output over one LVDS pair per channel, together with a 9× bit clock and 1x frame clock. The output data rate is 18× sample rate; hence, it is suited for low sample rates, typically up to 40 MSPS. This interface is primarily intended to be used when the averaging and digital filters are enabled.

**Table 12. Summary of Output Interface Options** 

FEATURE	OPTIONS	AVAILABLE IN		DEFAULT AFTER POWER	BRIEF DESCRIPTION			
		1 wire	2 wire	UP AND RESET				
Wire interface	1 wire and 2 wire			1 wire	1 wire – ADC data is sent serially over one pair of LVDS pins 2 wire – ADC data is split and sent serially over two pairs of LVDS pins			
Serialization factor	16×	Х	Х	16×	For 16-bit ADC mode Can also be used with 14-bit ADC mode – the 14-bit ADC data is padded with two zeros and the combined 16-bit data is serialized.			
	18×	Х			18-bit data is available when 16-bit ADC mode is used with averaging and decimation filters enabled.			
	14×	Х	Х		For 14-bit ADC mode only			
DDR bit-clock	8×	Х		8×	16× serialization			
frequency	4×		Х		16× serialization Only with 2-wire interface			
	9×	Х			18× serialization			
	7×	Х			14× serialization			
	3.5×		Х		14× serialization Only with 2-wire interface			

Copyright © 2011, Texas Instruments Incorporated



**Table 12. Summary of Output Interface Options (continued)** 

FEATURE	OPTIONS	AVAILABLE IN		DEFAULT AFTER POWER	BRIEF DESCRIPTION				
		1 wire	2 wire	UP AND RESET					
Frame-clock	1× sample rate	X		1×					
frequency	1/2× sample rate		Х						
Bit sequence	Bytewise		X — Byte		Bytewise – The ADC data is split into upper and lower bytes,				
	Bitwise		X		which are output on separate wires.  Bitwise – The ADC data is split into even and odd bits, which are				
	Wordwise	X			output on separate wires.  Wordwise – Successive ADC data samples are sent over separate wires. These options are available only with 2-wire interface.				




Figure 64. Output LVDS Interface, 1-Wire, 16× Serialization

Data Bit in MSB-First Mode

Submit Documentation Feedback

Gray Cells — Sample N + 1






Figure 65. LVDS Output Interface, 2-Wire, 8× Serialization, Bytewise and Bitwise Modes




Figure 66. LVDS Output Interface, 2-Wire, 8× Serialization, Wordwise Mode






Figure 67. LVDS Output Interface, 1-Wire, 18× Serialization




Figure 68. LVDS Output Interface, 1-Wire, 14× Serialization

Submit Documentation Feedback






Figure 69. LVDS Output Interface, 2-Wire, 7× Serialization

#### PROGRAMMABLE LCLK PHASE

The ADS5263 allows programmability of the edge of the output bit clock (LCLK) using register bits <PHASE\_DDR> as follows:

The default value of PHASE\_DDR after reset is 10, and the default phase corresponds to Figure 70.




Figure 70. Default LCLK Phase

The phase can also be changed to one of the following states by changing the value of the <PHASE\_DDR1:0> bits.






Figure 71. Programmable LCLK Phases



#### **Board Design Considerations**

#### Grounding

A single ground plane is sufficient to give good performance, provided the analog, digital, and clock sections of the board are cleanly partitioned. See *ADS5263EVM Evaluation Module* (SLAU344) for placement of components, routing and grounding.

#### **Supply Decoupling**

Because the ADS5263 already includes internal decoupling, minimal external decoupling can be used without loss in performance. For example, the ADS5263EVM uses a single 0.1µF decoupling capacitor for each supply, placed close to the device supply pins.

#### **Packaging**

#### **Exposed Pad**

The exposed pad at the bottom of the package is the main path for heat dissipation. Therefore, the pad must be soldered to a ground plane on the PCB for best thermal performance. The pad must be connected to the ground plane through the optimum number of vias.

For detailed information, see application notes *QFN Layout Guidelines* (SLOA122) and QFN/SON PCB Attachment (SLUA271), both available for download at the TI web site (www.ti.com). One can also visit TI's thermal website at www.ti.com/thermal.

### **Non-Magnetic Package**

An important requirement in magnetic resonance imaging (MRI) applications is the magnetic compatibility of components mounted close to the RF coil area. Any ferromagnetic material in the component package introduces an artifact in the MRI image. Therefore, it is preferred to have components with non-magnetic packages.

The ADS5263 is available in a special non-magnetic package that does not create any image artifacts, even in the presence of high magnetic fields. The non-magnetic part is orderable with the suffix "-NM".



#### **DEFINITION OF SPECIFICATIONS**

**Analog Bandwidth** – The analog input frequency at which the power of the fundamental is reduced by 3 dB with respect to the low-frequency value.

**Aperture Delay** – The delay in time between the rising edge of the input sampling clock and the actual time at which the sampling occurs. This delay is different across channels. The maximum variation is specified as aperture delay variation (channel-to-channel).

Aperture Uncertainty (Jitter) - The sample-to-sample variation in aperture delay.

Clock Pulse Width/Duty Cycle – The duty cycle of a clock signal is the ratio of the time the clock signal remains at a logic high (clock pulse width) to the period of the clock signal. Duty cycle is typically expressed as a percentage. A perfect differential sine-wave clock results in a 50% duty cycle.

**Maximum Conversion Rate** – The maximum sampling rate at which specified operation is given. All parametric testing is performed at this sampling rate unless otherwise noted.

Minimum Conversion Rate - The minimum sampling rate at which the ADC functions.

**Differential Nonlinearity (DNL)** – An ideal ADC exhibits code transitions at analog input values spaced exactly 1 LSB apart. The DNL is the deviation of any single step from this ideal value, measured in units of LSBs.

**Integral Nonlinearity (INL)** – The INL is the deviation of the ADC transfer function from a best fit line determined by a least squares curve fit of that transfer function, measured in units of LSBs.

**Gain Error** – Gain error is the deviation of the ADC actual input full-scale range from its ideal value. The gain error is given as a percentage of the ideal input full-scale range. Gain error has two components: error as a result of reference inaccuracy and error as a result of the channel. Both errors are specified independently as  $E_{GREF}$  and  $E_{GCHAN}$ .

To a first-order approximation, the total gain error is  $E_{TOTAL} \sim E_{GREF} + E_{GCHAN}$ .

For example, if  $E_{TOTAL} = \pm 0.5\%$ , the full-scale input varies from  $(1 - 0.5/100) \times FS_{ideal}$  to  $(1 + 0.5/100) \times FS_{ideal}$ 

**Offset Error** – The offset error is the difference, given in number of LSBs, between the ADC actual average idle channel output code and the ideal average idle channel output code. This quantity is often mapped into millivolts.

**Temperature Drift** – The temperature drift coefficient (with respect to gain error and offset error) specifies the change per degree Celsius of the parameter from  $T_{MIN}$  to  $T_{MAX}$ . It is calculated by dividing the maximum deviation of the parameter across the  $T_{MIN}$  to  $T_{MAX}$  range by the difference  $T_{MAX} - T_{MIN}$ .

**Signal-to-Noise Ratio** – SNR is the ratio of the power of the fundamental  $(P_S)$  to the noise floor power  $(P_N)$ , excluding the power at dc and the first nine harmonics.

$$SNR = 10Log^{10} \frac{P_S}{P_N}$$
 (1)

SNR is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full-scale) when the power of the fundamental is extrapolated to the converter full-scale range.

**Signal-to-Noise and Distortion (SINAD)** – SINAD is the ratio of the power of the fundamental ( $P_S$ ) to the power of all the other spectral components including noise ( $P_N$ ) and distortion ( $P_D$ ), but excluding dc.

$$SINAD = 10Log^{10} \frac{P_S}{P_N + P_D}$$
 (2)

SINAD is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full-scale) when the power of the fundamental is extrapolated to the converter full-scale range.

Submit Documentation Feedback



**Effective Number of Bits (ENOB)** – ENOB is a measure of the converter performance as compared to the theoretical limit based on quantization noise.

$$ENOB = \frac{SINAD - 1.76}{6.02} \tag{3}$$

**Total Harmonic Distortion (THD)** – THD is the ratio of the power of the fundamental  $(P_S)$  to the power of the first nine harmonics  $(P_D)$ .

$$THD = 10Log^{10} \frac{P_S}{P_N}$$
 (4)

THD is typically given in units of dBc (dB to carrier).

**Spurious-Free Dynamic Range (SFDR)** – The ratio of the power of the fundamental to the highest other spectral component (either spur or harmonic). SFDR is typically given in units of dBc (dB to carrier).

**Two-Tone Intermodulation Distortion** – IMD3 is the ratio of the power of the fundamental (at frequencies  $f_1$  and  $f_2$ ) to the power of the worst spectral component at either frequency  $2f_1 - f_2$  or  $2f_2 - f_1$ . IMD3 is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full-scale) when the power of the fundamental is extrapolated to the converter full-scale range.

**DC Power-Supply Rejection Ratio (DC PSRR)** – DC PSSR is the ratio of the change in offset error to a change in analog supply voltage. The dc PSRR is typically given in units of mV/V.

**AC Power-Supply Rejection Ratio (AC PSRR)** – AC PSRR is the measure of rejection of variations in the supply voltage by the ADC. If  $\Delta V_{SUP}$  is the change in supply voltage and  $\Delta V_{OUT}$  is the resultant change of the ADC output code (referred to the input), then:

PSRR = 
$$20 \text{Log}^{10} \frac{\Delta V_{\text{OUT}}}{\Delta V_{\text{SUP}}}$$
 (Expressed in dBc) (5)

**Voltage Overload Recovery** – The number of clock cycles taken to recover to less than 1% error after an overload on the analog inputs. This is tested by separately applying a sine wave signal with 6dB positive and negative overload. The deviation of the first few samples after the overload (from the expected values) is noted.

**Common-Mode Rejection Ratio (CMRR)** – CMRR is the measure of rejection of variation in the analog input common-mode by the ADC. If  $\Delta V_{CM\_IN}$  is the change in the common-mode voltage of the input pins and  $\Delta V_{OUT}$  is the resulting change of the ADC output code (referred to the input), then:

CMRR = 
$$20\text{Log}^{10} \frac{\Delta V_{OUT}}{\Delta V_{CM}}$$
 (Expressed in dBc) (6)

Crosstalk (only for multi-channel ADCs) – This is a measure of the internal coupling of a signal from an adjacent channel into the channel of interest. It is specified separately for coupling from the immediate neighboring channel (near-channel) and for coupling from channel across the package (far-channel). It is usually measured by applying a full-scale signal in the adjacent channel. Crosstalk is the ratio of the power of the coupling signal (as measured at the output of the channel of interest) to the power of the signal applied at the adjacent channel input. It is typically expressed in dBc.



### **REVISION HISTORY**

Cł	nanges from Original (May 2011) to Revision A	Page
•	Changed Features List Item - From: 1.35 W Total Power at 100 MSPS To: 1.4 W Total Power at 100 MSPS	1
•	Changed Features List Item - From: 338 mW / Channel To: 355 mW / Channel	1
•	Added "Non-magnetic package option for MRI systems" to Features	1
•	Added Package Marking ADS5263NM and Ordering Number ADS5263IRGC-NM	<mark>7</mark>
•	Changed the CLOCK INPUT values in the ROC table	
•	Changed the ELECTRICAL CHARACTERISTICS DYNAMIC PERFORMANCE – 16-BIT ADC table	
•	Changed the ELECTRICAL CHARACTERISTICS GENERAL – 16-BIT ADC MODE table	10
•	Added theELECTRICAL CHARACTERISTICS DYNAMIC PERFORMANCE – 14-BIT ADC	11
•	Changed the values in DIGITAL OUTPUTS – LVDS INTERFACE	12
•	Added Table 2, Table 3, and Table 4	13
•	Added Figure 29, Figure 30, and Figure 31	38
•	Added section - Large and Small Signal Input Bandwidth	50
•	Added Section - Board Design Considerations	65
•	Added Section - Packaging	65
<u>.</u>	Added Section - DEFINITION OF SPECIFICATIONS	66
Cł	nanges from Revision A (August 2011) to Revision B	Page
•	Changed the Revision from A August 2011 to B October 2011	1
•	Added register 42 between register 38 and register 45	29
•	Added new Figure below Figure 16	35
•	Added new Figure below Figure 22 (now Figure 24)	37
•	Added new figure 52 in Large and Smll Signal Input Bandwidth section	50
•	Added new section below Digital Averaging titled: Performance with Didgital Processing Blocks	57
•	Added listitem 6. to the OUTPUT LVDS INTERFACE section	59
•	Added Added new figure in section Output LVDS Interface (Figure 66)	61
•	Added new section after Output LVDS Interface titled: Programmable LCLK Phase, also 2 new figures added	





4-Nov-2011

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
ADS5263IRGCR	ACTIVE	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	
ADS5263IRGCR-NM	ACTIVE	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	
ADS5263IRGCT	ACTIVE	VQFN	RGC	64	250	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	
ADS5263IRGCT-NM	ACTIVE	VQFN	RGC	64	250	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION


www.ti.com 7-Oct-2011

### TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**



# TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## TAPE AND REEL INFORMATION

\*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS5263IRGCR	VQFN	RGC	64	2000	330.0	16.4	9.3	9.3	1.5	12.0	16.0	Q2
ADS5263IRGCT	VQFN	RGC	64	250	330.0	16.4	9.3	9.3	1.5	12.0	16.0	Q2
ADS5263IRGCT-NM	VQFN	RGC	64	250	330.0	16.4	9.3	9.3	1.5	12.0	16.0	Q2

www.ti.com 7-Oct-2011



\*All dimensions are nominal

7 til difficiono di c ficinina							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS5263IRGCR	VQFN	RGC	64	2000	333.2	345.9	28.6
ADS5263IRGCT	VQFN	RGC	64	250	333.2	345.9	28.6
ADS5263IRGCT-NM	VQFN	RGC	64	250	333.2	345.9	28.6



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5—1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-leads (QFN) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



# RGC (S-PVQFN-N64)


PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: A. All linear dimensions are in millimeters



# RGC (S-PVQFN-N64)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in thermal pad.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products	Applications
----------	--------------

Audio www.ti.com/audio Communications and Telecom www.ti.com/communications **Amplifiers** amplifier.ti.com Computers and Peripherals www.ti.com/computers dataconverter.ti.com Consumer Electronics www.ti.com/consumer-apps **Data Converters DLP® Products** www.dlp.com **Energy and Lighting** www.ti.com/energy DSP dsp.ti.com Industrial www.ti.com/industrial Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Interface interface.ti.com Security www.ti.com/security

Logic logic.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Power Mgmt power.ti.com Transportation and Automotive www.ti.com/automotive
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID <u>www.ti-rfid.com</u>
OMAP Mobile Processors www.ti.com/omap

Wireless Connectivity www.ti.com/wirelessconnectivity

TI E2E Community Home Page e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated