

# 300 mA, Low Quiescent Current, CMOS Linear Regulators

# ADP170/ADP171

### **FEATURES**

Maximum output current: 300 mA Input voltage range: 1.6 V to 3.6 V Low quiescent current  $I_{GND} = 23 \,\mu A$  with 0 mA load  $I_{GND} = 170 \,\mu A$  with 300 mA load Low shutdown current: <1 uA Low dropout voltage: 66 mV at 300 mA load Output voltage accuracy: ±1% Up to 31 fixed-output voltage options available from 0.8 V to 3.0 V Adjustable-output voltage range 0.8 V to 3.0 V (ADP171) Accuracy over line, load, and temperature: ±3% Stable with small 1 µF ceramic output capacitor PSRR performance of 70 dB at 10 kHz and 73 dB at 1 kHz Low noise: 30 µV rms at Vout = 0.8 V Current limit and thermal overload protection Logic-controlled enable **Compact 5-lead TSOT package** 

#### APPLICATIONS

Mobile phones Digital camera and audio devices Portable and battery-powered equipment DSP/FPGA/microprocessor supplies Post dc-dc regulation

#### **GENERAL DESCRIPTION**

The ADP170/ADP171 are low voltage input, low quiescent current, low-dropout (LDO) linear regulators that operate from 1.6 V to 3.6 V and provide up to 300 mA of output current. The low 66 mV dropout voltage at 300 mA load improves efficiency and allows operation over a wide input voltage range. The low 23  $\mu$ A of quiescent current at a 0 mA load makes the ADP170/ADP171 ideal for battery-operated portable equipment.

The ADP170 is capable of 31 fixed-output voltage options, ranging from 0.8 V to 3.0 V. ADP171 is an adjustable version, which allows output voltages that range from 0.8 V to 3.0 V via an external divider. The ADP170/ADP171 are optimized for stable operation with small 1  $\mu$ F ceramic output capacitors. Ideal for powering digital processors, the ADP170/ADP171 exhibit good transient





Figure 1. ADP170 with Fixed Output Voltage, 1.8 V



Figure 2. ADP171 with Adjustable Output Voltage

performance and occupy minimal board space. Compared with commodity types of LDOs, the ADP170/ADP171 provide 20 dB to 40 dB better power supply rejection ratio (PSRR) at 100 kHz, making the ADP170/ADP171 an ideal power source for analogto-digital converter (ADC) mixed-signal processor systems and allowing use of smaller size bypass capacitors. In addition, low output noise performance without the need for an additional bypass capacitor further reduces printed circuit board (PCB) component count.

Short-circuit protection and thermal overload protection circuits prevent damage in adverse conditions. The ADP170/ADP171 are available in tiny 5-lead TSOT for the smallest footprint solution to meet a variety of portable power applications.

Rev. B Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2009-2010 Analog Devices, Inc. All rights reserved.

## **TABLE OF CONTENTS**

Features	1
Applications	1
Typical Application Circuits	. 1
General Description	1
Revision History	2
Specifications	3
Input and Output Capacitor, Recommended Specifications	4
Absolute Maximum Ratings	5
Thermal Data	5
Thermal Resistance	5
ESD Caution	5
Pin Configurations and Function Descriptions	6

### **REVISION HISTORY**

#### 5/10-Rev. A to Rev. B

Changes to Figure 1 and Figure 2	1
Updated Outline Dimensions 1	7
Changes to Ordering Guide 1	7

### 6/09—Rev. 0 to Rev. A

Changes to Features Section 1	
Updated Outline Dimensions 17	

#### 1/09—Revision 0: Initial Version

Typical Performance Characteristics	.7
Theory of Operation 1	11
Applications Information 1	12
Capacitor Selection	12
Undervoltage Lockout 1	13
Enable Feature 1	13
Current Limit and Thermal Overload Protection	14
Thermal Considerations1	14
Printed Circuit Board Layout Considerations 1	16
Outline Dimensions 1	17
Ordering Guide 1	17

### **SPECIFICATIONS**

 $V_{\rm IN} = (V_{\rm OUT} + 0.4 \text{ V}) \text{ or } 1.6 \text{ V} \text{ (whichever is greater), } EN = V_{\rm IN}, I_{\rm OUT} = 10 \text{ mA}, C_{\rm IN} = C_{\rm OUT} = 1 \text{ } \mu\text{F}, T_{\rm A} = 25^{\circ}\text{C}, \text{ unless otherwise noted.}$ 

### Table 1.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT VOLTAGE RANGE	V <sub>IN</sub>	$T_J = -40^{\circ}C \text{ to } +125^{\circ}C$	1.6		3.6	V
OPERATING SUPPLY CURRENT <sup>1</sup>	Ignd	$I_{OUT} = 0 \ \mu A$		23		μA
		$I_{OUT} = 0 \ \mu A, T_J = -40^{\circ}C \text{ to } +125^{\circ}C$			60	μA
		$I_{OUT} = 1 \text{ mA}$		50		μA
		$I_{OUT} = 1 \text{ mA}, T_J = -40^{\circ}\text{C to} + 125^{\circ}\text{C}$			100	μA
		$I_{OUT} = 150 \text{ mA}$		130		μA
		$I_{OUT} = 150 \text{ mA}, T_J = -40^{\circ}\text{C to} + 125^{\circ}\text{C}$			210	μA
		I <sub>OUT</sub> = 300 mA		170		μA
		$I_{OUT} = 300 \text{ mA}, T_J = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$			260	μA
SHUTDOWN CURRENT	Ignd-sd	EN = GND		0.1		μA
		$EN = GND, V_{IN} = 3.6 V, T_J = -40^{\circ}C \text{ to } +85^{\circ}C$			2	μA
		EN = GND, V <sub>IN</sub> = 3.6 V, T <sub>J</sub> = 85°C to 125°C			25	μA
FIXED-OUTPUT VOLTAGE ACCURACY	V <sub>OUT</sub>	$I_{OUT} = 10 \text{ mA}$	-1		+1	%
		$1 \text{ mA} < I_{OUT} < 300 \text{ mA}, V_{IN} = (V_{OUT} + 0.5 \text{ V}) \text{ to } 3.6 \text{ V}$	-2		+2	%
		$1 \text{ mA} < I_{OUT} < 300 \text{ mA}, V_{IN} = (V_{OUT} + 0.5 \text{ V}) \text{ to } 3.6 \text{ V},$	-3		+3	%
		$T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C$				
ADJUSTABLE-OUTPUT VOLTAGE						
ACCURACY (ADP171) <sup>2</sup>	V <sub>ADJ</sub>	$I_{OUT} = 10 \text{ mA}$	0.495	0.5	0.505	V
		$1 \text{ mA} < I_{OUT} < 300 \text{ mA}, V_{IN} = (V_{OUT} + 0.5 \text{ V}) \text{ to } 3.6 \text{ V}$	0.490		0.510	V
		$1 \text{ mA} < I_{OUT} < 300 \text{ mA}, V_{IN} = (V_{OUT} + 0.5 \text{ V}) \text{ to } 3.6 \text{ V},$ $T_J = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$	0.485		0.515	V
ADJ INPUT BIAS CURRENT (ADP171)	ADJ <sub>I-BIAS</sub>	$1.6~V \leq V_{\text{IN}} \leq 3.6~V,$ ADJ connected to VOUT		15		nA
LINE REGULATION	$\Delta V_{OUT}/\Delta V_{IN}$	$V_{IN} = (V_{OUT} + 0.5 \text{ V})$ to 3.6 V, $T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$	-0.25		+0.25	%/V
LOAD REGULATION <sup>3</sup>	ΔVουτ/ΔΙουτ	I <sub>OUT</sub> = 1 mA to 300 mA		0.001		%/mA
		$I_{OUT} = 1 \text{ mA to } 300 \text{ mA}, T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			0.007	%/mA
DROPOUT VOLTAGE <sup>4</sup>	VDROPOUT	$I_{OUT} = 10 \text{ mA}, V_{OUT} \ge 1.8 \text{ V}$		2		mV
		$I_{OUT} = 10 \text{ mA}, V_{OUT} \ge 1.8 \text{ V}, T_J = -40^{\circ}\text{C to} + 125^{\circ}\text{C}$			7	mV
		$I_{OUT} = 150 \text{ mA}, V_{OUT} \ge 1.8 \text{ V}$		33		mV
		$I_{OUT} = 150 \text{ mA}, V_{OUT} \ge 1.8 \text{ V}, T_J = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$			70	mV
		$I_{\text{OUT}} = 300 \text{ mA}, V_{\text{OUT}} \ge 1.8 \text{ V}$		66		mV
		$I_{OUT} = 300 \text{ mA}, V_{OUT} \ge 1.8 \text{ V}, T_J = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$			135	mV
START-UP TIME <sup>5</sup>	t <sub>start-up</sub>	V <sub>OUT</sub> = 1.8 V		120		μs
CURRENT-LIMIT THRESHOLD <sup>6</sup>	I <sub>LIMIT</sub>		400	450	800	mA
THERMAL SHUTDOWN						
Thermal Shutdown Threshold	TS <sub>SD</sub>	T <sub>J</sub> rising		150		°C
Thermal Shutdown Hysteresis	TS <sub>SD-HYS</sub>			15		°C
EN INPUT						
Logic High Voltage	VIH	$1.6 \text{ V} \leq \text{V}_{\text{IN}} \leq 3.6 \text{ V}$	1.2			V
Logic Low Voltage	VIL	$1.6~V \le V_{\rm IN} \le 3.6~V$			0.4	V
Leakage Current Voltage	VI-LEAKAGE	EN = VIN or GND		0.1		μΑ
		$EN = VIN \text{ or } GND, T_J = -40^{\circ}C \text{ to } +125^{\circ}C$			1	μΑ
UNDERVOLTAGE LOCKOUT	UVLO					
Input Voltage Rising	UVLORISE	$T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C$			1.5	V
Input Voltage Falling	UVLOFALL	$T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C$	0.7			V
Hysteresis	<b>UVLO</b> <sub>HYS</sub>			80		mV

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
OUTPUT NOISE	OUT <sub>NOISE</sub>	10 Hz to 100 kHz, $V_{IN} = 3.6 V$ , $V_{OUT} = 3.0 V$		72		μV rms
		10 Hz to 100 kHz, $V_{IN} = 3.6 V$ , $V_{OUT} = 1.8 V$		50		μV rms
		10 Hz to 100 kHz, $V_{IN} = 3.6$ V, $V_{OUT} = 1.2$ V		40		μV rms
		10 Hz to 100 kHz, $V_{IN} = 3.6$ V, $V_{OUT} = 0.8$ V		30		μV rms
POWER SUPPLY REJECTION RATIO	PSRR	$1 \text{ kHz}, V_{IN} = 3.6 \text{ V}, I_{OUT} = 10 \text{ mA}, V_{OUT} = 0.8 \text{ V}$		73		dB
		10 kHz, $V_{IN} = 3.6$ V, $I_{OUT} = 10$ mA, $V_{OUT} = 0.8$ V		70		dB
		$10 \text{ kHz}, V_{IN} = (V_{OUT} + 1 \text{ V}), I_{OUT} = 10 \text{ mA to } 300 \text{ mA}$		50		dB
		100 kHz, $V_{IN} = (V_{OUT} + 1 V)$ , $I_{OUT} = 10 \text{ mA to } 300 \text{ mA}$		47		dB

<sup>1</sup> The current from the external resistor divider network in the case of adjustable voltage output (as with the ADP171) should be subtracted from the ground current measured. <sup>2</sup> Accuracy when VOUT is connected directly to ADJ. When the VOUT voltage is set by external feedback resistors, the absolute accuracy in adjust mode depends on the tolerances of resistors used.

<sup>3</sup> Based on an end-point calculation using 1 mA and 300 mA loads. See Figure 6 for typical load regulation performance for loads less than 1 mA.

<sup>4</sup> Applies only for output voltages above 1.6 V. Dropout voltage is defined as the input-to-output voltage differential when the input voltage is set to the nominal output voltage.

<sup>5</sup> Start-up time is defined as the time between the rising edge of EN and VOUT being at 90% of its nominal value.

<sup>6</sup> Current-limit threshold is defined as the current at which the output voltage drops to 90% of the specified typical value. For example, the current limit for a 3.0 V output voltage is defined as the current that causes the output voltage to drop to 90% of 3.0 V, or 2.7 V.

### INPUT AND OUTPUT CAPACITOR, RECOMMENDED SPECIFICATIONS

#### Table 2.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
MINIMUM INPUT AND OUTPUT CAPACITANCE <sup>1</sup>	Cmin	T <sub>J</sub> = -40°C to +125°C	0.45			μF
CAPACITOR ESR	R <sub>ESR</sub>	$T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C$	0.001		1	Ω

<sup>1</sup> The minimum input and output capacitance should be greater than 0.45 μF over the full range of operating conditions. The full range of operating conditions in the application must be considered during device selection to ensure that the minimum capacitance specification is met. X7R and X5R type capacitors are recommended; Y5V and Z5U capacitors are not recommended for use with any LDO.

### **ABSOLUTE MAXIMUM RATINGS**

Table 3.

Tuble 51	
Parameter	Rating
VIN to GND	–0.3 V to +3.6 V
VOUT to GND	–0.3 V to VIN
EN to GND	–0.3 V to +3.6 V
Storage Temperature Range	–65°C to +150°C
Operating Junction Temperature Range	-40°C to +125°C
Operating Ambient Temperature Range	-40°C to +85°C
Soldering Conditions	JEDEC J-STD-020

Stresses above those listed under absolute maximum ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### THERMAL DATA

Absolute maximum ratings apply only individually, not in combination. The ADP170/ADP171 can be damaged when the junction temperature limits are exceeded. Monitoring ambient temperature does not guarantee that T<sub>J</sub> is within the specified temperature limits. In applications with high power dissipation and poor thermal resistance, the maximum ambient temperature may have to be derated.

In applications with moderate power dissipation and low PCB thermal resistance, the maximum ambient temperature can exceed the maximum limit as long as the junction temperature is within specification limits. The junction temperature  $(T_J)$  of the device is dependent on the ambient temperature  $(T_A)$ , the power dissipation of the device  $(P_D)$ , and the junction-to-ambient thermal resistance of the package  $(\theta_{JA})$ .

Maximum junction temperature  $(T_1)$  is calculated from the ambient temperature  $(T_A)$  and power dissipation  $(P_D)$  using the following formula:

 $T_J = T_A + (P_D \times \theta_{JA})$ 

Junction-to-ambient thermal resistance ( $\theta_{IA}$ ) of the package is based on modeling and calculation using a 4-layer board. The junction-to-ambient thermal resistance is highly dependent on the application and board layout. In applications where high

maximum power dissipation exists, close attention to thermal board design is required. The value of  $\theta_{JA}$  may vary, depending on PCB material, layout, and environmental conditions. The specified values of  $\theta_{JA}$  are based on a 4-layer, 4 in.  $\times$  3 in. PCB. Refer to JESD 51-7 for detailed information regarding board construction.

 $\Psi_{JB}$  is the junction-to-board thermal characterization parameter with units of °C/W. The  $\Psi_{JB}$  of the package is based on modeling and calculation using a 4-layer board. The *Guidelines for Reporting and Using Electronic Package Thermal Information: JESD51-12* states that thermal characterization parameters are not the same as thermal resistances.  $\Psi_{JB}$  measures the component power flowing through multiple thermal paths rather than a single path as in thermal resistance,  $\theta_{JB}$ . Therefore,  $\Psi_{JB}$  thermal paths include convection from the top of the package as well as radiation from the package—factors that make  $\Psi_{JB}$  more useful in real-world applications. Maximum junction temperature (T<sub>J</sub>) is calculated from the board temperature (T<sub>B</sub>) and power dissipation (P<sub>D</sub>) using the formula

 $T_J = T_B + (P_D \times \Psi_{JB})$ 

Refer to JESD51-8 and JESD51-12 for more detailed information about  $\Psi_{\mbox{\tiny JB}}.$ 

### THERMAL RESISTANCE

 $\theta_{JA}$  and  $\Psi_{JB}$  are specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

#### Table 4. Thermal Resistance

Package Type	θ」Α	$\Psi_{JB}$	Unit
5-Lead TSOT	170	43	°C/W

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## **PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS**





Figure 4. ADP171 5-Lead TSOT

#### **Table 5. Pin Function Descriptions**

Pin No.			
ADP170	ADP171	Mnemonic	Description
1	1	VIN	Regulator Input Supply. Bypass VIN to GND with a 1 $\mu$ F or greater capacitor.
2	2	GND	Ground.
3	3	EN	Enable Input. Drive EN high to turn on the regulator; drive EN low to turn off the regulator. For automatic startup, connect EN to VIN.
4		NC	No Connect. Not connected internally.
	4	ADJ	Adjust. A resistor divider from VOUT to ADJ sets the output voltage.
5	5	VOUT	Regulated Output Voltage. Bypass VOUT to GND with a 1 $\mu$ F or greater capacitor.

### **TYPICAL PERFORMANCE CHARACTERISTICS**

 $V_{IN}$  = 3.6 V,  $V_{OUT}$  = 1.8 V,  $I_{OUT}$  = 10 mA,  $C_{IN}$  =  $C_{OUT}$  = 1  $\mu$ F,  $T_A$  = 25°C, unless otherwise noted.





I<sub>LOAD</sub> = 10mA

2.9

I<sub>LOAD</sub> = 100mA -

3.1

= 200mA

3.5

ILOAD -

3.3

– I<sub>LOAD</sub> = 300mA

Figure 7. Output Voltage vs. Input Voltage

2.7

LOAD = 100µA

I<sub>LOAD</sub> = 1mA

2.5

1.798

2.1

2.3





0.1

1

100

1k

10

LOAD CURRENT (mA)

Figure 10. Ground Current vs. Input Voltage



Figure 11. Shutdown Current vs. Temperature at Various Input Voltages



Figure 12. Dropout Voltage vs. Load Current



Figure 13. Output Voltage vs. Input Voltage (in Dropout)



Figure 14. Ground Current vs. Input Voltage (In Dropout)



Figure 15. Power Supply Rejection Ratio vs. Frequency,  $V_{OUT} = 0.8 V$ 



Figure 16. Power Supply Rejection Ratio vs. Frequency,  $V_{OUT} = 1.8 V$ 



Figure 17. Power Supply Rejection Ratio vs. Frequency,  $V_{OUT} = 3.0 V$ 



Figure 18. Power Supply Rejection Ratio vs. Frequency, Various Output Voltages and Load Currents



Figure 19. Output Noise Spectrum







Figure 22. Load Transient Response,  $C_{IN}$  and  $C_{OUT} = 4.7 \, \mu F$ 



Figure 23. Line Transient Response, Load Current = 1 mA



Figure 24. Line Transient Response, Load Current = 300 mA

### **THEORY OF OPERATION**

The ADP170/ADP171 are low quiescent current, low-dropout linear regulators that operate from 1.6 V to 3.6 V and can provide up to 300 mA of output current. Drawing a low 170  $\mu$ A of quiescent current (typical) at full load makes the ADP170/ADP171 ideal for battery-operated portable equipment. Shutdown current consumption is typically 100 nA.

Optimized for use with small 1  $\mu$ F ceramic capacitors, the ADP170/ADP171 provide excellent transient performance.



1. R1 AND R2 ARE INTERNAL RESISTORS, AVAILABLE ON THE ADP170 ONLY.

Figure 25. ADP170 Internal Block Diagram



Figure 26. ADP171 Internal Block Diagram

Internally, the ADP170/ADP171 consist of a reference, an error amplifier, a feedback voltage divider, and a PMOS pass transistor. Output current is delivered via the PMOS pass device, which is controlled by the error amplifier. The error amplifier compares the reference voltage with the feedback voltage from the output and amplifies the difference. If the feedback voltage is lower than the reference voltage, the gate of the PMOS device is pulled lower, allowing more current to pass and increasing the output voltage. If the feedback voltage is higher than the reference voltage, the gate of the PMOS device is pulled higher, allowing less current to pass and decreasing the output voltage.

The adjustable ADP171 has an output voltage range of 0.8 V to 3.0 V. The output voltage is set by the ratio of two external resistors, as shown in Figure 2. The device servos the output to maintain the voltage at the ADJ pin at 0.5 V referenced to ground. The current in R1 is then equal to 0.5 V/R2 and the current in R1 is the current in R2 plus the ADJ pin bias current. The ADJ pin bias current, 15 nA at 25°C, flows through R1 into the ADJ pin.

The output voltage can be calculated using the equation:

 $V_{OUT} = 0.5 V(1 + R1/R2) + (ADJ_{I-BIAS})(R1)$ 

The value of R1 should be less than 200 k $\Omega$  to minimize errors in the output voltage caused by the ADJ pin bias current. For example, when R1 and R2 each equal 200 k $\Omega$ , the output voltage is 1.0 V. The output voltage error introduced by the ADJ pin bias current is 3 mV or 0.3%, assuming a typical ADJ pin bias current of 15 nA at 25°C.

Note that in shutdown, the output is turned off and the divider current is zero.

The ADP170/ADP171 use the EN pin to enable and disable the VOUT pin under normal operating conditions. When EN is high, VOUT turns on; when EN is low, VOUT turns off. For automatic startup, EN can be tied to VIN.

### APPLICATIONS INFORMATION **CAPACITOR SELECTION**

#### **Output Capacitor**

The ADP170/ADP171 are designed for operation with small, space-saving ceramic capacitors but will function with most commonly used capacitors as long as care is taken with regard to the effective series resistance (ESR) value. The ESR of the output capacitor affects the stability of the LDO control loop. A minimum of 1  $\mu$ F capacitance with an ESR of 1  $\Omega$  or less is recommended to ensure stability of the ADP170/ADP171. The transient response to changes in load current is also affected by output capacitance. Using a larger value of output capacitance improves the transient response of the ADP170/ADP171 to large changes in load current. Figure 27 and Figure 28 show the transient responses for output capacitance values of 1 µF and 4.7 µF, respectively.



Figure 28. Output Transient Response,  $C_{OUT} = 4.7 \, \mu F$ 

#### Input Bypass Capacitor

Connecting a 1 µF capacitor from VIN to GND reduces the circuit sensitivity to the printed circuit board (PCB) layout, especially when long input traces or high source impedance are encountered. If greater than 1 µF of output capacitance is required, the input capacitor should be increased to match it.

#### Input and Output Capacitor Properties

Any good quality ceramic capacitor can be used with the ADP170/ADP171, as long as it meets the minimum capacitance and maximum ESR requirements. Ceramic capacitors are manufactured with a variety of dielectrics, each with different behavior over temperature and applied voltage. Capacitors must have a dielectric adequate to ensure the minimum capacitance over the necessary temperature range and dc bias conditions. A X5R or X7R dielectric with a voltage rating of 6.3 V or 10 V is recommended. The Y5V and Z5U dielectrics are not recommended, due to their poor temperature and dc bias characteristics.

Figure 29 depicts the capacitance vs. bias voltage characteristics of a 0402, 1 µF, 10 V X5R capacitor. The variance of a capacitor is strongly influenced by the capacitor size and voltage rating. In general, a capacitor in a larger package or higher voltage rating will exhibit less capacitance variance over bias voltage. The temperature variation of the X5R dielectric is about ±15% over the -40°C to +85°C temperature range and is not a function of package or voltage rating.





Use Equation 1 to determine the worst-case capacitance accounting for capacitor variation over temperature, component tolerance, and voltage.

$$C_{EFF} = C_{BIAS} \times (1 - TEMPCO) \times (1 - TOL)$$
(1)

where:

 $C_{BIAS}$  is the effective capacitance at the operating voltage. TEMPCO is the worst-case capacitor temperature coefficient. TOL is the worst-case component tolerance.

In this example, the worst-case temperature coefficient (TEMPCO) over  $-40^{\circ}$ C to  $+85^{\circ}$ C is assumed to be 15% for an X5R dielectric. The tolerance of the capacitor (TOL) is assumed to be 10%, and C<sub>BIAS</sub> is 0.94 µF at 1.8 V, as shown in Figure 29.

Substituting these values in Equation 1 yields

 $C_{\rm EFF} = 0.94 \ \mu F \times (1 - 0.15) \times (1 - 0.1) = 0.719 \ \mu F$ 

Therefore, the capacitor chosen in this example meets the minimum capacitance requirement of the LDO over temperature and tolerance at the chosen output voltage.

To guarantee the performance of the ADP170/ADP171, it is imperative that the effects of dc bias, temperature, and tolerances on the behavior of the capacitors are evaluated for each application.

### UNDERVOLTAGE LOCKOUT

The ADP170/ADP171 have an internal undervoltage lockout circuit that disables all inputs and the output when the input voltage is less than approximately 1.2 V. This ensures that the ADP170/ADP171 inputs and the output behave in a predictable manner during power-up.

### **ENABLE FEATURE**

The ADP170/ADP171 use the EN pin to enable and disable the VOUT pin under normal operating conditions. As shown in Figure 30, when a rising voltage on EN crosses the active threshold, VOUT turns on. When a falling voltage on EN crosses the inactive threshold, VOUT turns off.



Figure 30. ADP170/ADP171 Typical EN Pin Operation

As shown in Figure 30, the EN pin has hysteresis built in. This prevents on/off oscillations that can occur due to noise on the EN pin as it passes through the threshold points.

The EN pin active/inactive thresholds are derived from the VIN voltage. Therefore, these thresholds vary with changing input voltage. Figure 31 shows typical EN active/inactive thresholds when the input voltage varies from 1.6 V to 3.6 V.



Figure 31. Typical EN Pin Thresholds vs. Input Voltage

The ADP170/ADP171 utilize an internal soft start to limit the inrush current when the output is enabled. The start-up time for the 1.8 V option is approximately 120  $\mu$ s from the time the EN active threshold is crossed to when the output reaches 90% of its final value. As shown in Figure 32, the start-up time is dependent on the output voltage setting.



Figure 32. Typical Start-Up Time

# CURRENT LIMIT AND THERMAL OVERLOAD PROTECTION

The ADP170/ADP171 are protected against damage due to excessive power dissipation by current and thermal overload protection circuits. The ADP170/ADP171 are designed to limit the current when the output load reaches 450 mA (typical). When the output load exceeds 450 mA, the output voltage is reduced to maintain a constant current limit.

Thermal overload protection is included, which limits the junction temperature to a maximum of 150°C (typical). Under extreme conditions (that is, high ambient temperature and power dissipation), when the junction temperature starts to rise above 150°C, the output is turned off, reducing the output current to 0. When the junction temperature drops below 135°C, the output is turned on again and output current is restored to its nominal value.

Consider the case where a hard short from VOUT to GND occurs. At first, the ADP170/ADP171 will limit the current so that only 450 mA is conducted into the short. If self-heating of the junction is great enough to cause its temperature to rise above 150°C, thermal shutdown will activate, turning off the output and reducing the output current to 0. As the junction temperature cools and drops below 135°C, the output turns on and conducts 450 mA into the short, again causing the junction temperature to rise above 150°C. This thermal oscillation between 135°C and 150°C causes a current oscillation between 450 mA and 0 mA, which continues as long as the short remains at the output.

Current and thermal limit protections are intended to protect the device against accidental overload conditions.

### THERMAL CONSIDERATIONS

To guarantee reliable operation, the junction temperature of the ADP170/ADP171 must not exceed 125°C. To ensure the junction temperature stays below this maximum value, the user needs to be aware of the parameters that contribute to junction temperature changes. These parameters include ambient temperature, power dissipation in the power device, and thermal resistances between the junction and ambient air ( $\theta_{JA}$ ). The  $\theta_{JA}$  number is dependent on the package assembly compounds used and the amount of copper to which the GND pin of the package is soldered on the PCB. Table 6 shows typical  $\theta_{JA}$  values of the 5-lead TSOT package for various PCB copper sizes.

#### Table 6. Typical $\theta_{JA}$ Values

Copper Size (mm <sup>2</sup> )	θ <sub>JA</sub> (°C/W)
0 <sup>1</sup>	170
50	152
100	146
300	134
500	131

<sup>1</sup> Device soldered to minimum size pin traces.

The junction temperature of the ADP170/ADP171 can be calculated from the following equation:

$$T_J = T_A + (P_D \times \theta_{JA}) \tag{2}$$

where:

 $T_A$  is the ambient temperature.

 $P_D$  is the power dissipation in the die, given by

$$P_D = [(V_{IN} - V_{OUT}) \times I_{LOAD}] + (V_{IN} \times I_{GND})$$
(3)

where:

 $I_{LOAD}$  is the load current.

 $I_{GND}$  is the ground current.

 $V_{\ensuremath{\textit{IN}}}$  and  $V_{\ensuremath{\textit{OUT}}}$  are input and output voltages, respectively.

Power dissipation due to ground current is quite small and can be ignored. Therefore, the junction temperature equation simplifies to the following:

$$T_J = T_A + \{ [(V_{IN} - V_{OUT}) \times I_{LOAD}] \times \theta_{JA} \}$$
(4)

As shown in Equation 4, for a given ambient temperature, input to output voltage differential, and continuous load current, there exists a minimum copper size requirement for the PCB to ensure that the junction temperature does not rise above 125°C. Figure 33 to Figure 38 show junction temperature calculations for different ambient temperatures, load currents,  $V_{\rm IN}$  to  $V_{\rm OUT}$ differentials, and areas of PCB copper.



Figure 34. 100 mm<sup>2</sup> of PCB Copper,  $T_A = 25^{\circ}C$ 







In cases where board temperature is known, use the thermal characterization parameter,  $\Psi_{JB}$ , to estimate the junction temperature rise (see Figure 39). Maximum junction temperature ( $T_J$ ) is calculated from the board temperature ( $T_B$ ) and power dissipation ( $P_D$ ) using the following formula:

$$T_J = T_B + (P_D \times \Psi_{JB}) \tag{5}$$

The typical value of  $\Psi_{\rm JB}$  is 42.8°C/W for the 5-lead TSOT package.



# PRINTED CIRCUIT BOARD LAYOUT CONSIDERATIONS

Heat dissipation from the package can be improved by increasing the amount of copper attached to the pins of the ADP170/ADP171. However, as can be seen from Table 6, a point of diminishing returns is eventually reached, beyond which an increase in the copper size does not yield significant heat dissipation benefits.

Place the input capacitor as close as possible to the VIN and GND pins. Place the output capacitor as close as possible to the VOUT and GND pins. Use of 0402 or 0603 size capacitors and resistors achieves the smallest possible footprint solution on boards where area is limited.



Figure 40. Example ADP170 PCB Layout



Figure 41. Example ADP171 PCB Layout

100708-A

### **OUTLINE DIMENSIONS**



Dimensions show in millimeters

### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Output Voltage (V) <sup>2</sup>	Package Description	Package Option	Branding
ADP170AUJZ-1.2-R7	-40°C to +125°C	1.2	5-Lead TSOT	UJ-5	L8E
ADP170AUJZ-1.5-R7	–40°C to +125°C	1.5	5-Lead TSOT	UJ-5	L8F
ADP170AUJZ-1.8-R7	–40°C to +125°C	1.8	5-Lead TSOT	UJ-5	L8G
ADP170AUJZ-2.5-R7	–40°C to +125°C	2.5	5-Lead TSOT	UJ-5	L8H
ADP170AUJZ-2.8-R7	–40°C to +125°C	2.8	5-Lead TSOT	UJ-5	L8P
ADP171AUJZ-R7	–40°C to +125°C	0.8 to 3.0 (Adjustable)	5-Lead TSOT	UJ-5	L9A
ADP170-1.8-EVALZ			Evaluation Board		
ADP170-BL1-EVZ			Evaluation Board		
ADP171-EVALZ			Evaluation Board		
ADP171-BL1-EVZ			Evaluation Board		

 $^{1}$  Z = RoHS Compliant Part.

<sup>2</sup> For additional voltage options, contact your local Analog Devices, Inc., sales or distribution representative.

## NOTES

## NOTES

### NOTES

©2009–2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D07716-0-5/10(B)



www.analog.com

Rev. B | Page 20 of 20