

Power Supply and Watchdog Timer Monitoring Circuit

ADM9690

FEATURES

Precision Voltage Monitor (4.31 V) Watchdog Timeout Monitor Selectable Watchdog Timeout—0.75 ms, 1.5 ms, 12.5 ms, 25 ms Two RESET Outputs

APPLICATIONS

Microprocessor Systems Computers Printers Controllers Intelligent Instruments

FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The ADM9690 contains a voltage monitoring comparator and a watchdog timer monitor. It is designed to monitor the 5 V power supply to a microprocessor and the microprocessor operation via a watchdog function.

The voltage monitoring comparator monitors the voltage on V_{MON} . If it drops outside tolerance, as will happen during a power-fail, two reset signals are generated. Both reset signals go active (low) simultaneously. They will remain active while V_{MON} is below the threshold, and for 50 ms (RESET(1)) or 60 ms (RESET(2)) after V_{MON} climbs above the reset threshold. RESET(1) is intended to provide a power-on reset signal for the μ P while RESET(2) is used to hold additional circuitry in a reset state until the μ P has regained control following a power-up. The voltage monitoring circuitry remains operational with V_{CC} as low as 2 V.

The watchdog timer monitoring circuit is designed to monitor the activity on the WDI input. This input is normally connected to an output line on the μ P. Its function is to check that the microprocessor has not stalled in an infinite loop. If there is a period of inactivity for the watchdog timeout period, both reset outputs are activated. As above, RESET(1) remains low for 50 ms while RESET(2) remains low for an additional 10 ms. The watchdog timer is restarted when RESET(1) goes inactive. The actual watchdog timeout period is adjustable using two select inputs SEL1 and SEL2.

The ADM9690 is available in an 8-lead SOIC package. It is specified over the industrial temperature range.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

$\label{eq:ADM9690} ADM9690 - SPECIFICATIONS \ (V_{CC} = Full \ Operating \ Range. \ T_A = T_{MIN} \ to \ T_{MAX} \ unless \ otherwise \ noted)$

| Min | Тур | Max | Units | Test Conditions/Comments |
|-------------------------|--|---|--|---|
| 4.3 | | 5.5 | V | |
| | 55 | 100 | μΑ | |
| 4.2 | 4.31 30 50 10 | 4.42 75 15 | V mV ms ms | V_{MON} Falling $T_A = 0^{\circ}C$ to +70°C Figure 7, 8 Figure 7, 8 |
| 0.4 1.0 9.0 18 | 0.75 1.5 12.5 25 | 1.28 2.4 19 38 | ms ms ms ms | SEL2 = 0, SEL1 = 0 SEL2 = 0, SEL1 = 1 SEL2 = 1, SEL1 = 0 SEL2 = 1, SEL1 = 1 |
| 100 3.5 | 0.1 0.3 0.45 | 0.4 0.4 0.7 | ns V V V V V | $\begin{split} V_{IL} &= 0.4, V_{IH} = 3.5 \text{ V} \\ I_{SINK} &= 3.2 \text{ mA} \\ I_{SINK} &= 10 \text{ mA}, \\ I_{SINK} &= 15 \text{ mA}, \\ I_{SOURCE} &= 1 \mu\text{A} \end{split}$ |
| 3.5 -5 -1 | 1.2 -1.2 | 0.8 5 +1 | V V μΑ μΑ μΑ | 150 ns Pulse 150 ns Pulse WDI = V_{CC} WDI = 0 V SEL = V_{CC} SEL = 0 V |
| | 4.3 4.2 0.4 1.0 9.0 18 100 3.5 3.5 -5 | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | $\begin{array}{cccccccccccccccccccccccccccccccccccc$ | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ |

Specifications subject to change without notice.

ADM9690

ABSOLUTE MAXIMUM RATINGS*

| $(T_A = +25^{\circ}C \text{ unless otherwise noted})$ | |
|---|--|
|---|--|

| V_{CC} |
|--|
| V_{MON} |
| Input Current |
| V _{CC} 200 mA |
| GND 200 mA |
| Digital Output Current 200 mA |
| Power Dissipation, R-8 SOIC 400 mW |
| θ_{JA} Thermal Impedance 120°C/W |
| Industrial (A Version) |
| Lead Temperature (Soldering, 10 secs) +300°C |
| Vapor Phase (60 secs) +215°C |
| Infrared (15 secs) +220°C |
| Storage Temperature Range |
| ESD Rating 4 kV |
| *Stresses above those listed under Absolute Maximum Ratings may cause perma- |

"Stresses above those instead under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods of time may affect device reliability.

ORDERING GUIDE

| Model | Temperature | Package | Package |
|-----------|----------------|----------------------------|---------|
| | Range | Description | Option |
| ADM9690AR | –40°C to +85°C | 8-Lead Narrow Body SOIC | SO-8 |

PIN CONFIGURATION



PIN FUNCTION DESCRIPTIONS

| Mnemonic | Function |
|------------------|--|
| V _{CC} | Power Supply Input; +5 V. |
| V _{MON} | Voltage Monitoring Input. |
| GND | 0 V. Ground reference for all signals. |
| RESET(1) | Logic Output. $\overline{\text{RESET}(1)}$ goes low if V_{MON} falls below the Reset Threshold or the Watch- dog timer is not serviced within its timeout period. The reset threshold is typically 4.4 V for the ADM9690. $\overline{\text{RESET}(1)}$ remains low for 50 ms after V_{CC} returns above the thresh- old. $\overline{\text{RESET}(1)}$ also goes low for 50 ms if the Watchdog Timer is not serviced within its |
| | timeout period. |
| RESET(2) | Logic Output. $\overline{\text{RESET}(2)}$ goes low simultaneously with $\overline{\text{RESET}(1)}$ but remains low for an additional 10 ms. |
| WDI | Watchdog Input. If an edge is not detected on WDI within the selectable watchdog timeout period, $\overline{RESET(1)}$ and $\overline{RESET(2)}$ are forced low for their respective timeout periods. The watchdog timer restarts with each positive or negative going transition on the WDI line. Following a reset it is restarted when $\overline{RESET(1)}$ goes inactive (high). The Watch- dog Timer may be disabled if WDI is left floating or is driven to midsupply. |
| SEL1, 2 | Watchdog Timeout selection inputs. Refer to Table I. |

ADM9690–Typical Performance Curves



Figure 1. Reset Output Voltage vs. Supply



Figure 2. Reset Voltage Threshold vs. Temperature



Figure 3. Watchdog and Reset Timeout Period vs. Supply @ $-40^{\circ}C$



Figure 4. Supply Current vs. Temperature



Figure 5. Typical Application Circuit

POWER SUPPLY AND WATCHDOG MONITORING CIRCUIT

The ADM9690 contains a power supply voltage monitoring comparator and a watchdog timer monitor. Either V_{MON} dropping outside tolerance or the watchdog timer timing out results in a reset sequence as discussed below. Two reset outputs are provided. RESET(1) and RESET(2).

POWER FAIL/POWER-ON RESET

When V_{MON} falls below the reset threshold (4.4 V) both RESET outputs are forced low immediately.

On power-up, $\overline{\text{RESET}(1)}$ will remain low for 50 milliseconds after V_{MON} rises above the reset threshold. This provides a power-on reset for the microprocessor. $\overline{\text{RESET}(2)}$ remains active low for an additional 10 ms. $\overline{\text{RESET}(1)}$ is intended to



Figure 6. Functional Block Diagram

provide a power-on reset signal for the μ P while $\overline{\text{RESET}(2)}$ is used to hold additional circuitry in a reset state until the μ P has regained control following a power-up.

The guaranteed minimum and maximum thresholds for the ADM9690 are 4.3 V and 4.5 V.

Watchdog Timer RESET

The watchdog timer circuit monitors the activity of the microprocessor in order to check that it is not stalled in an infinite loop. An output line on the processor may be used to toggle the Watchdog Input (WDI) line. If this line is not toggled within the selected timeout period, both \overrightarrow{RESET} outputs are taken active (low). $\overrightarrow{RESET(1)}$ remains low for 50 ms and $\overrightarrow{RESET(2)}$ remains low for an additional 10 ms. Each transition (either positive-going or negative-going) of WDI after $\overrightarrow{RESET(1)}$ has gone inactive restarts the watchdog timer. The actual watchdog timeout period is adjustable using SEL1 and SEL2. Four timeout periods are selectable. Please refer to Table I.

The watchdog timer is restarted at the end of $\overline{\text{RESET}(1)}$ ($\overline{\text{RESET}(1)$ going high), whether the reset was caused by lack of activity on WDI or by V_{MON} falling below the reset threshold.

Table I.

| SEL2 | SEL1 | Watchdog Timeout Period t _{WD} (ms) |
|------|------|---|
| 0 | 0 | 0.75 |
| 0 | 1 | 1.5 |
| 1 | 0 | 12.5 |
| 1 | 1 | 25 |



Figure 7. Power-On RESET Timing



Figure 8. Watchdog RESET Timing

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

