

# Low Voltage Supervisory Circuits with Watchdog in 4-Lead SC70

# ADM8616/ADM8617

#### **FEATURES**

Precision 1.8 V to 5 V power supply monitoring 9 RESET threshold options

1.58 V to 4.63 V

4 RESET timeout options

1 ms, 20 ms, 140 ms, 1120 ms

3 watchdog timeout options 6.3 ms, 102 ms, 1.6 sec RESET output stages

**Power supply glitch immunity** 

Push-pull active-low (ADM8616)
Open-drain active-low (ADM8617)

Low power consumption (5  $\mu$ A) Guaranteed reset output valid to  $V_{cc}$  = 1 V

Specified over -40°C to +85°C temperature range 4-lead SC70 package

### **APPLICATIONS**


Microprocessor systems
Computers
Controllers
Intelligent instruments
Portable equipment

#### **GENERAL DESCRIPTION**

The ADM8616/ADM8617 are supervisory circuits that monitor power supply voltage levels and code execution integrity in microprocessor-based systems. A power-on reset signal is generated when the supply voltage rises to a preset threshold level. The ADM8616/ADM8617 have an on-chip watchdog timer that can reset the microprocessor if it fails to strobe within a preset timeout period.

Each part is available in the following nine reset threshold options: 1.58 V, 1.67 V, 2.19 V, 2.32 V, 2.63 V, 2.93 V, 3.08 V, 4.38 V, and 4.63 V. There are four reset timeout options: 1 ms, 20 ms, 140 ms, and 1120 ms. There are also three possible watchdog timeouts available: 6.3 ms, 102 ms, and 1.6 sec.

#### **FUNCTIONAL BLOCK DIAGRAM**



The parts differ in terms of reset output configuration. The ADM8616 is active-low with a push-pull output, while the ADM8617 is active-low with an open-drain output.

The ADM8616/ADM8617 are available in 4-lead SC70 packages and typically consume only 5  $\mu$ A, making them suitable for use in low power, portable applications.

# **TABLE OF CONTENTS**

Features 1
Applications
Functional Block Diagram
General Description
Revision History
Specifications
Absolute Maximum Ratings
ESD Caution
Pin Configuration and Function Descriptions5
Typical Performance Characteristics
REVISION HISTORY
1/07—Rev. A to Rev. B
Changes to Functional Block Diagram 1
11/06—Rev. 0 to Rev. A
Changes to Ordering Guide
6/05—Revision 0: Initial Version

Circuit Description	8
RESET Output	8
Watchdog Input	8
Application Information	9
Watchdog Input Current	9
Negative-Going V <sub>CC</sub> Transients	9
Ensuring RESET Valid to $V_{\text{CC}} = 0 \text{ V}$	9
Watchdog Software Considerations	9
Outline Dimensions	10
Ordering Guide	10

# **SPECIFICATIONS**

 $V_{CC}$  = full operating range,  $T_A$  =  $-40^{\circ}C$  to  $+85^{\circ}C$ , unless otherwise noted.

Table 1.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
SUPPLY					
Vcc Operating Voltage Range	1		5.5	V	
Supply Current		10	20	μΑ	$V_{CC} = 5.5 \text{ V}$
		5	12	μΑ	$V_{CC} = 3.6 \text{ V}$
RESET THRESHOLD VOLTAGE					
ADM861xL	4.50	4.63	4.75	V	
ADM861xM	4.25	4.38	4.50	V	
ADM861xT	3.00	3.08	3.15	V	
ADM861xS	2.85	2.93	3.00	V	
ADM861xR	2.55	2.63	2.70	V	
ADM861xZ	2.25	2.32	2.38	V	
ADM861xY	2.12	2.19	2.25	V	
ADM861xW	1.62	1.67	1.71	V	
ADM861xV	1.52	1.58	1.62	V	
RESET THRESHOLD TEMPERATURE COEFFICIENT		40		ppm/°C	
RESET THRESHOLD HYSTERESIS		$2 \times V_{TH}$		mV	
RESET TIMEOUT PERIOD					
ADM861xxA	1	1.4	2	ms	
ADM861xxB	20	28	40	ms	
ADM861xxC	140	200	280	ms	
ADM861xxD	1120	1600	2240	ms	
V <sub>CC</sub> TO RESET DELAY		40		μs	V <sub>cc</sub> falling at 1 mV/μs
RESET OUTPUT VOLTAGE					
VOL (Open-Drain and Push-Pull)			0.3	V	$V_{CC} \ge 1.0 \text{ V}, I_{SINK} = 50  \mu\text{A}$
·			0.3	V	$V_{CC} \ge 1.2 \text{ V, } I_{SINK} = 100  \mu\text{A}$
			0.3	V	$V_{CC} \ge 2.7 \text{ V, } I_{SINK} = 1.2 \text{ mA}$
			0.4	V	$V_{CC} \ge 4.5 \text{ V, } I_{SINK} = 3.2 \text{ mA}$
VOH (Push-Pull Only)	$0.8 \times V_{CC}$			V	$V_{CC} \ge 2.7 \text{ V, } I_{SOURCE} = 500  \mu\text{A}$
	V <sub>CC</sub> – 1.5			V	$V_{CC} \ge 4.5 \text{ V}$ , $I_{SOURCE} = 800 \mu\text{A}$
RESET Rise Time		5	25	ns	From 10% to 90% $V_{CC}$ , $C_L = 5$ pF, $V_{CC} = 3.3$ V
Open-Drain RESET Output Leakage Current			1	μΑ	
WATCHDOG INPUT					
Watchdog Timeout Period					
ADM861xxxW	4.3	6.3	9.3	ms	
ADM861xxxX	71	102	153	ms	
ADM861xxxY	1.12	1.6	2.4	sec	
WDI Pulse Width	50			ns	$V_{IL} = 0.3 \times V_{CC}, V_{IH} = 0.7 \times V_{CC}$
WDI Input Threshold				V	
VIL			$0.3 \times V_{CC}$		
VIH	$0.7 \times V_{CC}$			V	
WDI Input Current		120	160	μΑ	$V_{WDI} = V_{CC}$
	-20	-15		μΑ	$V_{WDI} = 0$

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

#### Table 2.

Parameter	Rating
Vcc	−0.3 V to +6 V
RESET	−0.3 V to +6 V
Output Current (RESET)	20 mA
Operating Temperature Range	−40°C to +85°C
Storage Temperature Range	−65°C to +150°C
$\theta_{JA}$ Thermal Impedance, SC70	146°C/W
Soldering Temperature	
Sn/Pb	240°C, 30 sec
Pb-Free	260°C, 40 sec

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

**Table 3. Pin Function Descriptions** 

Pin No.	Mnemonic	Description
1	GND	Ground.
2	RESET	Active-Low $\overline{\text{RESET}}$ Output. Asserted whenever $V_{CC}$ is below the reset threshold ( $V_{TH}$ ).
		Push-Pull Output Stage for ADM8616.
		Open-Drain Output Stage for ADM8617.
3	WDI	Watchdog Input. Generates a RESET if the logic level on the pin remains low or high for the duration of the watchdog timeout. The timer is cleared if a logic transition occurs on this pin, or if a reset is generated. Leave floating to disable the watchdog timer.
4	Vcc	Power Supply Voltage Being Monitored.

### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. Supply Current vs. Temperature




Figure 4. Normalized RESET Timeout Period vs. Temperature




Figure 5. V<sub>CC</sub> to RESET Output Delay vs. Temperature




Figure 6. Normalized Watchdog Timeout Period vs. Temperature




Figure 7. Normalized RESET Threshold vs. Temperature




Figure 8. Maximum V<sub>CC</sub> Transient Duration vs. RESET Threshold Overdrive




Figure 9. Voltage Output Low vs. Isink




Figure 10. Voltage Output High vs. Isource


### CIRCUIT DESCRIPTION

The ADM8616/ADM8617 provide microprocessor supply voltage supervision by controlling the microprocessors RESET input. Code execution errors are avoided during power-up, power-down, and brownout conditions by asserting a RESET signal when the supply voltage is below a preset threshold and by allowing supply voltage stabilization with a fixed timeout RESET after the supply voltage rises above the threshold. In addition, problems with microprocessor code execution can be monitored and corrected with a watchdog timer. By including watchdog strobe instructions in microprocessor code, a watchdog timer can detect if the microprocessor code breaks down or becomes stuck in an infinite loop. If this happens, the watchdog timer asserts a RESET pulse that restarts the microprocessor in a known state.

#### **RESET OUTPUT**

The ADM8616 features an active-low, push-pull  $\overline{RESET}$  output, while the ADM8617 features an active-low, open-drain  $\overline{RESET}$  output. The  $\overline{RESET}$  signal is guaranteed to be logic low and logic high, respectively, for  $V_{CC}$  down to 1 V.


The  $\overline{RESET}$  output is asserted when  $V_{CC}$  is below the  $\overline{RESET}$  threshold ( $V_{TH}$ ), or when WDI is not serviced within the watchdog timeout period ( $t_{WD}$ ).  $\overline{RESET}$  remains asserted for the duration of the  $\overline{RESET}$  active timeout period ( $t_{RP}$ ) after  $V_{CC}$  rises above the  $\overline{RESET}$  threshold or after the watchdog timer times out. Figure 11 illustrates the behavior of the  $\overline{RESET}$  outputs.



#### WATCHDOG INPUT

The ADM8616/ADM8617 feature a watchdog timer that monitors microprocessor activity. A timer circuit is cleared with every low-to-high or high-to-low logic transition on the watchdog input pin (WDI), which detects pulses as short as 50 ns. If the timer counts through the preset watchdog timeout period  $(t_{WD})$ ,  $\overline{RESET}$  is asserted. The microprocessor is required to toggle the WDI pin to avoid being reset. Failure of the microprocessor to toggle WDI within the timeout period, therefore, indicates a code execution error, and the  $\overline{RESET}$  pulse generated restarts the microprocessor in a known state.

In addition to logic transitions on WDI, the watchdog timer is also cleared by a  $\overline{RESET}$  assertion due to an undervoltage condition on  $V_{CC}$ . When  $\overline{RESET}$  is asserted, the watchdog timer is cleared and does not begin counting again until  $\overline{RESET}$  deasserts. The watchdog timer can be disabled by leaving WDI floating or by three-stating the WDI driver.



### APPLICATION INFORMATION

#### WATCHDOG INPUT CURRENT

To minimize watchdog input current (and minimize overall power consumption), leave WDI low for the majority of the watchdog timeout period. When driven high, WDI can draw as much as 160  $\mu A$ . Pulsing WDI low-high-low at a low duty cycle reduces the effect of the large input current. When WDI is unconnected, a window comparator disconnects the watchdog timer from the  $\overline{RESET}$  output circuitry so that  $\overline{RESET}$  is not asserted when the watchdog timer times out.

#### **NEGATIVE-GOING V<sub>CC</sub> TRANSIENTS**

To avoid unnecessary resets caused by fast power supply transients, the ADM8616/ADM8617 are equipped with glitch rejection circuitry. The typical performance characteristic in Figure 8 plots  $V_{\rm CC}$  transient duration vs. transient magnitude. The curve shows combinations of transient magnitude and duration for which a  $\overline{RESET}$  is not generated for 4.63 V and 2.93 V reset threshold parts. For example, with the 2.93 V threshold, a transient that goes 100 mV below the threshold and lasts 8  $\mu s$  typically does not cause a  $\overline{RESET}$ , but if the transient is any bigger in magnitude or duration, a  $\overline{RESET}$  is generated. An optional 0.1  $\mu F$  bypass capacitor mounted close to  $V_{\rm CC}$  provides additional glitch rejection.

### ENSURING RESET VALID TO $V_{cc} = 0 V$

The active-low  $\overline{RESET}$  output is guaranteed to be valid for  $V_{CC}$  as low as 1 V. However, by using an external resistor, valid outputs for  $V_{CC}$  as low as 0 V are possible. The resistor, connected between  $\overline{RESET}$  and ground, pulls the output low when it is unable to sink current. A large resistance, such as  $100~k\Omega$ , should be used so that it does not overload the  $\overline{RESET}$  output when  $V_{CC}$  is above 1 V.




Figure 13. Ensuring  $\overline{RESET}$  Valid to  $V_{CC} = 0 V$ 

### **WATCHDOG SOFTWARE CONSIDERATIONS**

In implementing the microprocessors watchdog strobe code, quickly switching WDI low to high and then high to low (minimizing WDI high time) is desirable for current consumption reasons. However, a more effective way of using the watchdog function can be considered.

A low-high-low WDI pulse within a given subroutine prevents the watchdog from timing out. However, if the subroutine becomes stuck in an infinite loop, the watchdog does not detect this because the subroutine continues to toggle WDI. A more effective coding scheme for detecting this error involves using a slightly longer watchdog timeout. In the program that calls the subroutine, WDI is set high. The subroutine sets WDI low when it is called. If the program executes without error, WDI is toggled high and low with every loop of the program. If the subroutine enters an infinite loop, WDI is kept low, the watchdog times out, and the microprocessor is reset.




Figure 14. Watchdog Flow Diagram





Figure 15. Typical Application Circuit

### **OUTLINE DIMENSIONS**



\*PACKAGE OUTLINE CORRESPONDS IN FULL TO EIAJ SC82 EXCEPT FOR WIDTH OF PIN 2 AS SHOWN.

Figure 16. 4-Lead Thin Shrink Small Outline Transistor Package [SC70] (KS-4) Dimensions shown in millimeters




Figure 17. Ordering Code Structure

### **ORDERING GUIDE**

	Reset			Package		
Model <sup>1</sup>	Threshold (V)	Temperature Range	Quantity	Description	Package Option	Branding
ADM8616LCYAKSZ-RL7 <sup>2</sup>	4.63	−40°C to +85°C	3,000	4-Lead SC70	KS-4	NOF
ADM8616MCYAKSZ-RL7 <sup>2</sup>	4.38	-40°C to +85°C	3,000	4-Lead SC70	KS-4	NOF
ADM8616TCYAKSZ-RL7 <sup>2</sup>	3.08	-40°C to +85°C	3,000	4-Lead SC70	KS-4	NOF
ADM8616SCYAKSZ-RL7 <sup>2</sup>	2.93	-40°C to +85°C	3,000	4-Lead SC70	KS-4	NOF
ADM8616RCYAKSZ-RL7 <sup>2</sup>	2.63	-40°C to +85°C	3,000	4-Lead SC70	KS-4	NOF
ADM8616ZCYAKSZ-RL7 <sup>2</sup>	2.32	-40°C to +85°C	3,000	4-Lead SC70	KS-4	NOF
ADM8616YCYAKSZ-RL7 <sup>2</sup>	2.19	-40°C to +85°C	3,000	4-Lead SC70	KS-4	NOF
ADM8616WCYAKSZ-RL7 <sup>2</sup>	1.67	-40°C to +85°C	3,000	4-Lead SC70	KS-4	NOF
ADM8616VCYAKSZ-RL7 <sup>2</sup>	1.58	-40°C to +85°C	3,000	4-Lead SC70	KS-4	NOF
ADM8617SAYAKSZ-RL7 <sup>2</sup>	2.93	-40°C to +85°C	3,000	4-Lead SC70	KS-4	M4X
ADM8617RCYAKSZ-RL7 <sup>2</sup>	2.63	-40°C to +85°C	3,000	4-Lead SC70	KS-4	M4X

<sup>&</sup>lt;sup>1</sup> If ordering nonstandard models, complete the ordering code shown in Figure 17 by inserting reset threshold, reset timeout, and watchdog timeout suffixes. Contact Sales for availability of nonstandard models.

 $<sup>^{2}</sup>$  Z = Pb-free part.

# **NOTES**

A	$\mathbf{n}$	R A	n	A 1	6/	/ A	nı	١.	n	A 1	7
Δ	ш	IVI	×	h	l h/	Δ		VI	x	h I	
п	v	IVI	u	u	ı u,	$\mathbf{a}$	U I	٧ı	u	u i	

NOTES

