

# Digital Power Monitor with Convert Pin and ALERTB Output

# ADM1191

### **FEATURES**

Powered from 3.15 V to 26 V Precision current sense amplifier Precision voltage input 12-bit ADC for current and voltage readback Convert pin (CONV) for commanding an ADC read SETV input for setting overcurrent alert threshold ALERTB output provides an overcurrent interrupt I<sup>2</sup>C<sup>®</sup> fast mode-compliant interface (400 kHz maximum) Two address pins allow 16 devices on the same bus 10-lead MSOP

### **APPLICATIONS**

Power monitoring/power budgeting Central office equipment Telecommunication and data communication equipment PCs/servers

### **GENERAL DESCRIPTION**

The ADM1191 is an integrated current sense amplifier that offers digital current and voltage monitoring via an on-chip, 12-bit analog-to-digital converter (ADC), communicated through an I<sup>2</sup>C interface.

An internal current sense amplifier senses voltage across the sense resistor in the power path via the VCC pin and the SENSE pin.

A 12-bit ADC can measure the current seen in the sense resistor, as well as the supply voltage on the VCC pin.

An industry-standard I<sup>2</sup>C interface allows a controller to read current and voltage data from the ADC. Measurements can be initiated by an I<sup>2</sup>C command or via the convert (CONV) pin. The CONV pin is especially useful for synchronizing reads on multiple ADM1191 devices. Alternatively, the ADC can run continuously, and the user can read the latest conversion data whenever it is required. Up to 16 unique I<sup>2</sup>C addresses can be created, depending on the way the A0 pin and the A1 pin are connected.

A SETV pin is also included. A voltage applied to this pin is internally compared to the output voltage on the current sense amplifier. The output of the SETV comparator asserts when the current sense amplifier ouput exceeds the SETV voltage. When this event occurs, the ALERTB output asserts.

#### Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

#### FUNCTIONAL BLOCK DIAGRAM





The ALERTB output can be used as a flag to warn a microcontroller or field programmable gate array (FPGA) of an overcurrent condition. ALERTB outputs of multiple ADM1191 devices can be tied together and used as a combined alert.

The ADM1191 is packaged in a 10-lead MSOP.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2006 Analog Devices, Inc. All rights reserved.

## TABLE OF CONTENTS

Features	1
Applications	1
General Description	1
Functional Block Diagram	1
Revision History	2
Specifications	3
Absolute Maximum Ratings	5
Thermal Characteristics	5
ESD Caution	5
Pin Configuration and Function Descriptions	6
Typical Performance Characteristics	7
Voltage and Current Readback	9
Serial Bus Interface	9

Identifying the ADM1191 on the I <sup>2</sup> C Bus9
General I <sup>2</sup> C Timing9
Timing Diagrams10
Write and Read Operations11
Quick Command11
Write Command Byte11
Write Extended Byte 12
Read Voltage and/or Current Data Bytes13
ALERTB Output
SETV Pin14
Kelvin Sense Resistor Connection14
Outline Dimensions
Ordering Guide15

## **REVISION HISTORY**

9/06—Revision 0: Initial Version

## **SPECIFICATIONS**

 $V_{\rm CC}$  = 3.15 V to 26 V;  $T_{\rm A}$  =  $-40^{\circ}C$  to +85°C; typical values at  $T_{\rm A}$  = 25°C, unless otherwise noted.

### Table 1.

Parameter	Min	Тур	Мах	Unit	Conditions	
VCC PIN						
Operating Voltage Range, Vvcc	3.15		26	V		
Supply Current, Icc		1.7	2	mA		
Undervoltage Lockout, VuvLo		2.8		V	V <sub>cc</sub> rising	
Undervoltage Lockout Hysteresis, VUVLOHYST		80		mV	5	
CONV PIN						
Input Current, I <sub>CONV</sub>	-2		+2	μA		
Logic Low Threshold, V <sub>CONVL</sub>			1.2	v		
Logic High Threshold, VCONVH	1.4			mV		
MONITORING ACCURACY <sup>1</sup>						
Current Sense Absolute Accuracy	-1.45		+1.45	%	$V_{\text{SENSE}} = 75 \text{ mV}$	0°C to +70°C
	-1.8		+1.8	%	V <sub>SENSE</sub> = 50 mV	0°C to +70°C
	-2.8		+2.8	%	$V_{\text{SENSE}} = 25 \text{ mV}$	0°C to +70°C
	-5.7		+5.7	%	$V_{\text{SENSE}} = 12.5 \text{ mV}$	0°C to +70°C
	-1.5		+1.5	%	$V_{\text{SENSE}} = 75 \text{ mV}$	0°C to +85°C
	-1.8		+1.8	%	$V_{\text{SENSE}} = 50 \text{ mV}$	0°C to +85°C
	-2.95		+2.95	%	$V_{\text{SENSE}} = 25 \text{ mV}$	0°C to +85°C
	-6.1		+6.1	%	$V_{\text{SENSE}} = 12.5 \text{ mV}$	0°C to +85°C
	-1.95		+1.95	%	V <sub>SENSE</sub> = 75 mV	-40°C to +85°C
	-2.45		+2.45	%	$V_{\text{SENSE}} = 50 \text{ mV}$	-40°C to +85°C
	-3.85		+3.85	%	$V_{\text{SENSE}} = 25 \text{ mV}$	–40°C to +85°C
	-6.7		+6.7	%	$V_{\text{SENSE}} = 12.5 \text{ mV}$	-40°C to +85°C
V <sub>SENSE</sub> for ADC Full Scale		105.84		mV	This is an absolute value to be used when converting ADC codes to current readings; any inaccuracy in this value is factored into absolute current accuracy values (see specs for Current Sense Absolute Accuracy)	
Voltage Accuracy	-0.85		+0.85	%	$V_{CC} = 3.0 \text{ V} \text{ to } 5.5 \text{ V}$ (low range)	0°C to +70°C
	-0.9		+0.9	%	$V_{cc} = 10.8 V \text{ to}$ 16.5 V (high range)	0°C to +70°C
	-0.85		+0.85	%	$V_{CC} = 3.0 \text{ V} \text{ to } 5.5 \text{ V}$ (low range)	0°C to +85°C
	-0.9		+0.9	%	V <sub>CC</sub> = 10.8 V to 16.5 V (high range)	0°C to +85°C
	-0.9		+0.9	%	$V_{VCC} = 3.0 \text{ V to } 5.5 \text{ V}$ (low range)	-40°C to +85°C
	-1.15		+1.15	%	V <sub>VCC</sub> = 10.8 V to 16.5 V (high range)	–40°C to +85°C
V <sub>cc</sub> for ADC Full Scale, Low Range (VRANGE = 1)	6.65		V	These are absolute when converting Al	DC codes to voltage	
V <sub>cc</sub> for ADC Full Scale, High Range (VRANGE = 0)	26.52			V	readings; any inaccu is factored into volta (see specs for Voltag	age accuracy values
SENSE PIN						•
Input Current, Isense	-1		+1	μA	$V_{\text{SENSE}} = V_{\text{VCC}}$	

Parameter	Min	Тур	Max	Unit	Conditions
SETV PIN					
Overcurrent Trip Threshold	98	100	102	mV	V <sub>SETV</sub> = 1.8 V
	49.5	50	50.5	mV	$V_{SETV} = 0.9 V$
Overcurrent Trip, Gain {Vsetv/(Vvcc – Vsense)}		18			$V_{SETV} = 0.9 V \text{ to } 1.9 V$
Input Current, Isetvleak	-1		+1	μΑ	$V_{SETV} = 0.9 V \text{ to } 1.9 V$
ALERTB PIN					
Output Low Voltage, VALERTOL		0.05	0.1	V	$I_{ALERT} = -100 \ \mu A$
		1	1.5	mA	$I_{ALERT} = -2 \text{ mA}$
Input Current, IALERT	-1		+1	μΑ	$V_{ALERT} = V_{CC}$ ; ALERTB not asserted
A0 PIN, A1 PIN					
Set Address to 00, VADRLOWV	0		0.8	V	Low state
Set Address to 01, R <sub>ADRLOWZ</sub>	80	120	160	kΩ	Resistor to ground state, load pin with specified resistance for 01 decode
Set Address to 10, Iadrhighz	-0.3		+0.3	μΑ	Open state, maximum load allowed or A0 pin or A1 pin for 10 decode
Set Address to 11, VADRHIGHV	2		5.5	V	High state
Input Current for 00 Decode, IADRLOW		3	6	μΑ	$V_{ADR} = 2.0 V \text{ to } 5.5 V$
Input Current for 11 Decode, IADRHIGH	-40	-25		μΑ	$V_{ADR} = 0 V to 0.8 V$
I <sup>2</sup> C TIMING					
Low Level Input Voltage, V <sub>IL</sub>			0.3 V <sub>BUS</sub>	V	
High Level Input Voltage, V <sub>⊮</sub>	$0.7  V_{\text{BUS}}$			V	
Low Level Output Voltage on SDA, $V_{OL}$			0.4	V	$I_{OL} = 3 \text{ mA}$
Output Fall Time on SDA from $V_{\text{IHMIN}}$ to $V_{\text{ILMAX}}$	20 + 0.1 Св		250	ns	$C_B$ = bus capacitance from SDA to GNE
Maximum Width of Spikes Suppressed by Input Filtering on SDA and SCL Pins	50		250	ns	
Input Current, I, on SDA/SCL When Not Driving Out a Logic Low	-10		+10	μA	
Input Capacitance on SDA/SCL		5		рF	
SCL Clock Frequency, fscl			400	kHz	
Low Period of the SCL Clock	600			ns	
High Period of the SCL Clock	1300			ns	
Setup Time for Repeated Start Condition, t <sub>SU;STA</sub>	600			ns	
SDA Output Data Hold Time, thd;Dat	100		900	ns	
Setup Time for a Stop Condition, tsu;sto	600			ns	
Bus Free Time Between a Stop and a Start Condition, $t_{\text{BUF}}$	1300			ns	
Capacitive Load for Each Bus Line			400	рF	

<sup>1</sup> Monitoring accuracy is a measure of the error in a code that is read back for a particular voltage/current. This is a combination of amplifier error, reference error, ADC error, and error in ADC full-scale code conversion factor.

## **ABSOLUTE MAXIMUM RATINGS**

### Table 2.

Parameter	Rating
VCC Pin	30 V
SENSE Pin	30 V
CONV Pin	–0.3 V to +6 V
SETV Pin	30 V
ALERTB Pin	30 V
SDA Pin, SCL Pin	–0.3 V to +6 V
A0 Pin, A1 Pin	–0.3 V to +6 V
Storage Temperature Range	–65°C to +125°C
Operating Temperature Range	–40°C to +85°C
Lead Temperature (Soldering, 10 sec)	300°C
Junction Temperature	150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### THERMAL CHARACTERISTICS

 $\theta_{JA}$  is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

#### Table 3. Thermal Resistance

Package Type	θ <sub>JA</sub>	Unit
10-Lead MSOP	137.5	°C/W

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**



Figure 3. Pin Configuration

### **Table 4. Pin Function Descriptions**

Pin No.	Mnemonic	Description
1	VCC	Positive Supply Input Pin. The operating supply voltage range is from 3.15 V to 26 V. An undervoltage lockout (UVLO) circuit resets the ADM1191 when a low supply voltage is detected.
2	SENSE	Current Sense Input Pin. A sense resistor between the VCC pin and the SENSE pin generates a voltage across a sense resistor. This voltage is proportional to the load current. A current sense amplifier amplifies this voltage before it is digitized by the ADC.
3	CONV	Convert Start Pin. A high level on this pin enables an ADC conversion. The state of an internal control register, which is set through the I <sup>2</sup> C interface, configures the part to convert current only, voltage only, or both channels when the convert pin is asserted.
4	GND	Chip Ground Pin.
5	SETV	Input Pin. The voltage driven onto this pin is compared to the output of the internal current sense amplifier. The lower the voltage on the SETV, the lower the current level that causes the ALERTB output to assert.
6	SCL	I <sup>2</sup> C Clock Pin. Open-drain input; requires an external resistive pull-up.
7	SDA	I <sup>2</sup> C Data I/O Pin. Open-drain input/output; requires an external resistive pull-up.
8	A0	I <sup>2</sup> C Address Pin. This pin can be tied low, tied high, left floating, or tied low through a resistor. Sixteen different I <sup>2</sup> C address options are available, depending on the external configuration of the A0 pin and the A1 pin.
9	A1	I <sup>2</sup> C Address Pin. This pin can be tied low, tied high, left floating, or tied low through a resistor. Sixteen different I <sup>2</sup> C address options are available, depending on the external configuration of the A0 pin and the A1 pin.
10	ALERTB	Alert Output Pin. Active-low, open-drain configuration. This pin asserts low when an overcurrent condition is present. The level at which an overcurrent condition is detected depends on the voltage on the SETV pin.

## **TYPICAL PERFORMANCE CHARACTERISTICS**



Figure 4. Supply Current vs. Supply Voltage







Figure 6. Address Pin Voltage vs. Address Pin Current for Four Addressing Options



Figure 7. ADC Noise, Current Channel, Midcode Input, 1000 Reads



Figure 8. ADC Noise, 14:1 Voltage Channel, 5 V Input, 1000 Reads



Figure 9. ADC Noise, 7:1 Voltage Channel, 5 V Input, 1000 Reads



## **VOLTAGE AND CURRENT READBACK**

The ADM1191 contains the components to allow voltage and current readback over an Inter-IC (I<sup>2</sup>C) bus. The voltage output of the current sense amplifier and the voltage on the VCC pin are fed into a 12-bit ADC via a multiplexer. The device can be instructed to convert voltage and/or current at any time during operation via an I<sup>2</sup>C command or by driving the CONV pin high. When all conversions are complete, the voltage and/or current values can be read out to 12-bit accuracy in two or three bytes.

## SERIAL BUS INTERFACE

Control of the ADM1191 is carried out via the serial system management bus (I<sup>2</sup>C). This interface is compatible with I<sup>2</sup>C fast mode (400 kHz maximum). The ADM1191 is connected to this bus as a slave device, under the control of a master device.

## **IDENTIFYING THE ADM1191 ON THE I<sup>2</sup>C BUS**

The ADM1191 has a 7-bit serial bus slave address. When the device powers up, it does so with a default serial bus address. The three MSBs of the address are set to 010; the four LSBs are determined by the state of the A0 pin and the A1 pin. There are 16 different configurations available on the A0 pin and A1 pin that correspond to 16 different I<sup>2</sup>C addresses for the four LSBs (see Table 5). This scheme allows 16 ADM1191 devices to operate on a single I<sup>2</sup>C.

A0 Configuration	A1 Configuration	Address					
Low state	Low state	0x60					
Low state	Resistor to GND	0x68					
Low state	Floating	0x70					
Low state	High state	0x78					
Resistor to GND	Low state	0x62					
Resistor to GND	Resistor to GND	0x6A					
Resistor to GND	Floating	0x72					
Resistor to GND	High state	0x7A					
Floating	Low state	0x64					
Floating	Resistor to GND	0x6C					
Floating	Floating	0x74					
Floating	High state	0x7C					
High state	Low state	0x66					
High state	Resistor to GND	0x6E					
High state	Floating	0x76					
High state	High state	0x7E					

## GENERAL I<sup>2</sup>C TIMING

Figure 16 and Figure 17 show timing diagrams for general read and write operations using the I<sup>2</sup>C. The I<sup>2</sup>C specification defines conditions for different types of read and write operations, which are discussed later. The general I<sup>2</sup>C protocol operates as follows: 1. The master initiates data transfer by establishing a start condition, defined as a high-to-low transition on the serial data line, SDA, while the serial clock line, SCL, remains high. This indicates that a data stream follows. All slave peripherals connected to the serial bus respond to the start condition and shift in the next eight bits, consisting of a 7-bit slave address (MSB first) plus an R/W bit that determines the direction of the data transfer; that is, whether data is written to or read from the slave device (0 = write, 1 = read).

The peripheral whose address corresponds to the transmitted address responds by pulling the data line low during the low period before the ninth clock pulse, known as the acknowledge bit, and holding it low during the high period of this clock pulse. All other devices on the bus remain idle while the selected device waits for data to be read from it or written to it. If the  $\underline{R/W}$  bit is 0, the master writes to the slave device. If the R/W bit is 1, the master reads from the slave device.

2. Data is sent over the serial bus in sequences of nine clock pulses: eight bits of data followed by an acknowledge bit from the slave device. Data transitions on the data line must occur during the low period of the clock signal and remain stable during the high period, because a low-tohigh transition when the clock is high can be interpreted as a stop signal.

If the operation is a write operation, the first data byte after the slave address is a command byte. This tells the slave device what to expect next. It can be an instruction, such as telling the slave device to expect a block write, or it can be a register address that tells the slave where subsequent data is to be written.

Because data can flow in only one direction, as defined by the R/W bit, it is not possible to send a command to a slave device during a read operation. Before doing a read operation, it may first be necessary to do a write operation to tell the slave what sort of read operation to expect and/or the address from which data is to be read.

3. When all data bytes have been read or written, stop conditions are established. In write mode, the master pulls the data line high during the 10th clock pulse to assert a stop condition. In read mode, the master device releases the SDA line during the low period before the ninth clock pulse, but the slave device does not pull it low. This is known as a no acknowledge. The master then takes the data line low during the low period before the 10th clock pulse, then high during the 10th clock pulse to assert a stop condition.





### WRITE AND READ OPERATIONS

The I<sup>2</sup>C specification defines several protocols for different types of read and write operations. The operations used in the ADM1191 are discussed in the sections that follow. Table 6 shows the abbreviations used in the command diagrams.

#### Table 6. I<sup>2</sup>C Abbreviations

Abbreviation	Condition
S	Start
Р	Stop Read
R	Read
W	Write
Α	Acknowledge
Ν	No acknowledge

#### QUICK COMMAND

The quick command operation allows the master to check if the slave is present on the bus, as follows:

- 1. The master device asserts a start condition on SDA.
- 2. The master sends the 7-bit slave address, followed by the write bit (low).
- 3. The addressed slave device asserts an acknowledge on SDA.



Figure 19. Quick Command

#### Table 7. Command Byte Operations

### WRITE COMMAND BYTE

In the write command byte operation, the master device sends a command byte to the slave device, as follows:

- 1. The master device asserts a start condition on SDA.
- 2. The master sends the 7-bit slave address, followed by the write bit (low).
- 3. The addressed slave device asserts an acknowledge on SDA.
- 4. The master sends the command byte. The command byte is identified by an MSB = 0. An MSB = 1 indicates an extended register write (see the Write Extended Byte section).
- 5. The slave asserts an acknowledge on SDA.
- 6. The master asserts a stop condition on SDA to end the transaction.



The seven LSBs of the command byte are used to configure and control the ADM1191. Table 7 provides details of the function of each bit.

Bit	Default	Name	Function
C0	0	V_CONT	Set to convert voltage continuously. If readback is attempted before the first conversion is complete, the ADM1191 asserts an acknowledge and returns all 0s in the returned data.
C1	0	V_ONCE	Set to convert voltage once. Self-clears. I <sup>2</sup> C asserts a no acknowledge on attempted reads until the ADC conversion is complete.
C2	0	I_CONT	Set to convert voltage continuously. If readback is attempted before the first conversion is complete, the ADM1191 asserts an acknowledge and returns all 0s in the returned data.
C3	0	I_ONCE	Set to convert current once. Self-clears. I <sup>2</sup> C asserts a no acknowledge on attempted reads until the ADC conversion is complete.
C4	0	VRANGE	Selects different internal attenuation resistor networks for voltage readback. A 0 in C4 selects a 14:1 voltage divider. A 1 in C4 selects a 7:2 voltage divider. With an ADC full scale of 1.902 V, the voltage at the VCC pin for an ADC full-scale result is 26.52 V for VRANGE = 0 and 6.65 V for VRANGE = 1.
C5	0	N/A	Unused,
C6	0	STATUS_RD	Status Read. When this bit is set, the data byte read back from the ADM1191 is the STATUS byte. It contains the status of the device alerts. See Table 15 for full details of the STATUS byte.

### WRITE EXTENDED BYTE

In the write extended byte operation, the master device writes to one of the three extended registers of the slave device, as follows:

- 1. The master device asserts a start condition on SDA.
- 2. The master sends the 7-bit slave address, followed by the write bit (low).
- 3. The addressed slave device asserts an acknowledge on SDA.
- 4. The master sends the register address byte. The MSB of this byte is set to 1 to indicate an extended register write. The two LSBs indicate which of the three extended registers is to be written to (see Table 8). All other bits should be set to 0.
- 5. The slave asserts an acknowledge on SDA.

Table 9. ALERT EN Register Operations

6. The master sends the command byte. The command byte is identified by an MSB = 0. An MSB = 1 indicates an extended register write.

- 7. The slave asserts an acknowledge on SDA.
- 8. The master asserts a stop condition on SDA to end the transaction.



rigure 21. White Extended Dyte

Table 9, Table 10, and Table 11 give details of each extended register.

#### Table 8. Extended Register Addresses

A6	A5	A4	A3	A2	A1	A0	<b>Extended Register</b>
0	0	0	0	0	0	1	ALERT_EN
0	0	0	0	0	1	0	ALERT_TH
0	0	0	0	0	1	1	CONTROL

Bit	Default	Name	Function					
0	0	EN_ADC_OC1	Enabled if a single ADC conversion on the I channel has exceeded the threshold set in the ALERT_TH register.					
1	0	EN_ADC_OC4	Enabled if four consecutive ADC conversions on the I channel have exceeded the threshold set in the ALERT_TH register.					
2	1	EN_OC_ALERT	Enables the OC_ALERT register. If an overcurrent condition is present, the OC_ALERT register captures and latches this condition.					
3	0	EN_OFF_ALERT	N/A.					
4	0	CLEAR	Clears the ON_ALERT, OC_ALERT, and ADC_ALERT status bits in the status register. These can immediately reset if the source of the alert has not been cleared or disabled with the other bits in this register. This bit self-clears to 0 after the status register bits have been cleared.					

#### Table 10. ALERT\_TH Register Operations

Bit	Default	Function			
7:0	FF	The ALERT_TH register sets the current level at which an alert occurs. Defaults to ADC full scale. The ALERT_TH 8-bit			
		number corresponds to the top eight bits of the current channel data.			

#### **Table 11. CONTROL Register Operations**

		0	1
Bit	Default	Name	Function
0	0	SWOFF	Forces the ALERTB pin to deassert. Can be active only if the EN_OFF_ALERT bit is high (see Table 9).

## **READ VOLTAGE AND/OR CURRENT DATA BYTES**

The ADM1191 can be set up to provide information in three different ways (see the Write Command Byte section). Depending on how the device is configured, the following data can be read out of the device after a conversion (or conversions).

#### Voltage and Current Readback

The ADM1191 digitizes both voltage and current. Three bytes are read out of the device in the format shown in Table 12.

Table 12. Voltage and Current Readback									
Byte	Contents	B7	B6	B5	B4	B3	B2	B1	BO
1	Voltage MSBs	V11	V10	V9	V8	V7	V6	V5	V4
2	Current MSBs	111	110	19	18	17	16	15	14
3	LSBs	V3	V2	V1	V0	13	12	11	10

Table 12	Voltage and	Current	Readback

#### Voltage Readback

The ADM1191 digitizes voltage only. Two bytes are read out of the device in the format shown in Table 13.

Byte	Contents	B7	B6	B5	B4	B3	B2	B1	<b>B0</b>
1	Voltage MSBs	V11	V10	V9	V8	V7	V6	V5	V4
2	Voltage LSBs	V3	V2	V1	V0	0	0	0	0

#### **Current Readback**

The ADM1191 digitizes current only. Two bytes are read out of the device in the format shown in Table 14.

#### Table 14. Current Only Readback Format

Byte	Contents	B7	B6	B5	B4	B3	B2	B1	BO
1	Current MSBs	111	110	19	18	17	16	15	14
2	Current LSBs	13	12	11	10	0	0	0	0

The following series of events occurs when the master receives three bytes (voltage and current data) from the slave device:

- 1. The master device asserts a start condition on SDA.
- 2. The master sends the 7-bit slave address, followed by the read bit (high).
- 3. The addressed slave device asserts an acknowledge on SDA.
- 4. The master receives the first data byte.
- 5. The master asserts an acknowledge on SDA.
- 6. The master receives the second data byte.
- 7. The master asserts an acknowledge on SDA.
- 8. The master receives the third data byte.
- 9. The master asserts a no acknowledge on SDA.
- 10. The master asserts a stop condition on SDA, and the transaction ends.

For cases where the master is reading voltage only or current only, only two data bytes are read. Step 7 and Step 8 are not required.





Figure 23. Two-Byte Read from ADM1191

#### **Converting ADC Codes to Voltage and Current Readings**

The following equations can be used to convert ADC codes representing voltage and current from the ADM1175 12-bit ADC into actual voltage and current values.

 $Voltage = (V_{FULLSCALE}/4096) \times Code$ 

where:

 $V_{FULLSCALE}$  = 6.65 (7:2 range) or 26.52 (14:1 range). *Code* is the ADC voltage code read from the device (Bit V0 to Bit V11).

 $Current = ((I_{FULLSCALE}/4096) \times Code)/Sense Resistor$ 

where:

 $I_{FULLSCALE} = 105.84 \text{ mV}.$ *Code* is the ADC current code read from the device (Bit I0 to

*Code* is the ADC current code read from the device (Bit 10 to Bit I11).

#### **Read Status Register**

A single register of status data can also be read from the ADM1191.

- 1. The master device asserts a start condition on SDA.
- 2. The master sends the 7-bit slave address, followed by the read bit (high).
- 3. The addressed slave device asserts an acknowledge on SDA.
- 4. The master receives the status byte.
- 5. The master asserts an acknowledge on SDA.



Table 15 shows the ADM1191 status registers in detail. Note that Bit 1, Bit 3, and Bit 5 are cleared by writing to Bit 4 of the ALERT\_EN register (CLEAR).

Bit	Name	Function
0	ADC_OC	An ADC-based overcurrent comparison has been detected on the last three conversions.
1	ADC_ALERT	An ADC-based overcurrent trip has occurred, which has caused the alert. Cleared by writing to Bit 4 of the ALERT_EN register.
2	OC	An overcurrent condition is present (that is, the output of the current sense amplifier is greater than the voltage on the SETV input).
3	OC_ALERT	An overcurrent condition has caused the ALERT block to latch a fault, and the ALERTB output has asserted. Cleared by writing to Bit 4 of the ALERT_EN register.
4	OFF_STATUS	Set to 1 by writing to the SWOFF bit of the CONTROL register.
5	OFF_ALERT	An alert has been caused by the SWOFF bit. Cleared by writing to Bit 4 of the ALERT_EN register.

#### Table 15. Status Byte Operations

## **ALERTB OUTPUT**

The ALERTB output is an open-drain pin with 30 V tolerance. This output can be used as an overcurrent flag by connecting it to the general-purpose logic input of a controller. Under normal operation, this output is pulled high (an external pull-up resistor should be used because this is an open-drain pin). When an overcurrent condition occurs, the ADM1191 pulls this output low.



### **SETV PIN**

The SETV pin allows the user to adjust the current level that trips the ALERTB output. The output of the current sense amplifier is compared with the voltage driven onto the SETV pin. If the current sense amplifier output is higher than the SETV voltage, then the output of the comparator asserts. By driving a different voltage onto the SETV pin, the ADM1191 detects an overcurrent condition at a different current level, with a gain of 18. See Figure 15 for an illustration of this relationship.



### **KELVIN SENSE RESISTOR CONNECTION**

When using a low value sense resistor for high current measurement, the problem of parasitic series resistance can arise. The lead resistance can be a substantial fraction of the rated resistance, making the total resistance a function of lead length. This problem can be avoided by using a Kelvin sense connection. This type of connection separates the current path through the resistor and the voltage drop across the resistor. Figure 27 shows the correct way to connect the sense resistor between the VCC pin and the SENSE pin of the ADM1191.



Figure 27. Kelvin Sense Connections

## **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MO-187-BA Figure 28. 10-Lead Mini Small Outline Package [MSOP] (RM-10) Dimensions shown in millimeters

### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option	Branding
ADM1191-2ARMZ-R71	-40°C to +85°C	10-Lead MSOP	RM-10	M5L
EVAL-ADM1191EBZ <sup>1</sup>		Evaluation Board		

 $^{1}$  Z = Pb-free part.

## NOTES

Purchase of licensed I<sup>2</sup>C components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

©2006 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D05804-0-9/06(0)



www.analog.com

Rev. 0 | Page 16 of 16