ANALOG DEVICES

Dual SPDT Switch

ADG436

FEATURES

44 V supply maximum ratings V_{SS} to V_{DD} analog signal range Low on resistance (12 Ω typ) Low ΔR_{ON} (3 Ω max) Low R_{ON} match (2.5 Ω max) Low power dissipation Fast switching times t_{ON} < 175 ns t_{OFF} < 145 ns Low leakage currents (5 nA max) Low charge injection (10 pC) Break-before-make switching action

APPLICATIONS

Audio and video switching Battery-powered systems Test equipment Communications systems

GENERAL DESCRIPTION

The ADG436 is a monolithic CMOS device comprising two independently selectable SPDT switches. It is designed on an LC²MOS process, which provides low power dissipation yet gives high switching speed and low on resistance.

The on resistance profile is very flat over the full analog input range, ensuring good linearity and low distortion when switching audio signals. High switching speed also makes the part suitable for video signal switching. CMOS construction ensures ultralow power dissipation, making the part ideally suited for portable and battery-powered instruments.

Each switch conducts equally well in both directions when on and has an input signal range which extends to the power supplies. In the off condition, signal levels up to the supplies are blocked. All switches exhibit break-before-make switching action for use in multiplexer applications. Inherent in the design is low charge injection for minimum transients when switching the digital inputs.

FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

- Extended signal range. The ADG436 is fabricated on an enhanced LC²MOS process, giving an increased signal range that extends to the supply rails.
- 2. Low power dissipation.
- 3. Low Ron.
- Single-supply operation.
 For applications where the analog signal is unipolar, the ADG436 can be operated from a single rail power supply.

Rev. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Specifications	3
Dual Supply	3
Single Supply	4
Absolute Maximum Ratings	5
ESD Caution	5
Pin Configuration and Function Descriptions	6
Terminology	7

Typical Performance Characteristics
Test Circuits
Applications Information 11
ADG436 Supply Voltages 11
Power-Supply Sequencing11
Outline Dimensions
Ordering Guide 12

REVISION HISTORY

3/05—Rev. A to Rev. B	
Updated Format	Universal
Changes to Specifications Tables	
Changes to Figure 11	
Updated Outline Dimensions	
Changes to Ordering Guide	

11/98-Rev. 0 to Rev. A

1/96—Revision 0: Initial Version

SPECIFICATIONS

DUAL SUPPLY¹

 V_{DD} = +15 V, V_{SS} = -15 V, GND = 0 V, unless otherwise noted.

Table 1.

Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/ Comments
ANALOG SWITCH				
Analog Signal Range		Vss to VDD	V	
Ron	12		Ωtyp	$V_D = \pm 10 V$, $I_S = -1 mA$
		25	Ωmax	
ΔR _{on}	1		Ωtyp	$V_D = -5 V, 5 V, I_s = -10 mA$
		3	Ωmax	
RonMatch	1		Ωtyp	$V_{D} = \pm 10 V$, $I_{S} = -10 mA$
		2.5	Ωmax	
LEAKAGE CURRENTS			-	$V_{DD} = 16.5 V, V_{SS} = -16.5 V$
Source OFF Leakage Is (OFF)	±0.005		nA typ	$V_D = \pm 15.5 \text{ V}, \text{ V}_S = \pm 15.5 \text{ V}$
(ot)	±0.25	±5	nA max	Figure 13
Channel ON Leakage I _D , Is (ON)	±0.05		nA typ	$V_{\rm S} = V_{\rm D} = \pm 15.5 \rm V$
	±0.05	±5	nA max	Figure 14
DIGITAL INPUTS	±0.1			
Input High Voltage, VINH		2.4	V min	
Input Low Voltage, VINL		0.8	V max	
Input Low Voltage, VINL		±0.005	μA typ	$V_{IN} = 0 V \text{ or } V_{DD}$
Input current, INL of INH		±0.005 ±0.5		$\mathbf{v}_{\text{IN}} = 0 \mathbf{v} \mathbf{O} \mathbf{r} \mathbf{v}_{\text{DD}}$
DYNAMIC CHARACTERISTICS ²		±0.5	µA max	
	70			
t _{on}	70	105	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;
		125	ns max	$V_{s} = \pm 10 V$; Figure 15
t _{off}	60		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;
		120	ns max	$V_s = \pm 10 V$; Figure 15
Break-Before-Make Delay, t _{OPEN}	10		ns min	$R_L = 300 \Omega$, $C_L = 35 pF$;
				$V_s = +5 V$; Figure 16
Charge Injection	10		pC typ	$V_D = 0 \text{ V}, \text{R}_D = 0 \Omega, \text{C}_L = 10 \text{nF}; \label{eq:V_D}$
				Figure 17
OFF Isolation	72		dB typ	$R_{L}=75~\Omega$, $C_{L}=5~pF,f=1~MHz;$
				$V_s = 2.3 V rms$, Figure 18
Channel-to-Channel Crosstalk	90		dB typ	$R_L = 75 \Omega$, $C_L = 5 pF$, $f = 1 MHz$;
				$V_s = 2.3 V rms$, Figure 19
Cs (OFF)	13		pF typ	
C _D , C _s (ON)	49		pF typ	
POWER REQUIREMENTS				
l _{DD}	0.05		mA typ	Digital inputs = 0 V or 5 V
		0.35	mA max	
lss	0.01		μA typ	
	1	5	μA max	
V _{DD} /V _{SS}		±3/±20	V min/V max	$ V_{DD} = V_{SS} $

 1 Temperature range is as follows: B version, -40° C to $+85^\circ$ C. 2 Guaranteed by design; not subject to production test.

SINGLE SUPPLY¹

 $V_{DD} = 12$ V, $V_{SS} = 0$ V, GND = 0 V, unless otherwise noted.

Table 2.

Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/ Comments
ANALOG SWITCH				
Analog Signal Range		0 to V _{DD}	V	
Ron	20		Ωtyp	$V_D = 1 V$, 10 V, $I_S = -1 mA$
		40	Ωmax	
RonMatch		2.5	Ωmax	
LEAKAGE CURRENTS				V _{DD} = 13.2 V
Source OFF Leakage Is (OFF)	±0.005		nA typ	$V_D = 12.2 \text{ V/1 V}, V_S = 1 \text{ V/12.2 V}$
	±0.25	±5	nA max	Figure 13
Channel ON Leakage I _D , I _S (ON)	±0.05		nA typ	$V_{S} = V_{D} = 12.2 \text{ V/1 V}$
	±4	±5	nA max	Figure 14
DIGITAL INPUTS				
Input High Voltage, V _{INH}		2.4	V min	
Input Low Voltage, VINL		0.8	V max	
Input Current, Inc or Inh		±0.005	μA typ	$V_{IN} = 0 V \text{ or } V_{DD}$
		±0.5	µA max	
DYNAMIC CHARACTERISTICS ²				
t _{on}	100		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;
		200	ns max	Vs = 8 V; Figure 15
t _{OFF}	90		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;
		180	ns max	Vs = 8 V; Figure 15
Break-Before-Make Delay, t _{OPEN}	10		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;
				Vs = 5 V; Figure 16
Charge Injection	10		pC typ	V_{D} = 6 V, R_{D} = 0 Ω , C_{L} = 10 nF; Figure 17
OFF Isolation	72		dB typ	$R_L = 75 \Omega$, $C_L = 5 pF$, $f = 1 MHz$;
				V _s = 1.15 V rms; Figure 18
Channel-to-Channel Crosstalk	90		dB typ	$R_L = 75 \Omega$, $C_L = 5 pF$, $f = 1 MHz$;
				$V_s = 1.15 V \text{ rms}$, Figure 19
Cs (OFF)	22		pF typ	
C _D , C _S (ON)	46		pF typ	
POWER REQUIREMENTS				V _{DD} = 13.5 V
IDD	0.05		mA typ	Digital inputs = 0 V or 5 V
		0.35	mA max	
V _{DD}		+3/+30	V min/V max	

 1 Temperature range is as follows: B version, -40° C to $+85^\circ$ C. 2 Guaranteed by design; not subject to production test.

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}C$ unless otherwise noted.

Table 3.

Parameter	Rating
V _{DD} to V _{SS}	+44 V
V _{DD} to GND	–0.3 V to +30 V
Vss to GND	+0.3 V to -30 V
Analog, Digital Inputs ¹	V _{ss} – 2 V to V _{DD} + 2V or 20 mA, whichever occurs first
Continuous Current, S or D	20 mA
Peak Current, S or D (pulsed at 1 ms, 10% Duty Cycle max)	40 mA
Operating Temperature Range	
Industrial (B Version)	–40°C to +85°C
Storage Temperature Range	–65°C to +125°C
Junction Temperature	150°C
$ heta_{JA}$, Thermal Impedance	
PDIP Package	117°C/W
SOIC Package	77°C/W
Lead Temperature, Soldering (10 sec)	260°C
Lead Temperature, Soldering	
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

Table 4. Truth Table

Logic	Switch A	Switch B
0	Off	On
1	On	Off

¹ Overvoltages at IN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. Pin Configuration

Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Descriptions
1,9	IN1, IN2	Logic Control Input.
2, 4, 10, 12	S1A, S1B, S2A, S2B	Source Terminal. Can be an input or output.
3, 11		Drain Terminal. C be an input or output.
5	Vss	Most Negative Power Supply Potential in Dual Supplies. In single-supply applications, it can be connected to ground.
6	GND	Ground (0 V) Reference.
7, 8, 14, 15, 16	NC	No Connect.
13	V _{DD}	Most Positive Power Supply Potential.

TERMINOLOGY

Table 6.

Mnemonic	Descriptions
Ron	Ohmic resistance between D and S.
ΔR_{ON}	R_{ON} variation due to a change in the analog input voltage with a constant load current.
RonMatch	Difference between the R_{ON} of any two channels.
Is (OFF)	Source leakage current with the switch off.
I _D , Is (ON)	Channel leakage current with the switch on.
V _D (V _S)	Analog voltage on terminals D, S.
Cs (OFF)	OFF switch source capacitance.
C _D , C _S (ON)	ON switch capacitance.
ton	Delay between applying the digital control input and the output switching on.
t _{OFF}	Delay between applying the digital control input and the output switching off.
topen	Break-before-make delay when switches are configured as a multiplexer.
VINL	Maximum input voltage for Logic 0.
VINH	Minimum input voltage for Logic 1.
I _{INL} (I _{INH})	Input current of the digital input.
Crosstalk	A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.
Off Isolation	A measure of unwanted signal coupling through an OFF switch.
Charge Injection	A measure of the glitch impulse transferred from the digital input to the analog output during switching.
I _{DD}	Positive supply current.
lss	Negative supply current.

TYPICAL PERFORMANCE CHARACTERISTICS











Figure 5. R_{ON} as a Function of V_D (Vs) for Different Temperatures: Dual Supply



Figure 6. R_{ON} as a Function of V_D (V_S) for Different Temperatures: Single Supply



Figure 7. I_D (ON) Leakage Current as a Function of V_D (V_S): Dual Supply







Figure 9. IS (ON) Leakage Current as a Function of V_D (V_s): Dual Supply



Figure 11. I_{DD} as a Function of Switching Frequency: Dual Supply



Figure 10. Switching Time as a Function of $V_{\rm D}$ (V_s): Dual Supply

TEST CIRCUITS



APPLICATIONS INFORMATION

ADG436 SUPPLY VOLTAGES

The ADG436 can operate from a dual or single supply. V_{SS} should be connected to GND when operating with a single supply. When using a dual supply, the ADG436 can also operate with unbalanced supplies, for example $V_{DD} = 20$ V and $V_{SS} = -5$ V. The only restrictions are that V_{DD} to GND must not exceed 30 V, V_{SS} to GND must not drop below -30 V, and V_{DD} to V_{SS} must not exceed +44 V. It is important to remember that the ADG436 supply voltage directly affects the input signal range, the switch on resistance and the switching times of the part. The effects of the power supplies on these characteristics can be clearly seen from the Typical Performance Characteristics curves.

POWER-SUPPLY SEQUENCING

When using CMOS devices, care must be taken to ensure correct power-supply sequencing. Incorrect power-supply sequencing can result in the device being subjected to stresses beyond those listed in the Absolute Maximum Ratings. Always sequence $V_{\rm DD}$ on first followed by $V_{\rm SS}$ and the logic signals. An external signal can then be safely presented to the source or drain of the switch.

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-001-AB CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.

Figure 20. 16-Lead Plastic Dual In-Line Package [PDIP] (N-16) Dimensions are shown in inches and (millimeters)



COMPLIANT TO JEDEC STANDARDS MS-012-AC CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 21. 16-Lead Narrow Body Standard Small Outline Package [SOIC] (R-16)

Dimensions are shown in millimeters and (inches)

ORDERING GUIDE

Model	Temperature Range	nperature Range Package Description	
ADG436BN	-40°C to +85°C	16-Lead PDIP	N-16
ADG436BNZ ¹	–40°C to +85°C	16-Lead PDIP	N-16
ADG436BR	–40°C to +85°C	16-Lead 0.15" Narrow Body SOIC	R-16
ADG436BR-REEL	–40°C to +85°C	16-Lead 0.15" Narrow Body SOIC	R-16
ADG436BRZ	–40°C to +85°C	16-Lead 0.15" Narrow Body SOIC	R-16
ADG436BRZ-REEL	–40°C to +85°C	16-Lead 0.15" Narrow Body SOIC	R-16

 1 Z = Pb-free part.

© 2005 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. C00030-0-3/05(B)



www.analog.com