

ANALOG 20 Max un kesistance, DEVICES ±15 V/12 V/±5 V iCMOSTM Quad SPST Switch 2Ω Max On Resistance,

Preliminary Technical Data

ADG1411/ADG1412/ADG1413

FEATURES

 2Ω Max On Resistance 0.5Ω Max On Resistance Flatness 200mA continuous current per channel 33 V supply range Fully specified at +12 V, \pm 15 V, \pm 5 V No V_L supply required 3 V logic-compatible inputs Rail-to-rail operation 16-lead TSSOP and 16-lead LFCSP Typical power consumption: <0.03 μW

APPLICATIONS


Automatic test equipment Data aquisition systems Battery-powered systems Sample-and-hold systems **Audio signal routing** Video signal routing **Communication systems Relay Replacement**

GENERAL DESCRIPTION

The ADG1411/ADG1412/ADG1413 are monolithic complementary metal-oxide semiconductor (CMOS) devices containing four independently selectable switches designed on an iCMOS process. iCMOS (industrial CMOS) is a modular manufacturing process combining high voltage CMOS and bipolar technologies. It enables the development of a wide range of high performance analog ICs capable of 33 V operation in a footprint that no previous generation of high voltage parts has been able to achieve. Unlike analog ICs using conventional CMOS processes, iCMOS components can tolerate high supply voltages while providing increased performance, dramatically lower power consumption, and reduced package size.

The on resistance profile is very flat over the full analog input range ensuring excellent linearity and low distortion when switching audio signals.

FUNCTIONAL BLOCK DIAGRAM



SWITCHES SHOWN FOR A LOGIC "1" INPUT

Figure 1.

iCMOS construction ensures ultralow power dissipation, making the parts ideally suited for portable and batterypowered instruments.

The ADG1411/ADG1412/ADG1413 contain four independent single-pole/single-throw (SPST) switches. The ADG1411 and ADG1412 differ only in that the digital control logic is inverted. The ADG1411 switches are turned on with Logic 0 on the appropriate control input, while Logic 1 is required for the ADG1412. The ADG1413 has two switches with digital control logic similar to that of the ADG1411; the logic is inverted on the other two switches. Each switch conducts equally well in both directions when on and has an input signal range that extends to the supplies. In the off condition, signal levels up to the supplies are blocked.

The ADG1413 exhibits break-before-make switching action for use in multiplexer applications. Inherent in the design is low charge injection for minimum transients when switching the digital inputs.

PRODUCT HIGHLIGHTS

- 2Ω Max On Resistance over temperature.
- Minimum distortion
- 3. 3 V logic-compatible digital inputs: $V_{IH} = 2.0 \text{ V}$, $V_{IL} = 0.8 \text{ V}$.
- 4. No V_L logic power supply required.
- 5. Ultralow power dissipation: <0.03 μW.
- 16-lead TSSOP and 4 mm \times 4 mm LFCSP packages.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

Preliminary Technical Data

TABLE OF CONTENTS

Specifications	
Dual Supply 3	
Single Supply6	
Absolute Maximum Ratings	
ESD Caution	
Pin Configurations and Function Descriptions	

1erminology	9
Typical Performance Characteristics	10
Test Circuits	13
Outline Dimensions	15
Ordering Guide	16

REVISION HISTORY

SPECIFICATIONS

DUAL SUPPLY

 V_{DD} = 15 V \pm 10%, V_{SS} = –15 V \pm 10%, GND = 0 V, unless otherwise noted.

Table 1.

	25°C	-40°C to +85°C	-40°C to +125°C		
ANALOG SWITCH					
Analog Signal Range			V_{DD} to V_{SS}	V	
On Resistance (RoN)	1.5			Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -10 \text{ mA}; Figure 20$
		2		Ωmax	$V_{DD} = +13.5 \text{ V}, V_{SS} = -13.5 \text{ V}$
On Resistance Match Between Channels (ΔR _{ON})	0.1			Ωtyp	$V_S = \pm 10 \text{ V}$, $I_S = -10 \text{ mA}$
		0.5		Ω max	
On Resistance Flatness (RFLAT(ON))	0.1			Ωtyp	$V_S = -5 \text{ V/O V/+5 V; } I_S = -10 \text{ mA}$
		0.5		Ω max	
LEAKAGE CURRENTS					$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
Source Off Leakage, Is (Off)	±0.01			nA typ	$V_S = \pm 10 \text{ V}, V_D = \mp 10 \text{ V}; \text{ Figure 21}$
_	±0.5	±2.5	±5	nA max	15 =10 1, 15 1 10 1, 11 gaic 21
Drain Off Leakage, I _D (Off)	±0.01	±2.5		nA typ	\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\
Drain On Leakage, ib (On)				ПАТУР	$V_S = \pm 10V, V_D = \mp 10 V$; Figure 21
	±0.5	±2.5	±5	nA max	
Channel On Leakage, I _D , I _S (On)	±0.04			nA typ	$V_S = V_D = \pm 10 \text{ V}$; Figure 22
	±1	±5	±5	nA max	
DIGITAL INPUTS					
Input High Voltage, VINH			2.0	V min	
Input Low Voltage, V _{INL}			0.8	V max	
Input Current, I _{INL} or I _{INH}	0.005		±2.5	μA typ	V _{IN} = V _{INL} or V _{INH}
•			±0.5	μA max	
Digital Input Capacitance, C _{IN}	2.5			pF typ	
DYNAMIC CHARACTERISTICS ¹				1 7	
t _{ON}	105			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	125		185	ns max	V _s = +10 V; Figure 23
t _{OFF}	40			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
-511	50		60	ns max	$V_S = +10 \text{ V}$; Figure 23
Break-Before-Make Time Delay, t _D	25			ns typ	$R_L = 300 \Omega$, $C_L = 35 \text{pF}$
(ADG1413 only)			10	ns min	$V_{S1} = V_{S2} = 10 \text{ V}$; Figure 24
Charge Injection	50		'	pC typ	$V_s = 0 \text{ V}$, $R_s = 0 \Omega$, $C_L = 1 \text{ nF}$; Figure 25
Off Isolation	50			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; Figure 26
Channel-to-Channel Crosstalk	60			dB typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, $f = 1 \text{ MHz}$; Figure 20
Total Harmonic Distortion + Noise	0.015		1	% typ	$R_L = 110 \Omega$, 5 V rms, f = 20 Hz to 20 kHz
-3 dB Bandwidth	200			MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; Figure 28
C _s (Off)	35			pF typ	Vs = 0 V, f = 1 MHz
C _D (Off)	35				VS = 0 V, f = 1 MHz
				pF typ	
C_D , C_S (On)	150			pF typ	Vs = 0 V, f = 1 MHz
POWER REQUIREMENTS		l		İ	$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
	0.001			μΔ tvn	Digital inputs = $0 \text{ V or } V_{DD}$
l _{DD}	0.001		1	μA typ	Digital iliputs – 0 v of vpp
ı	220		1	μA max	Digital inputs – F.V
I _{DD}	220			μA typ	Digital inputs = 5 V

Preliminary Technical Data

	25°C	−40°C to +85°C	-40°C to +125°C		
			320	μA max	
Iss	0.001			μA typ	Digital inputs = 0 V , 5V or V_{DD}
			1.	μA max	
V_{DD}/V_{SS}			±4.5/±16.5	V	Gnd = 0V
				min/max	

 $^{^{\}mbox{\tiny 1}}$ Guaranteed by design, not subject to production test.

SINGLE SUPPLY

 V_{DD} = 12 V \pm 10%, V_{SS} = 0 V, GND = 0 V, unless otherwise noted.

Table 2.

	Y Version			Unit	Test Conditions/Comments
	25°C	−40°C to +85°C	–40°C to +125°C		
ANALOG SWITCH					
Analog Signal Range			$0V$ to V_{DD}	V	
On Resistance (RoN)	2			Ωtyp	$V_S = +10 \text{ V}, I_S = -10 \text{ mA}; Figure 20$
	3	4		Ω max	$V_{DD} = +10.8 \text{ V}, V_{SS} = 0 \text{ V}$
On Resistance Match Between Channels (ΔR_{ON})	0.1			Ω typ	$V_S = +10 \text{ V}, I_S = -10 \text{ mA}$
				Ω max	
On Resistance Flatness (R _{FLAT(ON)})	0.1			Ω typ	$V_S = -5 \text{ V/0 V/+5 V}, I_S = -10 \text{ mA}$
LEAKAGE CURRENTS					$V_{DD} = 13.2 \text{ V}, V_{SS} = 0 \text{ V}$
Source Off Leakage, Is (Off)	±0.01			nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/0 \text{ V}; \text{ Figure 21}$
	±0.5	±2.5	±5	nA max	
Drain Off Leakage, I _D (Off)	±0.01			nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/0 \text{ V}; \text{ Figure 21}$
	±0.5	±2.5	±5	nA max	
Channel On Leakage, ID, Is (On)	±0.04			nA typ	$V_S = V_D = 1 \text{ V or } 10 \text{ V; Figure } 22$
	±1	±5	±5	nA max	
DIGITAL INPUTS					
Input High Voltage, V _{INH}			2.0	V min	
Input Low Voltage, V _{INL}			8.0	V max	
Input Current, I _{INL} or I _{INH}	0.001			μA typ	$V_{IN} = V_{INL} \text{ or } V_{INH}$
			±0.5	μA max	
Digital Input Capacitance, C _{IN}	3			pF typ	
DYNAMIC CHARACTERISTICS ¹					
ton	120			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	155		225	ns max	$V_S = 8 \text{ V}$; Figure 23
toff	45			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	65		85	ns max	$V_S = 8 \text{ V}$; Figure 23
Break-Before-Make Time Delay, t _D	50			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
(ADG1413 only)			10	ns min	$V_{S1} = V_{S2} = 8 \text{ V}$; Figure 24
Charge Injection	50			pC typ	$V_S = 6 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}; Figure 25$
Off Isolation	50			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; Figure 26
Channel-to-Channel Crosstalk	60			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; Figure 27
Total Harmonic Distortion + Noise	0.015			% typ	$R_L = 110 \Omega$, 5 V rms, $f = 20 Hz$ to 20 kHz
–3 dB Bandwidth	200			MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; Figure 28
C _s (Off)	35			pF typ	Vs = 6V, f = 1 MHz
C _D (Off)	35			pF typ	Vs = 6V, f = 1 MHz
C_D , C_S (On)	150			pF typ	Vs = 6V, f = 1 MHz
POWER REQUIREMENTS					$V_{DD} = 13.2 \text{ V}$
lod	0.001			μA typ	Digital inputs = 0 V or V _{DD}
			1	μA max	
I _{DD}	220			μA typ	Digital inputs = 5 V
			320	μA max	
$V_{ extsf{DD}}$			5/16.5	V min/max	Gnd = 0V, Vss = 0V

 $^{^{\}mbox{\tiny 1}}$ Guaranteed by design, not subject to production test.

DUAL SUPPLY

 V_{DD} = 5 V \pm 10%, V_{SS} = -5 V \pm 10%, GND = 0 V, unless otherwise noted.

Table 3

	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$0 V to V_{DD}$	V	
On Resistance (Ron)	3			Ωtyp	$V_S = \pm 3.3 V$, $I_S = -10$ mA; Figure 20
	4			Ω max	$V_{DD} = +4.5 \text{ V}, V_{SS} = -4.5 \text{ V}$
On Resistance Match Between Channels (ΔR_{ON})	0.1			Ωtyp	$V_S = \pm 3.3 \text{ V}$, $I_S = -10 \text{ mA}$
				Ω max	
On Resistance Flatness (R _{FLAT(ON)})	0.1			Ω typ	$V_S = -3 \text{ V/0 V/+3 V; } I_S = -10 \text{ mA}$
LEAKAGE CURRENTS					$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
Source Off Leakage, Is (Off)	±0.01			nA typ	$V_S = \pm 4.5 \text{ V}, V_D = \mp 4.5 \text{ V}; \text{ Figure 21}$
	±0.5	±2.5	±5	nA max	
Drain Off Leakage, I _D (Off)	±0.01			nA typ	$V_S = \pm 4.5 \text{V}, V_D = \mp 4.5 \text{ V}; \text{ Figure 21}$
	±0.5	±2.5	±5	nA max	ν ₅ - ±τ.5ν, ν ₀ - +τ.5 ν, rigure 21
Channel On Leakage, I _D , I _S (On)	±0.5 ±0.04		-5	nA typ	$V_S = V_D = \pm 4.5V$; Figure 22
Chairner On Leakage, ib, is (On)	±0.04	±5	±5	nA max	vs = vb = ±4.5v, 11gure 22
DIGITAL INPUTS		±3	±3	TIA IIIax	
			2.0	V min	
Input High Voltage, V			0.8	V max	
Input Low Voltage, V _{INL}	0.001		0.8		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Input Current, I _{INL} or I _{INH}	0.001		.0.5	μA typ	$V_{IN} = V_{INL} \text{ or } V_{INH}$
District Insurat Comparitors of C	3		±0.5	μA max	
Digital Input Capacitance, C _{IN}	3			pF typ	
DYNAMIC CHARACTERISTICS ¹	120				D 200 O C 25 F
t _{on}	120			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	155		225	ns max	$V_s = 3 \text{ V}$; Figure 23
t _{OFF}	45			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
	65		85	ns max	$V_s = 3 \text{ V}$; Figure 23
Break-Before-Make Time Delay, t _D	50			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
(ADG1413 only)			10	ns min	$V_{51} = V_{52} = 8 \text{ V}$; Figure 24
Charge Injection	10			pC typ	$V_S = 0V$, $R_S = 0 \Omega$, $C_L = 1 nF$; Figure 25
Off Isolation	50			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; Figure 26
Channel-to-Channel Crosstalk	60			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; Figure 27
Total Harmonic Distortion + Noise	0.015			% typ	$R_L = 110 \Omega$, 5 V rms, $f = 20 Hz$ to 20 kHz
–3 dB Bandwidth	200			MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; Figure 28
C _S (Off)	35			pF typ	Vs = 0V, f = 1 MHz
C _D (Off)	35			pF typ	Vs = 0V, f = 1 MHz
C_D , C_S (On)	150			pF typ	Vs = 0V, f = 1 MHz
POWER REQUIREMENTS					$V_{DD} = 5.5 \text{ V}$, $Vss = -5.5 \text{ V}$
I _{DD}	0.001			μA typ	Digital inputs = 0 V or V _{DD}
			1.0	μA max	
I _{SS}	0.001			μA typ	Digital inputs = 5 V
			1.0	μA max	
V_{DD}/V_{SS}			±4.5/±16.5	V	Gnd = 0V
				min/max	

 $^{^{\}mbox{\tiny 1}}$ Guaranteed by design, not subject to production test.

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 4

1 able 4.	
Parameter	Rating
V _{DD} to V _{SS}	35 V
V _{DD} to GND	−0.3 V to +25 V
V _{ss} to GND	+0.3 V to −25 V
Analog Inputs ¹	$V_{SS} - 0.3 \text{ V to } V_{DD} + 0.3 \text{ V}$
Digital Inputs ¹	GND – 0.3 V to V _{DD} + 0.3 V or
	30 mA, whichever occurs first
Peak Current, S or D	300 mA (pulsed at 1 ms, 10%
	duty cycle max)
Continuous Current, S or D	200 mA
Operating Temperature Range	
Automotive (Y Version)	-40°C to +125°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
16-Lead TSSOP, θ _{JA} Thermal Impedance	150.4°C/W
•	72.7% (14)
16-Lead LFCSP, θ _{JA} Thermal Impedance	72.7°C/W
Reflow Soldering Peak	260°C
Temperature, Pb free	

¹ Overvoltages at IN, S, or D are clamped by internal diodes. Current should be

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

ESD CAUTION

limited to the maximum ratings given.

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS





Figure 2. TSSOP Pin Configuration



EXPOSED PAD TIED TO SUBSTRATE, Vss NC = NO CONNECT

Figure 3. LFCSP Pin Configuration

Table 5. Pin Function Descriptions

Pin No.			
TSSOP	LFCSP	Mnemonic	Description
1	15	IN1	Logic Control Input.
2	16	D1	Drain Terminal. Can be an input or output.
3	1	S1	Source Terminal. Can be an input or output.
4	2	V _{SS}	Most Negative Power Supply Potential.
5	3	GND	Ground (0 V) Reference.
6	4	S4	Source Terminal. Can be an input or output.
7	5	D4	Drain Terminal. Can be an input or output.
8	6	IN4	Logic Control Input.
9	7	IN3	Logic Control Input.
10	8	D3	Drain Terminal. Can be an input or output.
11	9	S3	Source Terminal. Can be an input or output.
12	10	NC	No Connection.
13	11	V _{DD}	Most Positive Power Supply Potential.
14	12	S2	Source Terminal. Can be an input or output.
15	13	D2	Drain Terminal. Can be an input or output.
16	14	IN2	Logic Control Input.

Table 6. ADG1411/ADG1412 Truth Table

ADG1411 INx	ADG1412 INx	Switch Condition
0	1	On
_ 1	0	Off

Table 7. ADG1413 Truth Table

Logic - INx	Switch 1, 4	Switch 2, 3
0	Off	On
1	On	Off

TERMINOLOGY

 I_{DD}

The positive supply current.

 \mathbf{I}_{SS}

The negative supply current.

 $V_D(V_s)$

The analog voltage on Terminals D and S.

Ron

The ohmic resistance between D and S.

R_{FLAT(ON)}

Flatness is defined as the difference between the maximum and minimum value of on resistance, as measured over the specified analog signal range.

Is (Off)

The source leakage current with the switch off.

I_D (Off)

The drain leakage current with the switch off.

 I_D , I_S (On)

The channel leakage current with the switch on.

 V_{INL}

The maximum input voltage for Logic 0.

 V_{INH}

The minimum input voltage for Logic 1.

 $I_{\rm INL} \, (I_{\rm INH})$

The input current of the digital input.

Cs (Off)

The off switch source capacitance, measured with reference to ground.

C_D (Off)

The off switch drain capacitance, measured with reference to ground.

C_D, C_s (On)

The on switch capacitance, measured with reference to ground.

CIN

The digital input capacitance.

ton

The delay between applying the digital control input and the output switching on. See Figure 23.

toff

The delay between applying the digital control input and the output switching off.

Charge Injection

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

Off Isolation

A measure of unwanted signal coupling through an off switch.

Crosstalk

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

Bandwidth

The frequency at which the output is attenuated by 3 dB.

On Response

The frequency response of the on switch.

Insertion Loss

The loss due to the on resistance of the switch.

THD + N

The ratio of the harmonic amplitude plus noise of the signal to the fundamental.

TYPICAL PERFORMANCE CHARACTERISTICS



Figure 4. On Resistance as a Function of V_D (V_S) for Dual Supply



Figure 5. On Resistance as a Function of V_D (V_S) for Single Supply



Figure 6. On Resistance as a Function of $V_{\rm D}$ (Vs) for Different Temperatures, Dual Supply



Figure 7. On Resistance as a Function of V_D (V_S) for Different Temperatures, Single Supply



Figure 8. Leakage Currents as a Function of Temperature, Dual Supply




Figure 9. Leakage Currents as a Function of Temperature, Single Supply

TBD TBD Figure 13. T_{ON}/T_{OFF} Times vs. Temperature Figure 10. Logic Threshold Voltage vs. Supply Voltage TBD TBD Figure 14. Off Isolation vs. Frequency Figure 11. IDD vs. Logic Level TBD **TBD**

Figure 15. Crosstalk vs. Frequency

Figure 12. Charge Injection vs. Source Voltage



TEST CIRCUITS




Figure 20. On Resistance




Figure 21. Off Leakage




Figure 22. On Leakage




Figure 23. Switching Times




Figure 24. Break-Before-Make Time Delay




Figure 25. Charge Injection




Figure 26. Off Isolation




Figure 27. Channel-to-Channel Crosstalk






Figure 28. Bandwidth



OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-153AB

Figure 29. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16) Dimensions shown in millimeters




Figure 30. 16-Lead Lead Frame Chip Scale Package [VQ_LFCSP] 4 mm × 4 mm Body, Very Thin Quad (CP-16-4) Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADG1411YRUZ ¹	-40°C to +125°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG1411YRUZ-REEL ¹	-40°C to +125°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG1411YRUZ-REEL7 ¹	-40°C to +125°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG1411YCPZ-500RL7 ¹	-40°C to +125°C	Lead Frame Chip Scale Package (VQ_LFCSP)	CP-16-4
ADG1411YCPZ-REEL7 ¹	-40°C to +125°C	Lead Frame Chip Scale Package (VQ_LFCSP)	CP-16-4
ADG1412YRUZ ¹	-40°C to +125°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG1412YRUZ-REEL ¹	-40°C to +125°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG1412YRUZ-REEL7 ¹	-40°C to +125°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG1412YCPZ-500RL7 ¹	-40°C to +125°C	Lead Frame Chip Scale Package (VQ_LFCSP)	CP-16-4
ADG1412YCPZ-REEL7 ¹	-40°C to +125°C	Lead Frame Chip Scale Package (VQ_LFCSP)	CP-16-4
ADG1413YRUZ ¹	-40°C to +125°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG1413YRUZ-REEL ¹	-40°C to +125°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG1413YRUZ-REEL7 ¹	-40°C to +125°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG1413YCPZ-500RL7 ¹	−40°C to +125°C	Lead Frame Chip Scale Package (VQ_LFCSP)	CP-16-4
ADG1413YCPZ-REEL7 ¹	-40°C to +125°C	Lead Frame Chip Scale Package (VQ_LFCSP)	CP-16-4

 $^{^{1}}$ Z = Pb-free part.

NOTES