



# 10-Channel Gamma Buffer with V<sub>COM</sub> Driver

## ADD8710

### FEATURES

- Single-supply operation: 4.5 V to 16.5 V
- Upper/lower buffers swing to V<sub>S</sub>/GND
- Gamma continuous output current: >10 mA
- V<sub>COM</sub> peak output current: 250 mA
- Offset voltage: 12 mV
- Slew rate: 8 V/μs
- Unity gain stable with large capacitive loads
- Supply current: 700 μA per amplifier
- Compact 28-lead TSSOP
- Pb-free package
- Drop-in replacement for BUF11702

### APPLICATIONS

- TFT LCD monitor panels
- TFT LCD notebook panels

### GENERAL DESCRIPTION

The ADD8710 is a low cost, 10-channel gamma buffer with a V<sub>COM</sub> driver that operates from a single supply. The part is designed for high resolution TFT LCD panels, and is built on an advanced, high voltage CBCMOS process.

The gamma buffers have a high slew rate, minimum 10 mA output current, and a high capacitive load drive capability. The V<sub>COM</sub> buffer is capable of delivering 250 mA of peak current, and can also drive large capacitive loads. The ADD8710 offers wide supply range and offset voltages below 12 mV.

The ADD8710 is specified over the -40°C to +85°C temperature range and is available in a Pb-free 28-lead TSSOP package.




Figure 1. 28-Lead TSSOP (RU Suffix)

### FUNCTIONAL BLOCK DIAGRAM




Figure 2.

### Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## TABLE OF CONTENTS

Electrical Characteristics .....	3	Typical Performance Characteristics .....	5
Absolute Maximum Ratings.....	4	Outline Dimensions.....	10
ESD Caution.....	4	Ordering Guide .....	10

## REVISION HISTORY

6/04—Revision 0: Initial Version

## ELECTRICAL CHARACTERISTICS

$V_S = 16 \text{ V}$ ,  $V_{CM} = V_S/2$ ,  $T_A @ 25^\circ\text{C}$ , unless otherwise noted.

Table 1.

Parameter	Symbol	Condition	Min	Typ	Max	Unit
INPUT CHARACTERISTICS		Applies to all channels				
Offset Voltage	$V_{OS}$		4	12		mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$	5			$\mu\text{V}/^\circ\text{C}$
Input Bias Current	$I_B$	$-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$	0.5	1.1	1.5	$\mu\text{A}$
Input Impedance	$Z_{IN}$		400			k $\Omega$
Input Capacitance	$C_{IN}$		1			pF
BUFFER CHARACTERISTICS						
Output Voltage High (V1)	$V_{OH}$	$V_S = 16 \text{ V}, V_I = 16 \text{ V}, I_L = 10 \text{ mA}$ $V_S = 10 \text{ V}, V_I = 9.8 \text{ V}, I_L = 10 \text{ mA}$ $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$	15.82 9.75 9.7	15.9 9.8 8.45		V
Output Voltage High (V2 to V5)	$V_{OH}$	$V_S = 10 \text{ V}, V_I = 8.5 \text{ V}, I_L = 10 \text{ mA}$ $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$	8.4 8.4	8.5		V
Output Voltage High (V6 to V10)	$V_{OH}$	$V_S = 10 \text{ V}, V_I = 8 \text{ V}, I_L = 10 \text{ mA}$ $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$	7.95 7.9	8		V
Output Voltage Low (V1 to V5)	$V_{OL}$	$V_S = 10 \text{ V}, V_I = 2 \text{ V}, I_L = 10 \text{ mA}$ $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$		2 2.05 2.10		V
Output Voltage Low (V6 to V9)	$V_{OL}$	$V_S = 10 \text{ V}, V_I = 1.5 \text{ V}, I_L = 10 \text{ mA}$ $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$		1.5 1.60		V
Output Voltage Low (V10)	$V_{OL}$	$V_S = 16 \text{ V}, V_I = 0 \text{ V}, I_L = 10 \text{ mA}$ $V_S = 10 \text{ V}, V_I = 0.2 \text{ V}, I_L = 10 \text{ mA}$ $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$		0.1 0.2 0.3	0.175 0.25	V
Continuous Output Current	$I_{OUT}$			10		mA
Peak Output Current	$I_{PK}$	$V_S = 16 \text{ V}$		100		mA
$V_{COM}$ CHARACTERISTICS						
Output Voltage High	$V_{OH}$	$V_S = 10 \text{ V}, V_I = 8 \text{ V}, I_L = 30 \text{ mA}$ $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$	7.95 7.9	8		
Output Voltage Low	$V_{OL}$	$V_S = 10 \text{ V}, V_I = 2 \text{ V}, I_L = 30 \text{ mA}$ $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$		2 2.05 2.10		
Continuous Output Current	$I_{OUT}$			35		mA
Peak Output Current	$I_{PK}$	$V_S = 16 \text{ V}$		250		mA
SUPPLY CHARACTERISTICS						
Supply Voltage	$V_S$		4.5	16.5		V
Power Supply Rejection Ratio	PSRR	$V_S = 4.5 \text{ V to } 16.5 \text{ V}, -40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$	70	90		dB
Total Supply Current	$I_{SY}$	$V_o = V_S/2$ , No Load $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$		7.7 10 11.5		mA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 2 \text{ k}\Omega, C_L = 200 \text{ pF}$	4	8		V/ $\mu\text{s}$
Bandwidth	BW	$-3 \text{ dB}, R_L = 10 \text{ k}\Omega, C_L = 200 \text{ pF}$		5		MHz
Settling Time to 0.1% (Buffers)	$t_s$	1 V step, $R_L = 10 \text{ k}\Omega, C_L = 200 \text{ pF}$		1.1		$\mu\text{s}$
Settling Time to 0.1% ( $V_{COM}$ )	$t_s$	1 V step, $R_L = 10 \text{ k}\Omega, C_L = 200 \text{ pF}$		0.7		$\mu\text{s}$
Phase Margin	$\emptyset O$	$R_L = 10 \text{ k}\Omega, C_L = 200 \text{ pF}$		45		Degree
Channel Separation				75		dB

## ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
Supply Voltage ( $V_S$ )	18 V
Input Voltage	-0.5 V to $V_S + 0.5$ V
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	-40°C to +85°C
Junction Temperature Range	-65°C to +150°C
Lead Temperature Range	300°C
ESD Tolerance (HBM)	±2500 V
ESD Tolerance (MM)	±200 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 3. Package Characteristics

Package Type	$\theta_{JA}$ <sup>1</sup>	Unit
28-Lead TSSOP (RU)	67.7	°C/W

<sup>1</sup>  $\theta_{JA}$  is specified for worst case conditions, i.e.,  $\theta_{JA}$  is specified for devices soldered on to a circuit board for surface mount packages.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. Input Offset Voltage




Figure 6. Supply Current/Buffer v. Supply Voltage




Figure 4. Input Offset Voltage Drift Distribution




Figure 7. Supply Current/Buffer vs. Temperature




Figure 5. Input Offset Voltage vs. Temperature






Figure 8. Input Bias Current vs. Temperature


# ADD8710




04889-0-010




04889-0-013




04889-0-011



04889-0-014



04889-0-012



04889-0-015




Figure 15. Chan 6-10 Output Voltage High vs. I Load

04889-0-016





Figure 18. Large-Signal Transient Response

04889-0-019

Figure 16. Chan V<sub>COM</sub> Output Voltage High vs. I Load

04889-0-017




Figure 19. Chan 1-5 Frequency Response vs. Capacitive Loading

04889-0-020




Figure 17. Small-Signal Transient Response

04889-0-018




Figure 20. Chan 6-10 Frequency Response vs. Capacitive Loading

04889-0-021

# ADD8710




Figure 21. Chan  $V_{COM}$  Frequency Response vs. Capacitive Loading

04889-0-022





Figure 22. Chan 1-5 Frequency Response vs. Resistive Loading

04889-0-023



04889-0-024

Figure 23. Chan 6-10 Frequency Response vs. Resistive Loading




Figure 24. Chan  $V_{COM}$  Frequency Response vs. Resistive Loading

04889-0-025




Figure 25. Closed-Loop Output Impedance vs. Frequency

04889-0-026




Figure 26. Chan 1-5 Small Signal Overshoot vs. Load Capacitance

04889-0-027






Figure 27. Chan 6-10 Small Signal Overshoot vs. Load Capacitance

04889-0-028

Figure 28. Chan  $V_{COM}$  Small Signal Overshoot vs. Load Capacitance

04889-0-029

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-153AE

Figure 29. 28-Lead Thin Shrink Small Outline Package [TSSOP]

(RU)

Dimensions shown in millimeters

## ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADD8710ARUZ <sup>1</sup>	-40°C to +85°C	28-Lead TSSOP	RU-28
ADD8710ARUZ-REEL <sup>1</sup>	-40°C to +85°C	28-Lead TSSOP	RU-28

<sup>1</sup> Z = Pb-free part.

**ADD8710**

**NOTES**

**ADD8710**

**NOTES**

© 2004 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.  
D04889-0-6/04(0)



[www.analog.com](http://www.analog.com)