

Precision, 16 MHz CBFET Op Amp

AD845

FEATURES

Replaces Hybrid Amplifiers in Many Applications

AC PERFORMANCE:

Settles to 0.01% in 350 ns 100 V/μs Slew Rate 12.8 MHz Min Unity Gain Bandwidth 1.75 MHz Full Power Bandwidth at 20 V p-p

DC PERFORMANCE:

0.25 mV Max Input Offset Voltage
5 μV/°C Max Offset Voltage Drift
0.5 nA Input Bias Current
250 V/mV Min Open-Loop Gain
4 μV p-p Max Voltage Noise, 0.1 Hz to 10 Hz
94 dB Min CMRR
Available in Plastic Mini-DIP, Hermetic CERDIP, and SOIC Packages. Also Available in Tape and Reel in Accordance with EIA-481A Standard

GENERAL DESCRIPTION

The AD845 is a fast, precise, N channel JFET input, monolithic operational amplifier. It is fabricated using Analog Devices' complementary bipolar (CB) process. Advanced laser-wafer trimming technology enables the very low input offset voltage and offset voltage drift performance to be realized. This precision, when coupled with a slew rate of 100 V/µs, a stable unity gain bandwidth of 16 MHz, and a settling time of 350 ns to 0.01%—while driving a parallel load of 100 pF and 500 Ω — represents a combination of features unmatched by any FET input IC amplifier. The AD845 can easily be used to upgrade many existing designs that use BiFET or FET input hybrid amplifiers and, in some cases, those which use bipolar input op amps.

The AD845 is ideal for use in applications such as active filters, high speed integrators, photodiode preamps, sample-and-hold amplifiers, and log amplifiers, and for buffering A/D and D/A converters. The 250 μ V max input offset voltage makes offset nulling unnecessary in many applications. The common-mode rejection ratio of 110 dB over a ±10 V input voltage range represents exceptional performance for a JFET input high speed op amp. This, together with a minimum open-loop gain of 250 V/mV ensures that 12-bit performance is achieved, even in unity gain buffer circuits.

CONNECTION DIAGRAMS



The AD845 conforms to the standard op amp pinout except that offset nulling is to V+. The AD845J and AD845K grade devices are available specified to operate over the commercial 0° C to 70° C temperature range. AD845A and AD845B devices are specified for operation over the -40° C to $+85^{\circ}$ C industrial temperature range. The AD845S is specified to operate over the full military temperature range of -55° C to $+125^{\circ}$ C. Both the industrial and military versions are available in 8-lead CERDIP packages. The commercial version is available in an 8-lead plastic mini-DIP and 16-lead SOIC; J and S grade chips are also available.

PRODUCT HIGHLIGHTS

- 1. The high slew rate, fast settling time, and dc precision of the AD845 make it ideal for high speed applications requiring 12-bit accuracy.
- 2. The performance of circuits using the LF400, HA2520, HA2522, HA2525, HA2620, HA2622, HA2625, 3550, OPA605, and LH0062 can be upgraded in most cases.
- 3. The AD845 is unity gain stable and internally compensated.
- 4. The AD845 is specified while driving 100 pF/500 Ω loads.

REV. E

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

$\label{eq:added} AD845 \mbox{--} SPECIFICATIONS (@ 25^{\circ}C \mbox{ and } \pm 15 \mbox{ V dc, unless otherwise noted.})$

		AD845J/A			AD845K/B			AD845S		
Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
		0.7	1.5		0.1	0.25		0.25	1.0	mV
1 _{MIN} to 1 _{MAX}			2.5 20		1.5	0.4 5.0			2.0 10	mV μV/°C
$V_{CM} = 0 V$ T_{MIN} to T_{MAX}		0.75	2 45/75		0.5	1 18/38		0.75	2 500	nA nA
$V_{CM} = 0 V$ T_{MIN} to T_{MAX}		25	300 3/6.5		15	100 1.2/2.6		25	300 20	pA nA
										kΩ
		4.0			4.0			4.0		pF
		+20			+20			+20		v
	±10			±10			±10			V
$V_{CM} = \pm 10 V$	86	110		94	113		86	110		dB
0.1 Hz to 10 Hz		4			4			4		μV p-p
f = 10 Hz		80			80			80		nV/√Hz
f = 100 Hz		60			60			60		nV/√Hz
										nV/√Hz nV/√Hz
-										nV/\sqrt{Hz}
f = 1 kHz		0.1			0.1			0.1		pA/√Hz
$V_0 = \pm 10 \text{ V}$										_
$R_{LOAD} \ge 2 \ k\Omega$	200	500		250	500		200	500		V/mV
$R_{LOAD} \ge 500 \ \Omega$	100	250		125	250		100	250		V/mV
T _{MIN} -T _{MAX}	70			75			50			V/mV
	±12.5	50		±12.5	50		±12.5	50		V ,
										mA Ω
		5			5			5		
Unity Gain $V_{0} = \pm 10$ V	12.8	16		13.6	16		13.6	16		MHz
		1.75			1.75			1.75		MHz
		20			20			20		ns
		20			20			20		%
10.11.0	80	100		94	100		94	100		V/µs
to 0.01%		350			350	500		350	500	ns
to 0.1%		250			250			250		ns
f = 4.4 MHz		0.04			0.04			0.04		%
f = 4.4 MHz		0.02			0.02			0.02		Degree
l							1			1
	+ 4 75	±15	1 10	±175	±15	±10	+ 4 77	±15	1 10	V
$V_S = \pm 5$ to ± 15 V	±4.75	±15 110	±18	±4.75 95	±15 113	±18	±4.75 88	±15 110	±18	V V dB
	$\begin{split} T_{MIN} & \text{to } T_{MAX} \\ V_{CM} &= 0 \ V \\ T_{MIN} & \text{to } T_{MAX} \\ \hline V_{CM} &= 0 \ V \\ T_{MIN} & \text{to } T_{MAX} \\ \hline V_{CM} &= 0 \ V \\ T_{MIN} & \text{to } T_{MAX} \\ \hline V_{CM} &= 10 \ V \\ \hline T_{MIN} & \text{to } T_{MAX} \\ \hline V_{CM} &= 10 \ Hz \\ f &=$	$\begin{array}{c c} T_{MIN} \mbox{ to } T_{MAX} & \\ \hline \\ V_{CM} = 0 \ V & \\ T_{MIN} \mbox{ to } T_{MAX} & \\ \hline \\ V_{CM} = 0 \ V & \\ T_{MIN} \mbox{ to } T_{MAX} & \\ \hline \\ V_{CM} = 0 \ V & \\ T_{MIN} \mbox{ to } T_{MAX} & \\ \hline \\ V_{CM} = 10 \ V & \\ R_{L0AD} = 100 \ Hz & \\ f = 10 \ Hz & \\ $	ConditionsMinTyp T_{MIN} to T_{MAX} 0.7 $V_{CM} = 0 V$ T_{MIN} to T_{MAX} 0.75 $V_{CM} = 0 V$ T_{MIN} to T_{MAX} 25 $V_{CM} = 0 V$ T_{MIN} to T_{MAX} 25 $V_{CM} = 10 V$ T_{MIN} to T_{MAX} 10^{11} 4.0 $V_{CM} = \pm 10 V$ $t = 10 Hz$ $f = 10 Hz$ $f = 100 KHz$ 4 4 55 110 $V_{O} = \pm 10 V$ $R_{LOAD} \ge 2 k\Omega$ $Short CircuitOpen Loop20050070V_{IADAD} \ge 500 \OmegaT_{MIN} T_{MAX}\pm 12.55050Unity GainV_0 = \pm 10 VR_{LOAD} = 500 \Omega50012.81.75202080Unity GainV_0 = \pm 10 VR_{LOAD} = 500 \Omega10012.81.7520208010010025020250100100100100100100100100V StepC_{LOAD} = 100 pFR_{LOAD} = 500 \Omega100100100100100100100100100100100$	$\begin{array}{c cccccc} {\bf Conditions} & {\bf Min} & {\bf Typ} & {\bf Max} \\ \hline {\bf T}_{\rm MIN} to {\bf T}_{\rm MAX} & 0.7 & 1.5 \\ 2.5 \\ 20 \\ \hline {\bf V}_{\rm CM} = 0 {\bf V} & 0.75 & 2 \\ {\bf T}_{\rm MIN} to {\bf T}_{\rm MAX} & 25 & 300 \\ {\bf T}_{\rm MIN} to {\bf T}_{\rm MAX} & 10^{11} \\ 4.0 & 10^{11} \\ 4.0 \\ \hline {\bf V}_{\rm CM} = 0 {\bf V} & 25 & 300 \\ {\bf T}_{\rm MIN} to {\bf T}_{\rm MAX} & 10^{11} \\ 4.0 \\ \hline {\bf V}_{\rm CM} = \pm 10 {\bf V} & 86 & 110 \\ \hline {\bf 0.1 ~Hz to 10 ~Hz} & 4 \\ f = 10 {\bf Hz} & 80 \\ f = 100 {\bf Hz} & 60 \\ f = 1 {\bf kHz} & 25 \\ f = 10 {\bf kHz} & 12 \\ f = 1 {\bf kHz} & 0.1 \\ \hline {\bf V}_{\rm O} = \pm 10 {\bf V} & 200 & 500 \\ {\bf R}_{\rm LOAD} \ge 2 {\bf k}\Omega & 100 & 250 \\ {\bf T}_{\rm MIN}^{-} {\bf T}_{\rm MAX} & 70 & \\ \hline \\ \hline {\bf Unity Gain} \\ V_{\rm O} = \pm 10 {\bf V} \\ {\bf R}_{\rm LOAD} = 500 {\bf \Omega} & 12.8 & 16 \\ V_{\rm O} = \pm 10 {\bf V} \\ {\bf R}_{\rm LOAD} = 500 {\bf \Omega} & 12.8 & 16 \\ {\bf V}_{\rm O} = \pm 10 {\bf V} \\ {\bf R}_{\rm LOAD} = 500 {\bf \Omega} & 12.8 & 16 \\ {\bf V}_{\rm O} = \pm 10 {\bf V} \\ {\bf R}_{\rm LOAD} = 500 {\bf \Omega} & 350 \\ {\bf 100} & 100 & 100 \\ \hline {\bf 0 {\bf V Step} \\ {\bf U} 0.1\% & 250 \\ {\bf 0 0.1\% & 250 \\ {\bf t} 0.1\% & 250 \\ {\bf 0.01\% &$	Conditions Min Typ Max Min T_{MIN} to T_{MAX} 0.7 1.5 2.5 20 1.5 2.5 20 1.5 2.5 20 $V_{CM} = 0 V$ T_{MIN} to T_{MAX} 0.75 2 45/75 10 $V_{CM} = 0 V$ T_{MIN} to T_{MAX} 25 300 3/6.5 10 $V_{CM} = 0 V$ T_{MIN} to T_{MAX} 10 ¹¹ 4.0 10 11 $V_{CM} = \pm 10 V$ $MIN = \pm 10 V$ $V_{CM} = \pm 10 V$ ± 10 ± 10 ± 10 ± 10 ± 10 $V_{CM} = \pm 10 V$ f = 1 0 Hz f = 1 0 Hz f = 1 0 Hz 4 50 10 94 $V = \pm 10 V$ $V_{CD} = \pm 10 V$ $R_{LOAD} \geq 2 k\Omega$ $M_{IOA} \ge 2 k\Omega$ $M_{IOA} \ge 2 50$ $T_{MIN} - T_{MAX}$ 200 50 500 100 250 250 125 75 $V_{IDAD} \ge 500 \Omega$ $M_{IOAD} \ge 500 \Omega$ $M_{IOAD} = \pm 10 V$ $R_{LOAD} = 500 \Omega$ 100 12.8 16 1.75 20 20 20 20 20 20 20 20	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Conditions Min Typ Max Min Typ Max T_{MIN} to T_{MAX} 0.7 1.5 0.1 0.25 0.4 $V_{CM} = 0$ V 0.75 2 0.7 1.5 0.1 0.25 $V_{CM} = 0$ V 0.75 2 0.07 1.5 5.0 18/38 $V_{CM} = 0$ V 25 300 0.5 1 18/38 $V_{CM} = 0$ V 25 300 15 100 T_{MIN} to T_{MAX} 25 300 15 100 $V_{CM} = 10$ V $\frac{\pm 10}{10}$ $\frac{\pm 20}{10.5/-13}$ $\frac{\pm 10}{94}$ $\frac{\pm 10}{113}$ $V_{CM} = \pm 10$ V $\frac{\pm 10}{86}$ 110 $\frac{\pm 10}{94}$ $\frac{\pm 10}{113}$ $V_{CM} = \pm 10$ V $\frac{4}{80}$ $\frac{50}{94}$ $\frac{50}{113}$ $\frac{50}{94}$ $\frac{50}{113}$ $V_{CM} = \pm 10$ V $\frac{4}{10}$ $\frac{10}{11}$ $\frac{10}{12}$ $\frac{10}{11}$ $\frac{10}{11}$ $\frac{10}{11}$ $\frac{10}{11}$ $\frac{10}{11}$ $\frac{10}{11}$ $\frac{10}{11}$ $\frac{10}{11}$	$ \begin{array}{ c c c c c } \hline {\bf Conditions} & {\bf Min} & {\bf Typ} & {\bf Max} & {\bf Min} & {\bf Typ} & {\bf Max} & {\bf Min} \\ \hline {\bf T}_{\rm MIN} to T_{\rm MAX} & & & & & & & & & & & & & & & & & & &$	$ \begin{array}{ c c c c c c } \hline Conditions & Min & Typ & Max & Min & Typ & Max & Min & Typ \\ \hline Conditions & Min & Typ & Max & Min & Typ & Max & Min & Typ \\ \hline Conditions & Min & Typ & Max & Min & Typ & Max & Min & Typ \\ \hline Conditions & Min & Typ & Max & Min & Typ & Max & Min & Typ \\ \hline Conditions & Min & Typ & Max & Min & Typ & Max & Min & Typ \\ \hline Conditions & Min & Typ & Max & Min & Typ & Max & Min & Typ \\ \hline Conditions & Min & Typ & Max & Min & Typ & Max & Min & Typ \\ \hline Conditions & Min & Typ & Max & Min & Typ & Max & Min & Typ \\ \hline Conditions & Min & Typ & Max & Min & Typ & Max & Min & Typ \\ \hline Conditions & Min & Typ & Max & Min & 10 & 10 & 10 & 10 & 10 & 10 & 10 & 1$	Conditions Min Typ Max Min Typ Max T _{MLN} to T _{MAX} 0.7 1.5 2.5 0.1 0.25 0.4 2.0 2.0 V _{CM} = 0 V 0.75 2.7 3.00 0.5 1.83 0.0 0.75 2 V _{CM} = 0 V 0.7 2.5 300 0.5 1.9 0.0 2.5 300 V _{CM} = 0 V 10 ¹¹ 4.0 10 ¹¹ 4.0 1.0 ¹¹ 1.0 ¹ 1.0 ¹ 1.0 ¹

NOTES

¹Input offset voltage specifications are guaranteed after five minutes of operation at $T_A = 25^{\circ}C$.

²Bias current specifications are guaranteed maximum at either input after five minutes of operation at $T_A = 25^{\circ}C$.

³FPBW = slew rate/2 π V peak.

⁴S grade T_{MIN} - T_{MAX} are tested with automatic test equipment at $T_A = -55^{\circ}$ C and $T_A = +125^{\circ}$ C.

All min and max specifications are guaranteed. Specifications shown in **boldface** are tested on all production units at final electrical test. Results from these tests are used to calculate outgoing quality levels.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS¹

Supply Voltage ±18 V Internal Power Dissipation ²
Plastic Mini-DIP
CERDIP
16-Lead SOIC1.5 W
Input Voltage+V _S
Output Short-Circuit Duration Indefinite
Differential Input Voltage $\dots + V_S$ and $-V_S$
Storage Temperature Range
Q65°C to +150°C
N, R65°C to +125°C
Lead Temperature Range (Soldering 60 sec) 300°C

NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²Mini-DIP package: $\theta_{JA} = 100^{\circ}$ C/W; CERDIP package: $\theta_{JA} = 110^{\circ}$ C/W; SOIC package: $\theta_{JA} = 100^{\circ}$ C/W.

METALIZATION PHOTOGRAPH

Dimensions shown in inches and (mm). Contact factory for latest dimensions.



ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option ¹	
AD845JN	0°C to 70°C	8-Lead PDIP	N-8	
AD845KN	0°C to 70°C	8-Lead PDIP	N-8	
AD845JR-16	0°C to 70°C	16-Lead SOIC	R-16	
AD845JR-16-REEL	0°C to 70°C	Tape and Reel	R-16	
AD845JR-16-REEL7	0°C to 70°C	Tape and Reel	R-16	
AD845AQ	-40°C to +85°C	8-Lead CERDIP	Q-8	
AD845BQ	-40°C to +85°C	8-Lead CERDIP	Q-8	
AD845SQ	–55°C to +125°C	8-Lead CERDIP	Q-8	
AD845SQ/883B	–55°C to +125°C	8-Lead CERDIP	Q-8	
5962-8964501PA ²	–55°C to +125°C	8-Lead CERDIP	Q-8	
AD845JCHIPS	0°C to 70°C	Die		

NOTES

 1 N = Plastic DIP; Q = CERDIP; R = Small Outline IC (SOIC). 2 See military data sheet.

AD845–Typical Performance Characteristics







TPC 19. Recommended Power Supply Bypassing



TPC 22. Unity Gain Follower



TPC 25. Unity Gain Inverter



TPC 20. AD845 Simplified Schematic



TPC 23. Unity Gain Follower Large Signal Pulse Response



TPC 26. Unity Gain Inverter Large Signal Pulse Response



TPC 21. Offset Null Configuration



TPC 24. Unity Gain Follower Small Signal Pulse Response



TPC 27. Unity Gain Inverter Small Signal Pulse Response

MEASURING AD845 SETTLING TIME

Figure 1 shows AD845 settling time performance. This measurement was accomplished by driving the amplifier in the unity gain inverting mode with a fast pulse generator. The input summing junction was measured using false nulling techniques.

Settling time is defined as the interval of time from the application of an ideal step function input until the closed-loop amplifier output has entered and remains within a specified error band.

Components of settling time include:

- 1. Propagation time through the amplifier
- 2. Slewing time to approach the final output value
- 3. Recovery time from overload associated with the slewing
- 4. Linear settling to within a specified error band

These individual components can be seen easily in Figure 1. Settling time is extremely important in high speed applications where the current output of a DAC must be converted to a voltage. When driving a 500 Ω load in parallel with a 100 pF capacitor, the AD845 settles to 0.1% in 250 ns and to 0.01% in 310 ns.



Figure 1. Settling Characteristics 0 V to 10 V Step Upper Trace: Output of AD845 Under Test (5 V/Div) Lower Trace: Error Voltage (1 mV/Div)



Figure 2. Settling Time Test Circuit

A HIGH SPEED INSTRUMENTATION AMP

The 3-op amp instrumentation amplifier circuit shown in Figure 3 can provide a range of gains from unity up to 1000 and higher. The instrumentation amplifier configuration features high common-mode rejection, balanced differential inputs, and stable, accurately defined gain. Low input bias currents and fast settling are achieved with the FET input AD845.

Most monolithic instrumentation amplifiers do not have the high frequency performance of the circuit in Figure 3. The circuit bandwidth is 10.9 MHz at a gain of 1 and 8.8 MHz at a gain of 10; settling time for the entire circuit is 900 ns to 0.01% for a 10 V step (Gain = 10).

The capacitors employed in this circuit greatly improve the amplifier's settling time and phase margin.



Figure 3. High Performance, High Speed Instrumentation Amplifier

 Table I. Performance Summary for the 3-Op Amp

 Instrumentation Amplifier Circuit

3-Op Amp In-Amp					
Gain	R _G	Small Signal Bandwidth	Settling Time to 0.01%		
1	Open	10.9 MHz	500 ns		
2	2 kΩ	8.8 MHz	500 ns		
10	226 Ω	2.6 MHz	900 ns		
100	20 Ω	290 kHz	7.5 μs		

Note: Resistors around the amplifiers' input pins need to be small enough in value so that the RC time constant they form, with stray circuit capacitance, does not reduce circuit bandwidth.



Figure 4. The Pulse Response of the 3-Op Amp Instrumentation Amplifier. Gain = 1, Horizontal Scale = 0.5 ms/Div and Vertical Scale = 5 V/Div.



Figure 5. Settling Time of the 3-Op Amp Instrumentation Amplifier. Horizontal Scale is 200 ns/Div, Vertical Scale, Positive Pulse Input is 5 V/Div and Output Settling is 1 mV/Div.

DRIVING THE ANALOG INPUT OF AN A/D CONVERTER

An op amp driving the analog input of an A/D converter, such as that shown in Figure 7, must be capable of maintaining a constant output voltage under dynamically changing load conditions. In successive approximation converters, the input current is compared to a series of switched trial currents. The comparison point is diode clamped but may deviate several hundred millivolts, resulting in high frequency modulation of A/D input current. The output impedance of a feedback amplifier is made artificially low by the loop gain. At high frequencies, where the loop gain is low, the amplifier output impedance can approach its open-loop value. Most IC amplifiers exhibit a minimum open-loop output impedance of 25 Ω due to current limiting resistors. A few hundred microamps reflected from the change in converter loading can introduce errors in instantaneous input voltage. If the A/D conversion speed is not excessive and the bandwidth of the amplifier is sufficient, the amplifier's output will return to the nominal value before the converter makes its comparison. However, many amplifiers have relatively narrow bandwidth, yielding slow recovery from output transients. The



Figure 6. Settling Time of the Three Op Amp Instrumentation Amplifier. Horizontal Scale: 200 ns/Div; Vertical Scale, Negative Pulse Input: 5 V/ Div; Output Settling: 1 mV/Div.

AD845 is ideally suited to drive high resolution A/D converters with 5 μ s or longer conversion times since it offers both wide bandwidth and high open-loop gain.



Figure 7. AD845 As ADC Unity Gain Buffer

0.75 (0.0295)

0.25 (0.0098)

80

× 45°

►

1.27 (0.0500)

0.40 (0.0157)

OUTLINE DIMENSIONS



0.375 (9.53) 0.365 (9.27)

0.355 (9.02)

0.100 (2.54) BSC

0.180 (4.57)

MAX

0.150 (3.81)

0.130 (3.30)

0.110 (2.79)

0.022 (0.56)

0.018 (0.46)

0.014 (0.36)

즈

厶

16-Lead Standard Small Outline Package [SOIC] Wide Body

(R-16)

Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MO-095AA CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

0.015

COMPLIANT TO JEDEC STANDARDS MS-013AA CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

8-Lead Ceramic Dual In-Line Package [CERDIP] (Q-8)

Dimensions shown in inches and (millimeters)



CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETERS DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Revision History

Location	Page
10/03—Data Sheet changed from REV. D to REV. E.	
Renumbered figures and TPCs	Universal
Updated OUTLINE DIMENSIONS	9

C00886-0-10/03(E)