

### **Preliminary Technical Data**

#### **FEATURES**

3 V to 5 V supply operation True 12-bit accuracy 5 V operation @ <10 μA Fast 3-wire serial input Fast 1 μs settling time 2.4 MHz, 4-quadrant multiply BW Upgrade for DAC8043 and DAC8043A Standard and rotated pinout

#### **APPLICATIONS**

Ideal for PLC applications in industrial control Programmable amplifiers and attenuators Digitally controlled calibration and filters Motion control systems

#### **GENERAL DESCRIPTION**

The AD5441 is an improved high accuracy 12-bit multiplying digital-to-analog converter (DAC) in space-saving 8-lead packages. Featuring serial input, double buffering, and excellent analog performance, the AD5441 is ideal for applications where PC board space is at a premium. Improved linearity and gain error performance permit reduced part counts through the elimination of trimming components. Separate input clock and load DAC control lines allow full user control of data loading and analog output.

The circuit consists of a 12-bit serial-in/parallel-out shift register, a 12-bit DAC register, a 12-bit CMOS DAC, and control logic. Serial data is clocked into the input register on the rising edge of the CLOCK pulse. When the new data-word is clocked in, it is loaded into the DAC register with the  $\overline{\text{LD}}$  input pin. Data in the DAC register is converted to an output current by the DAC.

Consuming only 10  $\mu$ A from a single 5 V power supply, the AD5441 is the ideal low power, small size, high performance solution to many application problems.

The AD5441 is specified over the extended industrial (-40°C to +125°C) temperature range. It is available in an 8-lead LFCSP and an 8-lead MSOP.

# 12-Bit Serial Input Multiplying DAC

## AD5441

#### FUNCTIONAL BLOCK DIAGRAM





Rev. PrA

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## TABLE OF CONTENTS

#### **REVISION HISTORY**

3/07—Revision PrA: Preliminary Version

Typical Performance Characteristics	7
Terminology	10
Parameter Definitions	11
General Circuit Information	11
Output Impedance	11
Applications Information	11
Unipolar 2-Quadrant Multiplying	11
Bipolar 4-Quadrant Multiplying	12
Interface Logic Information	12
Digital Section	12
Outline Dimensions	13

### **SPECIFICATIONS**

#### **ELECTRICAL CHARACTERISTICS**

@  $V_{DD}$  = 5 V,  $V_{REF}$  = 10 V,  $-40^{\circ}C < T_A < +125^{\circ}C$ , unless otherwise noted.

Table 1.						
Parameter	Symbol	Min	Тур	Max	Unit	Condition
STATIC PERFORMANCE						
Resolution	Ν			12	Bits	
Relative Accuracy	INL			±1.0	LSB	
Differential Nonlinearity	DNL			±1.0	LSB	All grades monotonic to 12 bits
	GFSE			±2.0	LSB	Data = FFF <sub>H</sub>
Gain Temperature Coefficient <sup>1</sup>	TCG <sub>FS</sub>			±5	ppm/°C	Iout pin measured
Output Leakage Current	ILKG			±5	nA	Data = $000_{H}$ , $I_{OUT}$ pin measured
				±25	nA	$T_A = -40^{\circ}C$ , $+125^{\circ}C$ , Data $= 000_{H}$ , $I_{OUT}$ pin measured
Zero-Scale Error	I <sub>ZSE</sub>			0.03	LSB	Data = 000 <sub>H</sub>
				0.15	LSB	$T_A = -40^{\circ}C$ , $+125^{\circ}C$ , Data $= 000_{H}$
REFERENCE INPUT						
Input Resistance	R <sub>REF</sub>	7		15	kΩ	Absolute temperature coefficient < 50 ppm/°C
Input Capacitance <sup>1</sup>	CREF		5		pF	
ANALOG OUTPUT						
Output Capacitance <sup>1</sup>	COUT		25		pF	Data = 000 <sub>H</sub>
			30		рF	$Data = FFF_{H}$
DIGITAL INPUTS						
Digital Input Low	VIL			0.8	V	
Digital Input High	VIH	2.4			V	
Input Leakage Current	I <sub>IL</sub>			1	μA	$V_{LOGIC} = 0 V \text{ to } 5 V$
Input Capacitance <sup>1</sup>	CIL			10	pF	$V_{LOGIC} = 0 V$
INTERFACE TIMING <sup>1, 2</sup>						
Data Setup	t <sub>DS</sub>	10			ns	
Data Hold	t <sub>DH</sub>	5			ns	
Clock Width High	t <sub>CH</sub>	25			ns	
Clock Width Low	t <sub>CL</sub>	25			ns	
Load Pulse Width	t <sub>LD</sub>	25			ns	
LD DAC High to MSB CLK High	t <sub>LD1</sub>	0			ns	
LSB CLK to LD DAC	t <sub>ASB</sub>	0			ns	
AC CHARACTERISTICS <sup>1</sup>						
Output Current Settling Time	ts			1	μs	To $\pm 0.01\%$ of full-scale, external op amp OP42
DAC Glitch	Q			20	nVs	Data = $000_H$ to FFF <sub>H</sub> to $000_H$ , V <sub>REF</sub> = 0 V
Digital Feedthrough			TBD			
Feedthrough (VOUT/VREF)	FT		1		mV p-p	V <sub>REF</sub> = 20 V p-p, data = 000 <sub>H</sub> , f = 10 kHz
Total Harmonic Distortion	THD		-85		dB	$V_{REF} = 6 V rms$ , data = FFF <sub>H</sub> , f = 1 kHz
Output Noise Density	en			17	nV/√Hz	10 Hz to 100 kHz between R <sub>FB</sub> and IOUT
Multiplying Bandwidth	BW		2.4		MHz	$-3 \text{ dB}$ , $V_{OUT}/V_{REF}$ , $V_{REF} = 100 \text{ mV rms}$ , $data = FFF_H$
Power Supply Range	VDD RANGE	3		5	V	
Positive Supply Current	IDD			10	μΑ	$V_{\text{LOGIC}} = 0 \text{ V or } V_{\text{DD}}$
Power Dissipation	P <sub>DISS</sub>			50	μW	$V_{LOGIC} = 0 V \text{ or } V_{DD}$
Power Supply Sensitivity	PSS			0.002	%/%	$\Delta V_{DD} = \pm 5\%$
· · · · ·						

<sup>1</sup> These parameters are guaranteed by design and not subject to production testing. <sup>2</sup> All input control signals are specified with  $t_R = t_F = 2$  ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.

### **ABSOLUTE MAXIMUM RATINGS**

The AD5441 contains 346 transistors. The die size measures 70.3 mm  $\times$  57.1 mm = 4014 square mm.

#### Table 2.

Parameter	Rating
V <sub>DD</sub> to GND	–0.3 V, +8 V
V <sub>REF</sub> to GND	±18 V
R <sub>FB</sub> to GND	±18 V
Logic Inputs to GND	-0.3 V, V <sub>DD</sub> + 0.3 V
VIOUT to GND	-0.3 V, V <sub>DD</sub> + 0.3 V
Iout Short Circuit to GND	50 mA
Package Power Dissipation	$(T_J max - T_A)/\theta_{JA}$
Thermal Resistance	
θ <sub>JA</sub> : 8-Lead MSOP	142°C/W
$\theta_{JA}$ : 8-Lead LFCSP <sup>1</sup>	75°C/W
θ <sub>JC</sub> : 8-Lead MSOP	44°C/W
θ <sub>JC</sub> : 8-Lead LFCSP <sup>1</sup>	18°C/W
Maximum Junction Temperature (TJ max)	150°C
Operating Temperature Range	-40°C to +125°C
Storage Temperature Range	–65°C to +150°C
Lead Temperature (Soldering, 10 sec)	300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

<sup>1</sup> Exposed pad soldered to application board.

### AD5441

## **PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS**



Figure 3. 8-LeadLFCSP Pin Configuration



Figure 4. 8-Lead MSOP Pin Configuration

#### **Table 3. Pin Function Descriptions**

Pin No.	Mnemonic	Descriptions
1	VREF	DAC Reference Input Pin. Establishes DAC full-scale voltage. Constant input resistance vs. code.
2	Rfb	Internal Matching Feedback Resistor. Connect to external op amp output.
3	Іоит	DAC Current Output, full-scale output 1 LSB less than reference input voltage –VREF.
4	GND	Analog and Digital Ground.
5	LD	Load Strobe, Level-Sensitive Digital Input. Transfers shift-register data to DAC register while active low. See Table 4 for operation.
6	SRI	12-Bit Serial Register Input, data loads directly into the shift register MSB first. Extra leading bits are ignored.
7	CLK	Clock Input, positive-edge clocks data into shift register.
8	V <sub>DD</sub>	Positive Power Supply Input. Specified range of operation 5 V $\pm$ 10%.



Figure 5. Timing Diagram

#### Table 4. Control-Logic Truth Table

CLK	LD	Serial Shift Register Function	DAC Register Function
↑ 1	Н	Shift-register-data advanced one bit	Latched
H or L	L	No effect	Updated with current shift register contents
L	<b>↑</b> 1	No effect	Latched all 12 bits

 $^{1}$   $\uparrow$  equals positive logic transition.

## **TYPICAL PERFORMANCE CHARACTERISTICS**





Figure 7. Full-Scale Output Temperature Coefficient Histogram



Figure 8. Supply Current IDD vs. Logic Input Voltage









Figure 11. Power Supply Rejection Ratio (PSRR) vs. Frequency

## AD5441





Figure 13. Linearity Error vs. External Op Amp Offset Vos



Figure 14. Midscale Transition Performance

## **Preliminary Technical Data**



Figure 15. Large Signal Settling Time



Figure 16. Reference Multiplying Bandwidth vs. Frequency and Code



Figure 17. Linearity Error vs. Reference Voltage

## **Preliminary Technical Data**

## AD5441





### AD5441

## TERMINOLOGY

#### **Relative Accuracy**

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero and full scale and is normally expressed in LSBs or as a percentage of the full-scale reading.

#### **Differential Nonlinearity**

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of -1 LSB maximum over the operating temperature range ensures monotonicity.

#### **Gain Error**

Gain error or full-scale error is a measure of the output error between an ideal DAC and the actual device output. For these DACs, ideal maximum output is  $V_{REF} - 1$  LSB. Gain error of the DACs is adjustable to zero with external resistance.

#### Zero Scale Error

Calculated from worst-case  $R_{\text{REF}}\!:$ 

 $I_{ZSE}(LSB) = (R_{REF} \times I_{LKG} \times 4096)/V_{REF}.$ 

#### **Output Leakage Current**

Output leakage current is the current that flows into the DAC ladder switches when they are turned off. For the  $I_{OUT}$  terminal, it can be measured by loading all 0s to the DAC and measuring the  $I_{OUT}$  current.

#### **Output Capacitance**

Capacitance from IOUT1 to AGND.

#### Digital-to-Analog Glitch Impulse

The amount of charge injected from the digital inputs to the analog output when the inputs change state. This is normally specified as the area of the glitch in either pA-s or nV-s, depending on whether the glitch is measured as a current or voltage signal.

#### **Digital Feedthrough**

When the device is not selected, high frequency logic activity on the device's digital inputs may be capacitively coupled through the device and produce noise on the I<sub>OUT</sub> pins. This noise is coupled from the outputs of the device onto follow-on circuitry. This noise is digital feedthrough.

#### **Multiplying Feedthrough Error**

This is the error due to capacitive feedthrough from the DAC reference input to the DAC  $I_{OUT}1$  terminal when all 0s are loaded to the DAC.

#### **Total Harmonic Distortion (THD)**

The DAC is driven by an ac reference. The ratio of the rms sum of the harmonics of the DAC output to the fundamental value is the THD. Usually only the lower order harmonics, such as second to fifth, are included.

$$THD = 20\log \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2}}{V_1}$$

#### **Compliance Voltage Range**

The maximum range of (output) terminal voltage for which the device will provide the specified characteristics.

#### **Output Noise Spectral Density**

#### Calculation from

 $e_n = \sqrt{4KTRB}$ 

where:

- K = Boltzmann Constant (J/°K)
- $R = Resistance (\Omega)$
- T = Resistor temperature (°K)
- B = 1 Hz bandwidth

### PARAMETER DEFINITIONS GENERAL CIRCUIT INFORMATION

The AD5441 is a 12-bit multiplying DAC with a low temperature coefficient. It contains an R-2R resistor ladder network, data input and control logic, and two data registers.

The digital circuitry forms an interface in which serial data can be loaded under microprocessor control into a 12-bit shift register and then transferred, in parallel, to the 12-bit DAC register.

The analog portion of the AD5441 contains an inverted R-2R ladder network consisting of silicon-chrome, highly stable (50 ppm/°C), thin-film resistors, and 12 pairs of NMOS current-steering switches, see Figure 20. These switches steer binarily weighted currents into either I<sub>OUT</sub> or GND; this yields a constant current in each ladder leg, regardless of digital input code. This constant current results in a constant input resistance at V<sub>REF</sub> equal to R. The V<sub>REF</sub> input may be driven by any reference voltage or current, ac or dc that is within the limits stated in the Absolute Maximum Ratings.



The 12 output current steering NMOS FET switches are in series with each R-2R resistor.

To further ensure accuracy across the full temperature range, permanently on MOS switches were included in series with the feedback resistor and the R-2R ladder's terminating resistor. Figure 20 shows the location of the series switches. During any testing of the resistor ladder or  $R_{FEEDBACK}$  (such as incoming inspection),  $V_{DD}$  must be present to turn on these series switches.

#### **OUTPUT IMPEDANCE**

The AD5441's output resistance, as in the case of the output capacitance, varies with the digital input code. This resistance, looking back into the  $I_{OUT}$  terminal, may be between 10 k $\Omega$ , the feedback resistor alone when all digital inputs are low, and 7.5 k $\Omega$ , the feedback resistor in parallel with approximate 30 k $\Omega$  of the R-2R ladder network resistance when any single bit logic is high. Static accuracy and dynamic performance will be affected by these variations.

#### **APPLICATIONS INFORMATION**

In most applications, linearity depends upon the potential of the  $I_{OUT}$  and GND pins being at the same voltage potential. The DAC is connected to an external precision op amp inverting input. The external amplifiers noninverting input should be tied directly to ground without the usual bias current compensating resistor (see Figure 21 and Figure 22). The selected amplifier should have a low input bias current and low drift over temperature. The amplifiers input offset voltage should be nulled to less than 200 mV (less than 10% of 1 LSB). All grounded pins should tie to a single common ground point to avoid ground loops. The V<sub>DD</sub> power supply should have a low noise level with adequate bypassing. It is best to operate the AD5441 from the analog power supply and grounds.

#### **UNIPOLAR 2-QUADRANT MULTIPLYING**

The most straightforward application of the AD5441 is in the 2-quadrant multiplying configuration shown in Figure 21. If the reference input signal is replaced with a fixed dc voltage reference, the DAC output will provide a proportional dc voltage output according to the transfer equation

$$V_{OUT} = -D/4096 \times V_{REF}$$

where:

*D* is the decimal data loaded into the DAC register.

 $V_{REF}$  is the externally applied reference voltage source.



#### **BIPOLAR 4-QUADRANT MULTIPLYING**

Figure 22 shows a suggested circuit to achieve 4-quadrant multiplying operation. The summing amplifier multiplies  $V_{OUT1}$  by 2 and offsets the output with the reference voltage so that a midscale digital input code of 2048 places  $V_{OUT2}$  at 0 V. The negative full-scale voltage will be  $V_{REF}$  when the DAC is loaded with all zeros. The positive full-scale output will be  $-(V_{REF} - 1 \text{ LSB})$  when the DAC is loaded with all ones. Therefore, the digital coding is offset binary. The voltage output transfer equation for various input data and reference (or signal) values follows

 $V_{OUT2} = (D/2048 - 1) - V_{REF}$ 

where:

*D* is the decimal data loaded into the DAC register.





# Preliminary Technical Data

#### INTERFACE LOGIC INFORMATION

The AD5441 has been designed for ease of operation. The timing diagram in Figure 5 illustrates the input register loading sequence. Note that the most significant bit (MSB) is loaded first. Once the 12-bit input register is full, the data is transferred to the DAC register by taking  $\overline{\text{LD}}$  momentarily low.

#### **DIGITAL SECTION**

The AD5441's digital inputs, SRI, LD, and CLK, are TTL compatible. The input voltage levels affect the amount of current drawn from the supply; peak supply current occurs as the digital input (VIN) passes through the transition region. See Figure 8 for the supply current vs. logic input voltage graph. Maintaining the digital input voltage levels as close as possible to the supplies,  $V_{DD}$  and GND, minimizes supply current consumption. The AD5441's digital inputs have been designed with ESD resistance incorporated through careful layout and the inclusion of input protection circuitry. Figure 23 shows the input protection diodes and series resistor; this input structure is duplicated on each digital input. High voltage static charges applied to the inputs are shunted to the supply and ground rails through forward-biased diodes. These protection diodes were designed to clamp the inputs to well below dangerous levels during static discharge conditions.



Figure 23. Digital Input Protection

### **OUTLINE DIMENSIONS**



## NOTES

## NOTES

## NOTES

©2007 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. PR06492-0-3/07(PrA)



www.analog.com

Rev. PrA | Page 16 of 16