

256-Position Two-Time Programmable I²C Digital Potentiometer

AD5170

FEATURES

256-position TTP (two-time programmable) set-and-forget resistance setting allows second-chance permanent programming Unlimited adjustments prior to OTP (one-time programming) activation OTP overwrite allows dynamic adjustments with user defined preset End-to-end resistance: 2.5 k Ω , 10 k Ω , 50 k Ω , 100 k Ω Compact MSOP-10 (3 mm × 4.9 mm) package Fast settling time: $t_s = 5 \mu s$ typ in power-up Full read/write of wiper register Power-on preset to midscale Extra package address decode pins AD0 and AD1 Single-supply 2.7 V to 5.5 V Low temperature coefficient: 35 ppm/°C Low power, $I_{DD} = 6 \mu A$ maximum Wide operating temperature: -40°C to +125°C Evaluation board and software are available Software replaces µC in factory programming applications

APPLICATIONS

Systems calibration Electronics level setting Mechanical Trimmers® replacement in new designs Permanent factory PCB setting Transducer adjustment of pressure, temperature, position, chemical, and optical sensors RF amplifier biasing Automotive electronics adjustment Gain control and offset adjustment

GENERAL OVERVIEW

The AD5170 is a 256-position, two-time programmable (TTP) digital potentiometer¹ that employs fuse link technology to enable two opportunities at permanently programming the resistance setting. OTP is a cost-effective alternative to EEMEM for users who do not need to program the digital potentiometer setting in memory more than once. This device performs the same electronic adjustment function as mechanical potentiometers or variable resistors with enhanced resolution, solid-state reliability, and superior low temperature coefficient performance.

FUNCTIONAL BLOCK DIAGRAM



Figure 1.

The AD5170 is programmed using a 2-wire, I²C^{*} compatible digital interface. Unlimited adjustments are allowed before permanently (there are actually two opportunities) setting the resistance value. During OTP activation, a permanent blow fuse command freezes the wiper position (analogous to placing epoxy on a mechanical trimmer).

Unlike traditional OTP digital potentiometers, the AD5170 has a unique temporary OTP overwrite feature that allows for new adjustments even after the fuse has been blown. However, the OTP setting is restored during subsequent power-up conditions. This feature allows users to treat these digital potentiometers as volatile potentiometers with a programmable preset.

For applications that program the AD5170 at the factory, Analog Devices offers device programming software running on Windows NT[®], 2000, and XP[®] operating systems. This software effectively replaces any external I²C controllers, thus enhancing the time-to-market of the user's systems.

¹ The terms digital potentiometer, VR, and RDAC are used interchangeably.

Rev. A Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

| Electrical Characteristics — $2.5 \text{ k}\Omega$ |
|---|
| Electrical Characteristics — $10 \text{ k}\Omega$, $50 \text{ k}\Omega$, $100 \text{ k}\Omega$ Versions 4 |
| Timing Characteristics — 2.5 kΩ, 10 kΩ, 50 kΩ, 100 kΩ Versions |
| Absolute Maximum Ratings 6 |
| ESD Caution |
| Typical Performance Characteristics7 |
| Test Circuits11 |
| Theory of Operation12 |
| One-Time Programming (OTP)12 |
| Programming the Variable Resistor and Voltage |
| Programming the Potentiometer Divider13 |
| ESD Protection14 |

Terminal Voltage Operating Range 14 Power-Up Sequence 14 Power Supply Considerations 14 Layout Considerations 15 Evaluation Software/Hardware 16 Software Programming 16 I²C Interface 18 I²C Compatible 2-Wire Serial Bus 20 Pin Configuration and Function Descriptions 22 Outline Dimensions 23 Ordering Guide 23

REVISION HISTORY

11/04—Data Sheet Changed from Rev. 0 to Rev. A

| Changes to Electrical Characteristics Table 1 | . 3 |
|--|-----|
| Changes to Electrical Characteristics Table 2 | . 4 |
| Changes to One-Time Programming | 12 |
| Changes to Figure 37, Figure 38, and Figure 39 | 14 |
| Changes to Power Supply Considerations | 14 |
| Changes to Figure 40 | 15 |
| Changes to Layout Considerations | 15 |
| | |

11/03—Revision 0: Initial Version

ELECTRICAL CHARACTERISTICS — 2.5 k Ω

 V_{DD} = 5 V \pm 10% or 3 V \pm 10%, V_{A} = +V_{\text{DD}}, V_{B} = 0 V, -40°C < T_{\text{A}} < +125°C, unless otherwise noted.

| Table | e 1. |
|--------|------|
| I WUIN | - 1. |

| Parameter | Symbol | Conditions | Min | Typ ¹ | Max | Unit |
|---|--|---|------|------------------|-----------------|--------|
| DC CHARACTERISTICS—RHEOSTAT MOD | E | | | | | |
| Resistor Differential Nonlinearity ² | R-DNL | R _{WB} , V _A = no connect | -2 | ±0.1 | +2 | LSB |
| Resistor Integral Nonlinearity ² | R-INL | R _{WB} , V _A = no connect | -6 | ±0.75 | +6 | LSB |
| Nominal Resistor Tolerance ³ | ΔR_{AB} | $T_A = 25^{\circ}C$ | -20 | | +55 | % |
| Resistance Temperature Coefficient | $(\Delta R_{AB}/R_{AB})/\Delta T$ | $V_{AB} = V_{DD}$, Wiper = no connect | | 35 | | ppm/°C |
| R _{WB} (Wiper Resistance) | RwB | $Code = 0x00, V_{DD} = 5 V$ | | 160 | 200 | Ω |
| DC CHARACTERISTICS — POTENTIOMETER | DIVIDER MODE | (Specifications apply to all VRs) | | | | |
| Differential Nonlinearity ⁴ | DNL | | -1.5 | ±0.1 | +1.5 | LSB |
| Integral Nonlinearity ⁴ | INL | | -2 | ±0.6 | +2 | LSB |
| Voltage Divider Temperature Coefficient | $(\Delta V_W/V_W)/\Delta T$ | Code = 0x80 | | 15 | | ppm/°C |
| Full-Scale Error | Vwfse | Code = 0xFF | -10 | -2.5 | 0 | LSB |
| Zero-Scale Error | V _{WZSE} | Code = 0x00 | 0 | 2 | 10 | LSB |
| RESISTOR TERMINALS | | | | | | |
| Voltage Range⁵ | V _A ,V _B ,V _W | | GND | | V_{DD} | V |
| Capacitance ⁶ A, B | C _A , C _B | f = 1 MHz, measured to GND, code = 0x80 | | 45 | | pF |
| Capacitance W | Cw | f = 1 MHz, measured to GND, code = 0x80 | | 60 | | pF |
| Shutdown Supply Current ⁷ | I _{A_SD} | $V_{DD} = 5.5 V$ | | 0.01 | 1 | μΑ |
| Common-Mode Leakage | I _{CM} | $V_A = V_B = V_{DD}/2$ | | 1 | | nA |
| DIGITAL INPUTS AND OUTPUTS | | | | | | |
| Input Logic High | VIH | $V_{DD} = 5 V$ | 2.4 | | | V |
| Input Logic Low | VIL | $V_{DD} = 5 V$ | | | 0.8 | V |
| Input Logic High | VIH | $V_{DD} = 3 V$ | 2.1 | | | V |
| Input Logic Low | VIL | $V_{DD} = 3 V$ | | | 0.6 | V |
| Input Current | lı∟ | $V_{IN} = 0 V \text{ or } 5 V$ | | | ±1 | μΑ |
| Input Capacitance⁵ | CIL | | | 5 | | pF |
| POWER SUPPLIES | | | | | | |
| Power Supply Range | V _{DD RANGE} | | 2.7 | | 5.5 | V |
| OTP Supply Voltage | VDD_OTP | $T_A = 25^{\circ}C$ | 5.25 | | 5.5 | V |
| Supply Current | I _{DD} | $V_{IH} = 5 \text{ V or } V_{IL} = 0 \text{ V}$ | | 3.5 | 6 | μΑ |
| OTP Supply Current | IDD_OTP | $V_{DD_OTP} = 5.5 \text{ V}, T_A = 25^{\circ}\text{C}$ | 100 | | | mA |
| Power Dissipation ⁸ | P _{DISS} | $V_{IH} = 5 \text{ V or } V_{IL} = 0 \text{ V}, V_{DD} = 5 \text{ V}$ | | | 30 | μW |
| Power Supply Sensitivity | PSS | $V_{DD} = 5 V \pm 10\%$, Code = midscale | | ±0.02 | ±0.08 | %/% |
| DYNAMIC CHARACTERISTICS ⁹ | | | | | | |
| Bandwidth –3 dB | BW_2.5K | Code = 0x80 | | 4.8 | | MHz |
| Total Harmonic Distortion | THDw | $V_A = 1 V rms, V_B = 0 V, f = 1 kHz$ | | 0.1 | | % |
| V _w Settling Time | ts | $V_A = 5 V$, $V_B = 0 V$, $\pm 1 LSB$ error band | | 1 | | μs |
| Resistor Noise Voltage Density | en_wb | $R_{WB} = 1.25 \text{ k}\Omega, R_{S} = 0$ | | 3.2 | | nV/√Hz |

¹ Typical specifications represent average readings at 25°C and $V_{DD} = 5$ V.

⁹ All dynamic characteristics use $V_{DD} = 5$ V.

² Resistor position nonlinearity error, R-INL, is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic.

 $^{{}^{3}\}dot{V}_{AB} = V_{DD}$, Wiper (V_W) = no connect.

⁴ INL and DNL are measured at V_W with the RDAC configured as a potentiometer divider similar to a voltage output D/A converter. $V_A = V_{DD}$ and $V_B = 0$ V.

DNL specification limits of ± 1 LSB maximum are guaranteed monotonic operating conditions.

⁵ Resistor terminals A, B, W have no limitations on polarity with respect to each other.

⁶ Guaranteed by design and not subject to production test.

⁷ Measured at the A terminal. The A terminal is open circuited in shutdown mode.

 $^{^{8}}$ P_{DISS} is calculated from (I_{DD} × V_{DD}). CMOS logic level inputs result in minimum power dissipation.

ELECTRICAL CHARACTERISTICS — 10 k Ω , 50 k Ω , 100 k Ω VERSIONS

 $V_{DD} = 5 V \pm 10\%$ or $3 V \pm 10\%$, $V_A = V_{DD}$; $V_B = 0 V$, $-40^{\circ}C < T_A < +125^{\circ}C$, unless otherwise noted. Table 2.

| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | Table 2. | | | 1 | | | |
|---|---|--|---|------|------------------|----------|--------|
| Resistor Differential Nonlinearity ² R-DNL R_{vin} , $V_{a} = no connect -1 ±0.1 +1 LSB Resistor Integral Nonlinearity2 R-INL R_{win}, V_{a} = no connect -2.5 ±0.25 ±2.5 LSB Nominal Resistor Tolerance3 AR_{a} T_{a} = 25^{\circ} -20 = -25^{\circ} ppm/C0 R_{an} (Wiper Resistance) Code = 0x00, V_{zo} = 5 V -10 0.0 0 DIFferential Nonlinearity4 DNL -1 \pm 0.3 +1 LSB Integral Nonlinearity4 DNL -1 \pm 0.3 +1 LSB Voltage Divider Temperature (\Delta W_{m}/W_{m}/M_{m} Code = 0x80 -1 \pm 0.3 +1 LSB Zero-Scale Error Varge Code = 0x80 0 1 2.5 LSB Resistor Tolerance4 A S C_{A} C_{a} f = 1 MHz, measured to GND, code = 0x80 600 pF Shutdom Suppl Current7 L_{a,0} Varge F_{a,0} V_{a,0} V V_{a} Capacitance6 W Cw F_{a} 1 MHz, measured to GND, code = 0x80 600 pF $ | Parameter | Symbol | Conditions | Min | Typ ¹ | Max | Unit |
| Resistor Integral Nonlinearity2R-INL APail $R_{WL} V_{h} = no connect$ $T_{h} = 25^{\circ}$ -25 ± 0.25 $\pm 2.5^{\circ}$ -20 < | DC CHARACTERISTICS—RHEOSTAT MC | DE | | | | | |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | , | | R _{WB} , V _A = no connect | | | | |
| Resistance Temperature Coefficient Rws $(\Delta R_{as}/R_{as})/\Delta T$ Code = 0x00, $V_{10} = 5$ V 35 ppm/C0 DC CHARACTERSTICS — POTENTIOMETER DIMDER MODE (Specifications apply to all VRs) -1 ±0.1 +1 LSB DIFferential Nonlinearity ⁴ DNL -1 ±0.3 +1 LSB Voltage Divider Temperature Coefficient ($\Delta V_w V/w) / \Delta T$ Code = 0x80 -1 ±0.1 +1 LSB Zero-Scale Error Vwsit Code = 0xFF -2.5 -1 0 LSB Zero-Scale Error Vwsit Code = 0xFF -2.5 -1 0 LSB Capacitance ⁶ A X _a , V _a , V _w /V _w Code = 0xFF 0 1 - ppr/C0 Capacitance ⁶ A C, C ₅ f = 1 MHz, measured to GND, code = 0x80 60 - ppr Common-Mode Leakage I.a. V ₂₀ V ₂₀ - pF Input Logic High V ₄ V ₂₀ S - 0.8 V Input Logic Low V ₄ V ₂₀ S <td< td=""><td>Resistor Integral Nonlinearity²</td><td>R-INL</td><td>R_{WB}, V_A = no connect</td><td>-2.5</td><td>±0.25</td><td>+2.5</td><td>LSB</td></td<> | Resistor Integral Nonlinearity ² | R-INL | R_{WB} , V_A = no connect | -2.5 | ±0.25 | +2.5 | LSB |
| Res (Wiper Resistance) Res Code = 0x00, $V_{DD} = 5 V$ -10 160 200 Ω DC CHARACTERISTICS — POTENTIOMETER DIVIDER MODE (Specifications apply to all VRs) -1 ±0.1 +1 LSB DifferentIsh Nonlinearity ⁴ INL -1 ±0.3 +1 LSB Voltage Divider Temperature Coefficient ($\Delta Vw/Vw//\Delta T$ Code = 0x80 -1 ±0.1 +1 LSB Zero-Scale Error Vwrsz Code = 0x80 -2.5 -1 0 LSB RESISTOR TERMINALS Varsz Code = 0x00 0 1 2.5 LSB Resistrone *A, B Ca, C_0 f = 1 MHz, measured to GND, code = 0x80 60 -7 pF Capacitance*A, B Ca, C_0 f = 1 MHz, measured to GND, code = 0x80 60 -7 pF Common-Mode Leakage Low Varsition *Varsition *Vars | Nominal Resistor Tolerance ³ | ΔR_{AB} | | -20 | | +20 | % |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | Resistance Temperature Coefficient | $(\Delta R_{AB}/R_{AB})/\Delta T$ | $V_{AB} = V_{DD}$, wiper = no connect | | 35 | | ppm/°C |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | R _{WB} (Wiper Resistance) | R _{WB} | $Code = 0x00, V_{DD} = 5 V$ | | 160 | 200 | Ω |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | DC CHARACTERISTICS — POTENTIOMETE | R DIVIDER MODE (S | Specifications apply to all VRs) | | | | |
| | Differential Nonlinearity ⁴ | DNL | | -1 | ±0.1 | +1 | LSB |
| $ \begin{array}{c cc} Coefficient & V_{WS} & Code = 0xFF & -2.5 & -1 & 0 & LSB \\ \hline Full-Scale Error & V_{WS} & Code = 0x00 & 0 & 1 & 2.5 & LSB \\ \hline Zero-Scale Error & V_{W2Z} & Code = 0x00 & 0 & 1 & 2.5 & LSB \\ \hline Wotage Range^3 & V_{x}, V_{y}, V_{w} & f = 1 MHz, measured to GND, code = 0x80 & 45 & F & F \\ \hline Capacitance^6 A, B & C_A, C_B & f = 1 MHz, measured to GND, code = 0x80 & 60 & F & F \\ \hline Capacitance^6 W & C_w & f = 1 MHz, measured to GND, code = 0x80 & 60 & F & F \\ \hline Capacitance^6 W & C_w & f = 1 MHz, measured to GND, code = 0x80 & 60 & F & F \\ \hline Capacitance^6 W & C_w & f = 1 MHz, measured to GND, code = 0x80 & 60 & V & F & F \\ \hline Capacitance^6 W & V_{N0} = 5.5 V & 0.01 & 1 & \muA & N & N & N & N & N \\ \hline Cormon-Mode Leakage & I_{CM} & V_{N0} = 5.5 V & 0.01 & 1 & MA & N & N & N & N & N & N & N \\ \hline Input Logic High & V_{H} & V_{00} = 5 V & 0.5 & V & 0.8 & V & I & N & N \\ \hline Input Logic Low & V_{k} & V_{00} = 5 V & V_{00} = 5 V & 0.8 & V & I & N & N & N \\ \hline Input Logic Ligh & V_{H} & V_{N} & V_{00} = 3 V & 2.1 & V & 0.6 & V & I & N & N \\ \hline Input Logic Low & V_{k} & V_{00} = 3 V & 0.5 & S & 0 & S & V \\ \hline Input Logic Low & V_{k} & V_{00} = 0 V or 5 V & 1 & 5 & V & S & S & V \\ \hline Input Logic Low & V_{k} & V_{00, GP} & 2.7 & 5.5 & V & S & P \\ \hline POWER SUPPLIES & V_{00, GP} & V_{00, GP} & S.25 & 5.5 & V & S & S & V \\ Drower Supply Vartent & I_{D0} & V_{00, GP} & V_{00, GP} & S.25 & 5.5 & V & M & O & M & M & M & M & M & M & M & M$ | Integral Nonlinearity ⁴ | INL | | -1 | ±0.3 | +1 | LSB |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | | $(\Delta V_{\rm W}/V_{\rm W})/\Delta T$ | Code = 0x80 | | 15 | | ppm/°C |
| RESISTOR TERMINALS Voltage Range ³ Va,VB,VW C, A, CB GND V GND V Capacitance ⁶ A, B C _A , CB $f = 1$ MHz, measured to GND, code = 0x80 45 pF Capacitance ⁶ W Cw $f = 1$ MHz, measured to GND, code = 0x80 60 pF Shutdown Supply Current ⁷ Ia, SD Voo = 5,5 V 0.01 1 µA Common-Mode Leakage Ic.m Va = Va = Voo/2 1 nA nA DIGITAL INPUTS AND OUTPUTS Input Logic High VH Voo = 5 V 0.8 V Input Logic Low VH Voo = 3 V 0.6 V V Input Logic Low VH Va = 0 V or 5 V 0.6 V Input Capacitance ⁶ CL V 2.7 5.5 V Power SupPly Range Voo RANGE Voo CANGE 2.7 5.5 V OTP Supply Current Iop Voo CANGE Voo CANGE 3.5 6 µA OTP Supply Current ⁹ Iop Voo CATP Voo CATP 5.25 | Full-Scale Error | V _{WFSE} | Code = 0xFF | -2.5 | -1 | 0 | LSB |
| Woltage Range ³ V _A V _B ,V _W GND V _{DD} V Capacitance ⁶ A, B C _A C _B f = 1 MHz, measured to GND, code = 0x80 60 F pF Capacitance ⁶ W Cw f = 1 MHz, measured to GND, code = 0x80 60 F pF Shutdown Supply Current ⁷ I _A .s0 V _{D0} = 5.5 V 0.01 1 µA Common-Mode Leakage Icm V _a + V _B + V _{D0} /2 1 nA DIGITAL INPUTS AND OUTPUTS Input Logic High V _H V _{D0} = 5 V 2.4 V Input Logic Low V _H V _{D0} = 5 V 2.4 V V Input Logic Low V _H V _{D0} = 3 V 0.8 V Input Logic Low V _H V _{D0} = 3 V 1 µA Input Capacitance ⁶ C _L V _{D0} = 3 V 1 µA Input Capacitance ⁶ C _L 2.7 5.5 V Supply Current I _L V _{D0 AMKE} 2.7 5.5 V OTP Supply Voltage ⁸ V _{D00,OTP} < | Zero-Scale Error | V _{WZSE} | Code = 0x00 | 0 | 1 | 2.5 | LSB |
| $ \begin{array}{c c} Capacitance^{5} A, B & C_{A}, C_{B} & f = 1 \text{MHz}, \text{ measured to GND, code = 0x80} & 45 & pF \\ Capacitance^{6} W & C_{W} & f = 1 \text{MHz}, \text{ measured to GND, code = 0x80} & 60 & pF \\ Shutdown Supply Current^{7} & I_{A, SD} & V_{DD} = 5.5 V & 0.01 & 1 & \muA \\ \hline M & V_{A} = V_{B} = V_{DD}/2 & 1 & nA \\ \hline DIGITAL INPUTS AND OUTPUTS & V_{A} = V_{B} = V_{DD}/2 & 2.4 & V \\ Input Logic High & V_{H} & V_{DD} = 5 V & 2.4 & V \\ Input Logic Low & V_{L} & V_{DD} = 5 V & 2.4 & V \\ Input Logic Low & V_{L} & V_{DD} = 3 V & 0.6 & V \\ Input Logic Low & V_{L} & V_{DD} = 3 V & 0.6 & V \\ Input Logic Low & V_{L} & V_{DD} = 3 V & 0.6 & V \\ Input Logic Low & V_{L} & V_{DD} = 3 V & 0.6 & V \\ Input Logic Low & V_{L} & V_{DD} = 3 V & 0.6 & V \\ Input Current & I_{L} & V_{DD} = 0 V or 5 V & 5.5 & V \\ OTP Supply Voltage^{6} & C_{L} & & 2.7 & 5.5 & V \\ OTP Supply Voltage^{8} & V_{DD, OTP} & V_{DD, OTP} & 5.27 & 5.5 & V \\ Supply Current & I_{DD} & V_{H} = 5 V or V_{L} = 0 V & 3.5 & 6 & \muA \\ OTP Supply Current & I_{DD} & V_{DD, OTP} & V_{DD, OTP} = 5.5 V, T_{A} = 25^{\circ}C & 100 & mA \\ Power Dissipation^{10} & POS & V_{H} = 5 V or V_{L} = 0 V, V_{DD} = 5 V \\ Power Supply Sensitivity & PS & V_{DD, OTP} = 5.5 V, T_{A} = 25^{\circ}C & 100 & mA \\ Power Supply Sensitivity & PS & V_{DD} = 5.5 V, T_{A} = 25^{\circ}C & 100 & mA \\ Power Dissipation^{10} & POS & V_{H} = 5 V or V_{L} = 0 V, V_{DD} = 5 V & 3.0 & \muW \\ Power Supply Sensitivity & PS & V_{DD} = 5.5 V, T_{A} = 25^{\circ}C & 100 & mA \\ Pose = 100 k\Omega, code = 0x80 & 600 & \text{Hz} \\ R_{AB} = 100 k\Omega, code = 0x80 & 600 & \text{Hz} \\ R_{AB} = 100 k\Omega, code = 0x80 & 40 & \text{Hz} \\ W_{A} = 5 V, V_{B} = 0 V, \pm 1 LSB error band & 2 & U & 9 \\ V_{W} Setting Time & (10 k\Omega/250 k\Omega/100 k\Omega) & T & HDW & V_{A} = 1 V rms, V_{B} = 0 V, \pm 1 LSB error band & 2 & U & y \\ \end{array} \right)$ | RESISTOR TERMINALS | | | | | | |
| $ \begin{array}{c c} Capacitance^{5} A, B & C_{A}, C_{B} & f = 1 \text{MHz}, \text{ measured to GND, code = 0x80} & 45 & pF \\ Capacitance^{6} W & C_{W} & f = 1 \text{MHz}, \text{ measured to GND, code = 0x80} & 60 & pF \\ Shutdown Supply Current^{7} & I_{A, SD} & V_{DD} = 5.5 V & 0.01 & 1 & \muA \\ \hline M & V_{A} = V_{B} = V_{DD}/2 & 1 & nA \\ \hline DIGITAL INPUTS AND OUTPUTS & V_{A} = V_{B} = V_{DD}/2 & 2.4 & V \\ Input Logic High & V_{H} & V_{DD} = 5 V & 2.4 & V \\ Input Logic Low & V_{L} & V_{DD} = 5 V & 2.4 & V \\ Input Logic Low & V_{L} & V_{DD} = 3 V & 0.6 & V \\ Input Logic Low & V_{L} & V_{DD} = 3 V & 0.6 & V \\ Input Logic Low & V_{L} & V_{DD} = 3 V & 0.6 & V \\ Input Logic Low & V_{L} & V_{DD} = 3 V & 0.6 & V \\ Input Logic Low & V_{L} & V_{DD} = 3 V & 0.6 & V \\ Input Current & I_{L} & V_{DD} = 0 V or 5 V & 5.5 & V \\ OTP Supply Voltage^{6} & C_{L} & & 2.7 & 5.5 & V \\ OTP Supply Voltage^{8} & V_{DD, OTP} & V_{DD, OTP} & 5.27 & 5.5 & V \\ Supply Current & I_{DD} & V_{H} = 5 V or V_{L} = 0 V & 3.5 & 6 & \muA \\ OTP Supply Current & I_{DD} & V_{DD, OTP} & V_{DD, OTP} = 5.5 V, T_{A} = 25^{\circ}C & 100 & mA \\ Power Dissipation^{10} & POS & V_{H} = 5 V or V_{L} = 0 V, V_{DD} = 5 V \\ Power Supply Sensitivity & PS & V_{DD, OTP} = 5.5 V, T_{A} = 25^{\circ}C & 100 & mA \\ Power Supply Sensitivity & PS & V_{DD} = 5.5 V, T_{A} = 25^{\circ}C & 100 & mA \\ Power Dissipation^{10} & POS & V_{H} = 5 V or V_{L} = 0 V, V_{DD} = 5 V & 3.0 & \muW \\ Power Supply Sensitivity & PS & V_{DD} = 5.5 V, T_{A} = 25^{\circ}C & 100 & mA \\ Pose = 100 k\Omega, code = 0x80 & 600 & \text{Hz} \\ R_{AB} = 100 k\Omega, code = 0x80 & 600 & \text{Hz} \\ R_{AB} = 100 k\Omega, code = 0x80 & 40 & \text{Hz} \\ W_{A} = 5 V, V_{B} = 0 V, \pm 1 LSB error band & 2 & U & 9 \\ V_{W} Setting Time & (10 k\Omega/250 k\Omega/100 k\Omega) & T & HDW & V_{A} = 1 V rms, V_{B} = 0 V, \pm 1 LSB error band & 2 & U & y \\ \end{array} \right)$ | Voltage Range⁵ | V _A ,V _B ,V _W | | GND | | V_{DD} | V |
| $ \begin{array}{cccc} Capacitance^{6} W & C_{W} & f = 1 MHz, measured to GND, code = 0x80 & 60 & pF \\ Shutdown Supply Current^{7} & I_{A,SD} & V_{DD} = 5.5 V & 0.01 & 1 & \muA \\ \hline Common-Mode Leakage & I_{CM} & V_{A} = V_B = V_{DD}/2 & 1 & MA \\ \hline DIGITAL INPUTS AND OUTPUTS & 2.4 & V_{M} & V_{DD} = 5 V & 2.4 & V \\ Input Logic High & V_{H} & V_{DD} = 5 V & 2.4 & 0.8 & V \\ Input Logic Low & V_{IL} & V_{DD} = 5 V & 2.4 & V \\ Input Logic Ligh & V_{H} & V_{DD} = 3 V & 0.8 & V \\ Input Logic Low & V_{IL} & V_{DD} = 3 V & 0.6 & V \\ Input Capacitance^{6} & C_{IL} & V_{M} = 0 V \text{ or } 5 V & 0.8 & V \\ Input Capacitance^{6} & C_{IL} & V_{DD} = 3 V & 0.8 & V \\ ODF SupPly Range & V_{DD, GAMGE} & 2.7 & 5.5 & V \\ Supply Current & I_{IL} & V_{DD, COTP} & V_{DD, COTP} & 5.2 & 5.5 & V \\ Supply Current^{9} & I_{DO, OTP} & V_{DD, COTP} & 5.5 V, T_{A} = 25 C & 100 & mA \\ Power Dissipation^{10} & P_{DSS} & V_{H} = 5 V or V_{L} = 0 V, V_{DD} = 5 V \\ DYNAMIC CHARACTERISTICS^{11} & M \\ Bandwidth - 3 dB & BW & R_{AB} = 10 k\Omega, code = 0x80 & 600 & KHz \\ Total Harmonic Distortion & THD_{W} & V_{A} = 1 V M_{S} = 0 V, f = 1 kHz, R_{AB} = 10 k\Omega & 0.1 & W \\ W_{W} Setting Time & THD_{W} & V_{A} = 1 V M_{S} = 0 V, f = 1 kHz, R_{AB} = 10 k\Omega & 0.1 & W \\ W_{W} Setting Time & THD_{W} & V_{A} = 1 V M_{S} = 0 V, f = 1 kHz, R_{AB} = 10 k\Omega & 0.1 & W \\ W_{W} Setting Time & THD_{W} & V_{A} = 1 V M_{S} = 0 V, f = 1 kHz, R_{AB} = 10 k\Omega & 0.1 & W \\ W_{W} Setting Time & THD_{W} & V_{A} = 1 V M_{S} = 0 V, f = 1 kHz, R_{AB} = 10 k\Omega & 0.1 & W \\ W_{W} Setting Time & (10 k\Omega/S0 k\Omega/M & V_{A} = 5 V V_{B} = 0 V, f = 1 kHz, R_{AB} = 10 k\Omega & 0.1 & W \\ W_{W} Setting Time & (10 k\Omega/S0 k\Omega/M & V_{A} = 5 V M_{S} = 0 V, f = 1 kHz, R_{AB} = 10 k\Omega & 0.1 & W \\ W_{W} Setting Time & (10 k\Omega/S0 k\Omega/M & V_{A} = 5 V V_{B} = 0 V, f = 1 kHz, R_{AB} = 10 k\Omega & 0.1 & W \\ W_{W} Setting Time & (10 k\Omega/S0 k\Omega/M & V_{A} = 5 V V_{B} = 0 V, f = 1 kHz, R_{AB} = 10 k\Omega & 0$ | | | f = 1 MHz, measured to GND, code = 0x80 | | 45 | | рF |
| Shutdown Supply Current?IL,SDVDD = 5.5 V0.011 μA Common-Mode LeakageIcmVA = VB = VDD/21nADIGITAL INPUTS AND OUTPUTSVHVDD = 5 V2.4VInput Logic HighVHVDD = 5 V0.8VInput Logic LowVILVDD = 3 V0.6VInput Capacitance ⁶ CIL5PFPOWER SUPPLIESCIL5.255.5VPower Supply RangeVDD RANGE2.75.5VOTP Supply Voltage ⁸ VDD_OTP5.255.5VSupply CurrentIDDVH = 5 V or VIL = 0 V3.56 μA OTP Supply CurrentIDD_OTPVDD_OTP = 5.5 V, TA = 25°C100mAPower Dissipation ¹⁰ PDSSVDD = 5 V ± 10%, code = midscale ± 0.02 ± 0.08 $\%\%$ DYNAMIC CHARACTERISTICS ¹¹ BWRAB = 10 kΩ, code = 0x80600kHzkHzRAB = 100 kΩ, code = 0x8040KHzKHzKHzKHzVw Setting TimeTHDwVA = 1 V rms, VB = 0 V, ± 1 LSB error band2 μ Vw Setting TimeTHDwVA = 5 V, VB = 0 V, ± 1 LSB error band0.1 $\%$ | | | | | 60 | | |
| Common-Mode Leakage L _M V _A = V _B = V _{DD} /2 1 nA DIGITAL INPUTS AND OUTPUTS <td>•</td> <td>A SD</td> <td></td> <td></td> <td>0.01</td> <td>1</td> <td></td> | • | A SD | | | 0.01 | 1 | |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | , | - | | | | | • |
| $\begin{array}{cccccccccccccccccccccccccccccccccccc$ | | - cm | | | - | | |
| Input Logic Low VIL Vode = 5V 0.8 V Input Logic High VIH Vode = 3V 2.1 V Input Logic Low VIL Vode = 3V 2.1 V Input Logic Low VIL Vode = 3V 2.1 V Input Current IL VN 0.6 V Input Capacitance ⁶ CIL 5 PF POWER SUPPLIES CIL 2.7 5.5 V OTP Supply Voltage ⁸ Vodo OTP 100 2.7 5.5 V Supply Current Ido Vodo TP 100 3.5 6 µA OTP Supply Current ⁹ Ido_ OTP Vodo ST 3.5 6 µA Power Supply Sensitivity PSS Vodo ST 30 µW 90002 ±0.02 ±0.02 ±0.08 %/% DYNAMIC CHARACTERISTICS ¹¹ Bandwidth -3 dB BW Ras = 10 kΩ, code = 0x80 600 KHz KHz Ras = 10 kΩ, code = 0x80 A0 KHz kH | | VIH | $V_{DD} = 5 V$ | 2.4 | | | v |
| Input Logic High Input Logic LowV _H V _{DD} = 3 V2.1VVInput Logic LowV _L V _{DD} = 3 V0.6VInput CurrentIntVVV0.0 or 5 V±1 μ AInput Capacitance ⁶ C _L 5pFPOWER SUPPLIESV2.75.5VPower Supply NangeV _{DD RANGE} 2.75.5VOTP Supply Voltage ⁸ V _{DD.OTP} 5.255.5VSupply CurrentIooV _H = 5 V or V _L = 0 V3.56 μ AOTP Supply Current ⁹ Ioo_OTPV _{DD.OTP} = 5.5 V, TA = 25°C100mAPower Supply SensitivityPSSV _{DD} = 5 V ± 10%, code = midscale±0.02±0.08%/%DVNAMIC CHARACTERISTICS ¹¹ BWR _{AB} = 10 kΩ, code = 0x80 R _{AB} = 10 kΩ, code = 0x80 R _{AB} = 10 kΩ, code = 0x80600kHzkHzTotal Harmonic DistortionTHDw V _M Settling Time (10 kΩ/50 kΩ/100 kΩ)THDwV _A = 5 V, V _B = 0 V, f = 1 kHz, R _{AB} = 10 kΩ V _A = 5 V, V _B = 0 V, f = 1 kHz, R _{AB} = 10 kΩ V _A = 5 V, V _B = 0 V, f = 1 kHz, R _{AB} = 10 kΩ Q0.1% | 1 5 5 | | | | | 0.8 | v |
| Input Logic Low Input CurrentVIL ILVDD = 3 V VIL0.6V V ILInput CurrentILVILVDD = 3 V114AInput Capacitance6CIL5PFPOWER SUPPLIESCIL2.75.5VPower Supply NangeVDD RANGE2.75.5VOTP Supply Voltage8VDD_OTP5.255.5VSupply CurrentIDDVIH = 5 V or VIL = 0 V3.56µAOTP Supply Current9IDD_OTPVDD_OTP = 5.5 V, TA = 25°C100mAPower Dissipation10PDISSVIH = 5 V or VIL = 0 V, VDD = 5 V30µWPower Supply SensitivityPSSVDD = 5 V ± 10%, code = midscale±0.02±0.08%/%DYNAMIC CHARACTERISTICS11BWRAB = 10 kΩ, code = 0x80 RAB = 100 kΩ, code = 0x80 RAB = 100 kΩ, code = 0x8040KHzzTotal Harmonic DistortionTHDwVA = 1 V rms, VB = 0 V, ± 1 LSB error band0.1%Vw Settling Time (10 kΩ/50 kΩ/100 kΩ)THDwVA = 5 V, VB = 0 V, ± 1 LSB error band0.1% | 1 5 | | | 2.1 | | | v |
| Input Current Int VIN< 0 V or 5 V ±1 μA Input Capacitance ⁶ CiL 5 pF POWER SUPPLIES VDD RANGE 2.7 5.5 V OTP Supply Voltage ⁸ VDD_OTP 5.25 5.5 V Supply Current IDD VIH = 5 V or VIL = 0 V 3.5 6 μA OTP Supply Current ⁹ IDD_OTP VDD_OTP 100 mA mA Power Supply Current ⁹ IDD_OTP VDD_OTP = 5.5 V, TA = 25°C 100 mA Power Dissipation ¹⁰ PDISS VIH = 5 V or VIL = 0 V, VDD = 5 V 30 μW Power Supply Sensitivity PSS VDD = 5 V ± 10%, code = midscale ±0.02 ±0.08 %/% DYNAMIC CHARACTERISTICS ¹¹ BW RAB = 10 kΩ, code = 0x80 600 KHz KHz RAB = 100 kΩ, code = 0x80 40 KHz KHz KHz KHz Total Harmonic Distortion THDw VA = 1 V rms, VB = 0 V, f = 1 kHz, RAB = 10 kΩ 0.1 % % % | Input Logic Low | VIL | $V_{DD} = 3 V$ | | | 0.6 | V |
| $\begin{array}{c c c c c c } Input Capacitance^6 & C_{IL} & Interpretation of the second state of$ | | | $V_{IN} = 0 V \text{ or } 5 V$ | | | ±1 | μA |
| POWER SUPPLIES Power Supply Range $V_{DD RANGE}$ 2.7 5.5 V OTP Supply Voltage ⁸ $V_{DD_{-}OTP}$ 5.25 5.5 V Supply Current I_{DD} $V_{IH} = 5 V \text{ or } V_{IL} = 0 V$ 3.5 6 μA OTP Supply Current ⁹ $I_{DD_{-}OTP}$ $V_{DD_{-}OTP} = 5.5 V, T_A = 25^{\circ}C$ 100 mA Power Dissipation ¹⁰ P_{DISS} $V_{IH} = 5 V \text{ or } V_{IL} = 0 V, V_{DD} = 5 V$ 30 μW Power Supply SensitivityPSS $V_{DD_{-}OTP} = 5.5 V, T_A = 25^{\circ}C$ 30 μW Power Supply SensitivityPSS $V_{DD} = 5 V \pm 10\%$, code = midscale ± 0.02 ± 0.08 DYNAMIC CHARACTERISTICS ¹¹ BW $R_{AB} = 10 k\Omega$, code = 0x80 600 kHz $R_{AB} = 100 k\Omega$, code = 0x80 40 kHz $R_{AB} = 100 k\Omega$, code = 0x80 40 kHz V_{W} Settling Time THD_W $V_A = 5 V, V_B = 0 V, \pm 1 LSB error band$ 2 μs | | CIL | | | 5 | | • |
| OTP Supply Voltage ⁸ VDD_OTPVIII = 5 V or VIII = 0 V5.255.5VSupply CurrentIDD_VIII = 5 V or VIII = 0 V3.56 μ AOTP Supply Current ⁹ IDD_OTPVDD_OTP = 5.5 V, TA = 25°C100mAPower Dissipation ¹⁰ PDISSVIII = 5 V or VIII = 0 V, VDD = 5 V30 μ WPower Supply SensitivityPSSVDD = 5 V ± 10%, code = midscale±0.02±0.08%/%DYNAMIC CHARACTERISTICS ¹¹ BWRAB = 10 k\Omega, code = 0x80600KHzKHzBandwidth -3 dBBWRAB = 100 k\Omega, code = 0x8040KHzTotal Harmonic DistortionTHDwVA = 1 V rms, VB = 0 V, f = 1 kHz, RAB = 10 k\Omega0.1%Vw Settling Time (10 kΩ/50 kΩ/100 kΩ)THDwVA = 5 V, VB = 0 V, ±1 LSB error band2µs | POWER SUPPLIES | | | | | | · · |
| OTP Supply Voltage ⁸ V _{DD_OTP} 5.25 5.5 V Supply Current I _{DD} V _{IH} = 5 V or V _{IL} = 0 V 3.5 6 µA OTP Supply Current ⁹ I _{DD_OTP} V _{DD_OTP} = 5.5 V, T _A = 25°C 100 mA Power Dissipation ¹⁰ PDISS V _{IH} = 5 V or V _{IL} = 0 V, V _{DD} = 5 V 30 µW Power Supply Sensitivity PSS V _{DD} = 5 V ± 10%, code = midscale ±0.02 ±0.08 %/% DYNAMIC CHARACTERISTICS ¹¹ BW R _{AB} = 10 kΩ, code = 0x80 600 KHz KHz R _{AB} = 50 kΩ, code = 0x80 40 KHz KHz KHz KHz Vw Settling Time THDw V _A = 5 V, V _B = 0 V, ±1 LSB error band 0.1 % % µs | | | | 2.7 | | 5.5 | v |
| $ \begin{array}{c c c c c c c c } Supply Current & I_{DD} & V_{IH} = 5 \ V \ or \ V_{IL} = 0 \ V \\ OTP \ Supply \ Current^9 & I_{DD_OTP} & V_{DD_OTP} = 5.5 \ V, \ T_A = 25^\circ C & 100 & & MA \\ Power \ Dissipation^{10} & P_{DISS} & V_{IH} = 5 \ V \ or \ V_{IL} = 0 \ V, \ V_{DD} = 5 \ V & & 30 & \mu W \\ \hline Power \ Supply \ Sensitivity & PSS & V_{DD} = 5 \ V \pm 10\%, \ code = midscale & \pm 0.02 & \pm 0.08 & \%/\% \\ \hline DYNAMIC \ CHARACTERISTICS^{11} & & & & & & \\ BW & R_{AB} = 10 \ k\Omega, \ code = 0x80 & 600 & & & & & & \\ R_{AB} = 50 \ k\Omega, \ code = 0x80 & 600 & & & & & & & & \\ R_{AB} = 100 \ k\Omega, \ code = 0x80 & 40 & & & & & & & & & \\ Total \ Harmonic \ Distortion & THD_W & V_A = 1 \ V \ rms, \ V_B = 0 \ V, \ f = 1 \ kHz, \ R_{AB} = 10 \ k\Omega & 0.1 & & & & & & & \\ V_W \ Settling \ Time & & & & & & & & & & & & & & & & & & &$ | | | | 5.25 | | 5.5 | v |
| $ \begin{array}{c c c c c c c c c } OTP \ Supply \ Current^{9} & I_{DD_OTP} & V_{DD_OTP} = 5.5 \ V, \ T_{A} = 25^{\circ} C & 100 & mA \\ \hline Power \ Dissipation^{10} & P_{DISS} & V_{IH} = 5 \ V \ V_{IL} = 0 \ V, \ V_{DD} = 5 \ V & 30 & \mu W \\ \hline Power \ Supply \ Sensitivity & PSS & V_{DD} = 5 \ V \pm 10\%, \ code = midscale & \pm 0.02 & \pm 0.08 & \%/\% \\ \hline DYNAMIC \ CHARACTERISTICS^{11} & BW & R_{AB} = 10 \ k\Omega, \ code = 0x80 & 600 & kHz \\ \hline BW & R_{AB} = 50 \ k\Omega, \ code = 0x80 & 100 & kHz \\ \hline R_{AB} = 100 \ k\Omega, \ code = 0x80 & 40 & kHz \\ \hline Total \ Harmonic \ Distortion & THD_W & V_A = 1 \ V \ rms, \ V_B = 0 \ V, \ f = 1 \ kHz, \ R_{AB} = 10 \ k\Omega & 0.1 & \% \\ \hline V_W \ Settling \ Time & (10 \ k\Omega/50 \ k\Omega/100 \ k\Omega) & t_S & V_A = 5 \ V, \ V_B = 0 \ V, \ \pm 1 \ LSB \ error \ band & 2 & \mu S \\ \hline \end{array}$ | | . – | $V_{IH} = 5 V \text{ or } V_{II} = 0 V$ | | 3.5 | 6 | μA |
| Power Dissipation ¹⁰ Power Supply SensitivityPDISS $V_{IH} = 5 V \text{ or } V_{IL} = 0 V, V_{DD} = 5 V$ 30 ±0.02 μW Power Supply SensitivityPSS $V_{DD} = 5 V \pm 10\%, \text{ code} = \text{midscale}$ ± 0.02 ± 0.08 $\%/\%$ DYNAMIC CHARACTERISTICS ¹¹ Bandwidth -3 dBBW $R_{AB} = 10 k\Omega, \text{ code} = 0x80$ $R_{AB} = 50 k\Omega, \text{ code} = 0x80$ 600kHzRabel = 100 k\Omega, code = 0x80100kHzVw Settling Time (10 k\Omega/50 k\Omega/100 k\Omega)THDw $V_A = 1 V \text{ rms}, V_B = 0 V, f = 1 \text{ kHz}, R_{AB} = 10 k\Omega$ 0.1% | | | | 100 | | | |
| Power Supply SensitivityPSS $V_{DD} = 5 V \pm 10\%$, code = midscale $\pm 0.02 \pm 0.08$ %/%DYNAMIC CHARACTERISTICS ¹¹ BW $R_{AB} = 10 k\Omega$, code = 0x80600kHzBandwidth -3 dBBW $R_{AB} = 50 k\Omega$, code = 0x80100kHz $R_{AB} = 50 k\Omega$, code = 0x80100kHzR_{AB} = 100 k\Omega, code = 0x8040kHzTotal Harmonic DistortionTHDw $V_A = 1 V rms$, $V_B = 0 V$, $f = 1 kHz$, $R_{AB} = 10 k\Omega$ 0.1%Vw Settling Time (10 kΩ/50 kΩ/100 kΩ)tsV_A = 5 V, V_B = 0 V, ±1 LSB error band2µs | | | | | | 30 | uW |
| $\begin{array}{c c} DYNAMIC CHARACTERISTICS^{11} \\ Bandwidth -3 dB \\ Total Harmonic Distortion \\ V_{W} Settling Time \\ (10 k\Omega/50 k\Omega/100 k\Omega) \end{array} BW \\ \begin{array}{c c} R_{AB} = 10 k\Omega, code = 0x80 \\ R_{AB} = 50 k\Omega, code = 0x80 \\ R_{AB} = 50 k\Omega, code = 0x80 \\ R_{AB} = 100 k\Omega, code = 0x80 \\ V_{A} = 1 V rms, V_{B} = 0 V, f = 1 kHz, R_{AB} = 10 k\Omega \\ V_{A} = 5 V, V_{B} = 0 V, \pm 1 LSB error band \\ \end{array} $ | | | | | +0.02 | +0.08 | |
| $ \begin{array}{c c} Bandwidth - 3 \ dB \\ BW \\ R_{AB} = 10 \ k\Omega, \ code = 0x80 \\ R_{AB} = 50 \ k\Omega, \ code = 0x80 \\ R_{AB} = 100 \ k\Omega, \ code = 0x80 \\ R_{AB} = 100 \ k\Omega, \ code = 0x80 \\ M_{AB} = 10 \ k\Omega, \ code = 0x80 \\ M_{AB} = 10 \ k\Omega, \ code = 0x80 \\ M_{AB} = 10 \ k\Omega, \ code = 0x80 \\ M_{AB} = 100 \ k\Omega, \ code = 0x80 \\ M_{AB} = 100 \ k\Omega, \ code = 0x80 \\ M_{AB} = 10 \$ | | | | | _0.02 | _0100 | ,,,,, |
| $ \begin{array}{c c} R_{AB}=50 \ k\Omega, \ code=0x80 & 100 & kHz \\ R_{AB}=100 \ k\Omega, \ code=0x80 & 40 & kHz \\ \hline R_{AB}=100 \ k\Omega, \ code=0x80 & 0.1 & 0.1 \\ \hline V_W \ Settling \ Time & t_S & V_A=1 \ V \ rms, \ V_B=0 \ V, \ f=1 \ kHz, \ R_{AB}=10 \ k\Omega & 0.1 & 0.1 \\ \hline V_A=5 \ V, \ V_B=0 \ V, \ \pm1 \ LSB \ error \ band & 2 & \mus \\ \end{array} $ | | BW/ | $B_{AB} = 10 \text{ kO}$ code = 0x80 | | 600 | | kHz |
| $ \begin{array}{c} \mbox{Total Harmonic Distortion} \\ \mbox{Vw Settling Time} \\ \mbox{(10 k}\Omega/50 k}\Omega/100 k\Omega) \end{array} \end{array} \begin{array}{c} \mbox{THD}_w \\ \mbox{Ts} \end{array} \qquad \begin{array}{c} \mbox{R}_{AB} = 100 k\Omega, \mbox{ code} = 0x80 \\ \mbox{V}_A = 1 \mbox{V} \mbox{rs}, \mbox{V}_B = 0 \mbox{V}, \mbox{f} = 1 \mbox{ kHz} \\ \mbox{V}_A = 5 \mbox{V}, \mbox{B} = 0 \mbox{V}, \mbox{f} = 1 \mbox{kHz} \\ \mbox{V}_A = 5 \mbox{V}, \mbox{V}_B = 0 \mbox{V}, \mbox{f} = 1 \mbox{kHz} \\ \mbox{V}_A = 5 \mbox{V}, \mbox{V}_B = 0 \mbox{V}, \mbox{f} = 1 \mbox{kHz} \\ \mbox{D} \end{array} \begin{array}{c} \mbox{40} \\ \mbox{0.1} \\ \mbox{W} \\ \mbox{W} \end{array} \\ \mbox{W} \end{array}$ | | 511 | | | | | |
| $ \begin{array}{ccc} Total Harmonic Distortion \\ V_W Settling Time \\ (10 \ k\Omega/50 \ k\Omega/100 \ k\Omega) \end{array} & \begin{array}{ccc} THD_W \\ t_S \end{array} & \begin{array}{ccc} V_A = 1 \ V \ rms, \ V_B = 0 \ V, \ f = 1 \ kHz, \ R_{AB} = 10 \ k\Omega \\ V_A = 5 \ V, \ V_B = 0 \ V, \ \pm 1 \ LSB \ error \ band \\ \end{array} & \begin{array}{ccc} 0.1 \\ \mu s \end{array} & \begin{array}{cccc} \% \\ \mu s \end{array} \\ \end{array} $ | | | | 1 | | | |
| $ \begin{array}{c} V_W \mbox{ Settling Time} \\ (10 \ k\Omega/100 \ k\Omega) \end{array} \ t_S \ V_A = 5 \ V, \ V_B = 0 \ V, \ \pm 1 \ LSB \ error \ band \ 2 \ \mu s \end{array} $ | Total Harmonic Distortion | THDW | | 1 | | | |
| | V _w Settling Time | | | | | | |
| $P_{\text{M}} = 2 K_2 P_{\text{M}} = 0 \qquad P_$ | Resistor Noise Voltage Density | ел wb | $R_{WB} = 5 k\Omega, R_s = 0$ | | 9 | | nV/√Hz |

 1 Typical specifications represent average readings at 25°C and V_{DD} = 5 V.

² Resistor position nonlinearity error, R-INL, is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic.

 11 All dynamic characteristics use $V_{\text{DD}} = 5$ V.

 $^{{}^{3}}V_{AB} = V_{DD}$, Wiper (V_W) = no connect.

⁴ INL and DNL are measured at V_W with the RDAC configured as a potentiometer divider similar to a voltage output D/A converter. V_A = V_{DD} and V_B = 0 V.

DNL specification limits of ±1 LSB maximum are guaranteed monotonic operating conditions.

⁵ Resistor terminals A, B, W have no limitations on polarity with respect to each other.

⁶ Guaranteed by design and not subject to production test.

⁷ Measured at the A terminal. The A terminal is open circuited in shutdown mode.

⁸ Different from operating power supply, power supply OTP is used one time only.

⁹ Different from operating current, supply current for OTP lasts approximately 400 ms for one time only.

 $^{^{10}\,}P_{\text{DISS}}$ is calculated from (I_{\text{DD}}\times V_{\text{DD}}). CMOS logic level inputs result in minimum power dissipation.

TIMING CHARACTERISTICS — 2.5 kΩ, 10 kΩ, 50 kΩ, 100 kΩ VERSIONS

 V_{DD} = 5 V \pm 10% or 3 V \pm 10%, V_{A} = V_{DD} ; V_{B} = 0 V, -40°C < T_{A} < +125°C, unless otherwise noted.

Table 3.

| Parameter | Symbol | Conditions | Min | Тур | Max | Unit |
|--|----------------|--|-----|-----|-----|------|
| I ² C INTERFACE TIMING CHARACTERISTICS ¹ (Specifications | apply to all | parts) | | | | |
| SCL Clock Frequency | fscl | | | | 400 | kHz |
| $t_{\mbox{\scriptsize BUF}}$ Bus Free Time between STOP and START | t1 | | 1.3 | | | μs |
| t _{HD;STA} Hold Time (Repeated START) | t ₂ | After this period, the first clock pulse is generated. | 0.6 | | | μs |
| tLow Low Period of SCL Clock | t ₃ | | 1.3 | | | μs |
| thigh High Period of SCL Clock | t4 | | 0.6 | | | μs |
| tsu;sta Setup Time for Repeated START Condition | t ₅ | | 0.6 | | | μs |
| t _{HD;DAT} Data Hold Time ² | t ₆ | | | | 0.9 | μs |
| t _{su;DAT} Data Setup Time | t7 | | 100 | | | ns |
| t⊧ Fall Time of Both SDA and SCL Signals | t ₈ | | | | 300 | ns |
| t _R Rise Time of Both SDA and SCL Signals | t9 | | | | 300 | ns |
| tsu;sto Setup Time for STOP Condition | t10 | | 0.6 | | | μs |

¹ See timing diagrams for locations of measured values.

 2 The maximum t_{HD;DAT} has only to be met if the device does not stretch the LOW period (t_{LOW}) of the SCL signal.

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}C$, unless otherwise noted.

Table 4.

| 1 abit 4. | |
|---|-----------------|
| Parameter | Value |
| V _{DD} to GND | –0.3 V to +7 V |
| V _A , V _B , V _W to GND | V _{DD} |
| Terminal Current, Ax–Bx, Ax–Wx, Bx–Wx ¹ | |
| Pulsed | ±20 mA |
| Continuous | ±5 mA |
| Digital Inputs and Output Voltage to GND | 0 V to 7 V |
| Operating Temperature Range | -40°C to +125°C |
| Maximum Junction Temperature (T _{JMAX}) | 150°C |
| Storage Temperature | –65°C to +150°C |
| Lead Temperature (Soldering, 10 sec) | 300°C |
| Thermal Resistance ² θ _{JA} : MSOP-10 | 230°C/W |
| | |

¹ Maximum terminal current is bound by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the A, B, and W terminals at a given resistance.

²Package power dissipation = $(T_{JMAX} - T_A)/\theta_{JA}$.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect

device reliability.

Rev. A | Page 6 of 24

TYPICAL PERFORMANCE CHARACTERISTICS



Figure 2. R-INL vs. Code vs. Supply Voltages







Figure 4. INL vs. Code vs. Temperature









Figure 7. DNL vs. Code vs. Supply Voltages

04104-0-005

04104-0-006

04104-0-003

04104-0-00





 $R_{AB} = 10 k\Omega$

04104-0-013

CODE (DECIMAL) Figure 13. Rheostat Mode Tempco $\Delta R_{WB}/\Delta T$ vs. Code

128

160

192

224

256

64

96





Figure 21. Digital Feedthrough

Figure 23. Large Signal Settling Time

04104-0-025



2.50 V

TEST CIRCUITS

Figure 24 to Figure 29 illustrate the test circuits that define the test conditions used in the product specification tables.



Figure 24. Test Circuit for Potentiometer Divider Nonlinearity Error (INL, DNL)



Figure 25. Test Circuit for Resistor Position Nonlinearity Error (Rheostat Operation; R-INL, R-DNL)



Figure 26. Test Circuit for Wiper Resistance



Figure 27. Test Circuit for Power Supply Sensitivity (PSS, PSSR)



Figure 28. Test Circuit for Gain vs. Frequency



Figure 29. Test Circuit for Common-Mode Leakage Current

THEORY OF OPERATION



Figure 30. Detailed Functional Block Diagram

The AD5170 is a 256-position, digitally controlled variable resistor (VR) that employs fuse link technology to achieve memory retention of resistance setting.

An internal power-on preset places the wiper at midscale during power-on. If the OTP function has been activated, the device powers up at the user-defined permanent setting.

ONE-TIME PROGRAMMING (OTP)

Prior to OTP activation, the AD5170 presets to midscale during initial power-on. After the wiper is set at the desired position, the resistance can be permanently set by programming the T bit high along with the proper coding (see Table 7 and Table 8) and one time V_{DD_OTP} . Note that fuse link technology of the AD517x family of digital pots requires V_{DD_OTP} between 5.25 V and 5.5 V to blow the fuses to achieve a given nonvolatile setting. On the other hand, V_{DD} can be 2.7 V to 5.5 V during operation. As a result, system supply that is lower than 5.25 V requires external supply for one-time programming. Note that the user is allowed only one attempt in blowing the fuses. If the user fails to blow the fuses at the first attempt, the fuses' structures may have changed such that they may never be blown regardless of the energy applied at subsequent events. For details, see the Power Supply Considerations section.

The device control circuit has two validation bits, E1 and E0, that can be read back to check the programming status (see Table 7). Users should always read back the validation bits to ensure that the fuses are properly blown. After the fuses have been blown, all fuse latches are enabled upon subsequent power-on; therefore, the output corresponds to the stored setting. Figure 30 shows a detailed functional block diagram.

PROGRAMMING THE VARIABLE RESISTOR AND VOLTAGE Rheostat Operation

The nominal resistance of the RDAC between Terminal A and Terminal B is available in 2.5 k Ω , 10 k Ω , 50 k Ω , and 100 k Ω . The nominal resistance (R_{AB}) of the VR has 256 contact points accessed by the wiper terminal, plus the B terminal contact. The 8-bit data in the RDAC latch is decoded to select one of 256 possible settings.



Figure 31. Rheostat Mode Configuration

Assuming a 10 k Ω part is used, the wiper's first connection starts at the B terminal for data 0x00. Because there is a 50 Ω wiper contact resistance, such a connection yields a minimum of 100 Ω (2 × 50 Ω) resistance between Terminal W and Terminal B. The second connection is the first tap point, which corresponds to 139 Ω (R_{WB} = R_{AB}/256 + 2 × R_W = 39 Ω + 2 × 50 Ω) for data 0x01. The third connection is the next tap point, representing 178 Ω (2 × 39 Ω + 2 × 50 Ω) for data 0x02, and so on. Each LSB data value increase moves the wiper up the resistor ladder until the last tap point is reached at 10,100 Ω (R_{AB} + 2 × R_W).



Figure 32. AD5170 Equivalent RDAC Circuit

The general equation that determines the digitally programmed output resistance between Terminal W and Terminal B is

$$R_{WB}(D) = \frac{D}{128} \times R_{AB} + 2 \times R_W \tag{1}$$

where *D* is the decimal equivalent of the binary code loaded in the 8-bit RDAC register, R_{AB} is the end-to-end resistance, and R_W is the wiper resistance contributed by the on resistance of the internal switch.

In summary, if $R_{AB} = 10 \text{ k}\Omega$ and the A terminal is opencircuited, the output resistance R_{WB} is set for the RDAC latch codes, as shown in Table 5.

Table 5. Codes and Corresponding R_{WB} Resistance

| D (Dec.) | R _{WB} (Ω) | Output State |
|----------|---------------------|--|
| 255 | 9,961 | Full Scale (R _{AB} – 1 LSB + R _W) |
| 128 | 5,060 | Midscale |
| 1 | 139 | 1 LSB |
| 0 | 100 | Zero Scale (Wiper Contact Resistance) |

Note that in the zero-scale condition, a finite wiper resistance of 100 Ω is present. Care should be taken to limit the current flow between Terminal W and Terminal B in this state to a maximum pulse current of no more than 20 mA. Otherwise, degradation or possible destruction of the internal switch contact can occur.

Similar to the mechanical potentiometer, the resistance of the RDAC between the wiper, Terminal W, and Terminal A also produces a digitally controlled complementary resistance, R_{WA} . When these terminals are used, the B terminal can be opened. Setting the resistance value for R_{WA} starts at a maximum value of resistance and decreases as the data loaded in the latch increases in value. The general equation for this operation is

$$R_{WA}(D) = \frac{256 - D}{128} \times R_{AB} + 2 \times R_W \tag{2}$$

For $R_{AB} = 10 \text{ k}\Omega$ and the B terminal open-circuited, the following output resistance, R_{WA} , is set for the RDAC latch codes, as shown in Table 6.

| | | e |
|----------|---------------------|--------------|
| D (Dec.) | R _{WA} (Ω) | Output State |
| 255 | 139 | Full Scale |
| 128 | 5,060 | Midscale |
| 1 | 9,961 | 1 LSB |
| 0 | 10,060 | Zero Scale |

Typical device-to-device matching is process lot dependent and may vary by up to $\pm 30\%$. Since the resistance element is processed using thin film technology, the change in R_{AB} with temperature has a very low 35 ppm/°C temperature coefficient.

PROGRAMMING THE POTENTIOMETER DIVIDER Voltage Output Operation

The digital potentiometer easily generates a voltage divider at wiper-to-B and wiper-to-A proportional to the input voltage at A-to-B. Unlike the polarity of $V_{\rm DD}$ to GND, which must be positive, voltage across A–B, W–A, and W–B can be at either polarity.



Figure 33. Potentiometer Mode Configuration

If ignoring the effect of the wiper resistance for approximation, connecting the A terminal to 5 V and the B terminal to ground produces an output voltage at the wiper-to-B starting at 0 V up to 1 LSB less than 5 V. Each LSB of voltage is equal to the voltage applied across Terminal AB divided by the 256 positions of the potentiometer divider. The general equation defining the output voltage at V_w with respect to ground for any valid input voltage applied to Terminal A and Terminal B is

$$V_W(D) = \frac{D}{256} V_A + \frac{256 - D}{256} V_B \tag{3}$$

For a more accurate calculation, which includes the effect of wiper resistance, $V_{\rm W}$ can be found as

$$V_{W}(D) = \frac{R_{WB}(D)}{R_{AB}} V_{A} + \frac{R_{WA}(D)}{R_{AB}} V_{B}$$
(4)

Operation of the digital potentiometer in the divider mode results in a more accurate operation over temperature. Unlike the rheostat mode, the output voltage is dependent mainly on the ratio of the internal resistors, R_{WA} and R_{WB}, and not the absolute values. Thus, the temperature drift reduces to 15 ppm/°C.

ESD PROTECTION

All digital inputs—SDA, SCL, AD0, and AD1—are protected with a series input resistor and parallel Zener ESD structures, as shown in Figure 34 and Figure 35.



Figure 34. ESD Protection of Digital Pins



Figure 35. ESD Protection of Resistor Terminals

TERMINAL VOLTAGE OPERATING RANGE

The AD5170 $V_{\rm DD}$ to GND power supply defines the boundary conditions for proper 3-terminal digital potentiometer operation. Supply signals present on Terminal A, Terminal B, and Terminal W that exceed $V_{\rm DD}$ or GND will be clamped by the internal forward-biased diodes (see Figure 36).



Figure 36. Maximum Terminal Voltages Set by V_{DD} and GND

POWER-UP SEQUENCE

Because the ESD protection diodes limit the voltage compliance at Terminal A, Terminal B, and Terminal W (see Figure 36), it is important to power V_{DD} /GND before applying any voltage to Terminal A, Terminal B, and Terminal W. Otherwise, the diode will be forward biased such that V_{DD} is powered unintentionally and may affect the rest of the user's circuit. The ideal power-up sequence is GND, V_{DD} , the digital inputs, and then $V_A/V_B/V_W$. The relative order of powering V_A , V_B , V_W , and the digital inputs is not important as long as they are powered after V_{DD} /GND.

POWER SUPPLY CONSIDERATIONS

To minimize the package pin count, both the one-time programming and normal operating voltage supplies share the same V_{DD} terminal of the AD5170. The AD5170 employs fuse link technology that requires 5.25 V to 5.5 V for blowing the internal fuses to achieve a given setting, but normal V_{DD} can be anywhere between 2.7 V and 5.5 V after the fuse programming process. As a result, dual voltage supplies and isolation are needed if system V_{DD} is lower than the required V_{DD_OTP} . The fuse programming supply (either an on-board regulator or rack-mount power supply) must be rated at 5.25 V to 5.5 V and able to provide a 100 mA current for 400 ms for successful one-time programming. Once fuse programming is completed, the V_{DD_OTP} supply must be removed to allow normal operation at 2.7 V to 5.5 V and the device will consume current in μ A range. Figure 37 shows the simplest implementation of a dual supply requirement by using a jumper. This approach saves one voltage supply, but draws additional current and requires manual configuration.



Figure 37. Power Supply Requirement

An alternate approach in 3.5 V to 5.25 V systems adds a signal diode between the system supply and the OTP supply for isolation, as shown in Figure 38.



Figure 38. Isolate 5.5 V OTP Supply from 3.5 V to 5.25 V Normal Operating Supply. The V_DD_OTP must be removed once OTP is completed.



Figure 39. Isolate 5.5 V OTP Supply from 2.7 V Normal Operating Supply. The V_{DD_OTP} supply must be removed once OTP is completed.

For users who operate their systems at 2.7 V, use of the bidirectional low threshold P-Ch MOSFETs is recommended for the supply's isolation. As shown in Figure 39, this assumes

the 2.7 V system voltage is applied first, and the P1 and P2 gates are pulled to ground, thus turning on P1 and subsequently P2. As a result, V_{DD} of the AD5170 approaches 2.7 V. When the AD5170 setting is found, the factory tester applies the V_{DD_OTP} to both the V_{DD} and the MOSFETs gates turning off P1 and P2. The OTP command is executed at this time to program the AD5170 while the 2.7 V source is protected. Once the fuse programming is completed, the tester withdraws the V_{DD_OTP} and the setting for AD5170 is permanently fixed.

AD5170 achieves the OTP function through blowing internal fuses. Users should always apply the 5.25 V to 5.5 V one-time program voltage requirement at the first fuse programming attempt. Failure to comply with this requirement may lead to a change in the fuse structures, rendering programming inoperable.

Poor PCB layout introduces parasitics that may affect the fuse programming. Therefore, it is recommended to add a 10 μ F tantalum capacitor in parallel with a 1 nF ceramic capacitor as close as possible to the V_{DD} pin. The type and value chosen for both capacitors are important. This combination of capacitor values provides both a fast response and larger supply current handling with minimum supply droop during transients. As a result, these capacitors increase the OTP programming success by not inhibiting the proper energy needed to blow the internal fuses. Additionally, C1 minimizes transient disturbance and low frequency ripple while C2 reduces high frequency noise during normal operation.

LAYOUT CONSIDERATIONS

It is good practice to employ compact, minimum lead length layout design. The leads to the inputs should be as direct as possible with a minimum conductor length. Ground paths should have low resistance and low inductance.

Note that the digital ground should also be joined remotely to the analog ground at one point to minimize the ground bounce.



Figure 40. Power Supply Bypassing

EVALUATION SOFTWARE/HARDWARE



Figure 41. AD5170 Computer Software Interface

There are two ways of controlling the AD5170. Users can either program the devices with computer software or external I^2C controllers.

SOFTWARE PROGRAMMING

Due to the advantages of the one-time programmable feature, users may consider programming the device in the factory before shipping the final product to end-users. ADI offers device programming software that can be implemented in the factory on PCs running Windows[®] 95 or later. As a result, external controllers are not required, which significantly reduces development time. The program is an executable file that does not require knowledge of any programming languages or programming skills. It is easy to set up and to use. Figure 41 shows the software interface. The software can be downloaded from www.analog.com. The AD5170 starts at midscale after power-up prior to OTP programming. To increment or decrement the resistance, the user may simply move the scrollbars on the left. To write any specific value, the user should use the bit pattern in the upper screen and press the Run button. The format of writing data to the device is shown in Table 7. Once the desired setting is found, the user presses the Program Permanent button to blow the internal fuse links.

To read the validation bits and data from the device, the user simply presses the Read button. The format of the read bits is shown in Table 8.

To apply the device programming software in the factory, users must modify a parallel port cable and configure Pin 2, Pin 3, Pin 15, and Pin 25 for SDA_write, SCL, SDA_read, and DGND, respectively, for the control signals (Figure 42). Users should also lay out the PCB of the AD5170 with SCL and SDA pads, as shown in Figure 43, such that pogo pins can be inserted for factory programming.





Figure 43. Recommended AD5170 PCB Layout. The SCL and SDA pads allow pogo pins to be inserted so that signals can be communicated through the parallel port for programming (Figure 42).

Figure 42. Parallel Port Connection. Pin 2 = SDA_write, Pin 3 = SCL, Pin 15 = SDA_read, and Pin 25 = DGND.

I²C INTERFACE

Table 7. Write Mode

| S | 0 | 1 | | 0 | 1 | 1 | AD1 | AD0 | \overline{W} | А | 2T | SD | Т | 0 | OW | Х | Х | Х | А | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | А | Р |
|---|---|---|---|------|------|------|--------|-----|----------------|---|------------------|----|---|---|----|---|---|---|---|----|----|------|------|----|----|----|----|---|---|
| | | | S | lave | e Ad | dres | s Byte | | | | Instruction Byte | | | | | | | | | | | Data | Byte | | | | | | |

Table 8. Read Mode

| S | 0 | 1 | 0 | 1 | 1 | AD1 | AD0 | R | А | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | А | E1 | E0 | Х | Х | Х | Х | Х | Х | А | Р |
|---|---|---|------|------|------|--------|-----|---|---|------------------|----|----|----|----|----|----|----|---|----|----|------|------|---|---|---|---|---|---|
| | | | Slav | e Ad | dres | s Byte | | | | Instruction Byte | | | | | | | | | | | Data | Byte | | | | | | |

S = Start Condition.

P = Stop Condition.

A = Acknowledge.

AD0, AD1 = Package Pin Programmable Address Bits.

X = Don't Care.

 $\overline{W} = Write.$

R = Read.

2T = Second fuse link array for two-time programming. Logic 0 corresponds to first trim. Logic 1 corresponds to second trim. Note that blowing trim #2 before trim #1 effectively disables trim #1 and in turn only allows one-time programming.

SD = Shutdown connects wiper to B terminal and open circuits the A terminal. It does not change the contents of the wiper register.

T = OTP Programming Bit. Logic 1 permanently programs the wiper.

OW = Overwrite the fuse setting and program the digital potentiometer to a different setting. Note that upon power-up, the digital potentiometer presets to either midscale or fuse setting depending on whether the fuse link has been blown.

D7, D6, D5, D4, D3, D2, D1, D0 = Data Bits.

E1, E0 = OTP Validation Bits.

0, 0 =Ready to Program.

1, 0 = Fatal Error. Some fuses not blown. Do not retry. Discard this unit.

1, 1 = Programmed Successfully. No further adjustments are possible.



Figure 44. I²C Interface Detailed Timing Diagram



Figure 45. Writing to the RDAC Register



Figure 46. Reading Data from the RDAC Register

I²C COMPATIBLE 2-WIRE SERIAL BUS

The 2-wire I²C serial bus protocol operates as follows:

1. The master initiates data transfer by establishing a START condition, which is when a high-to-low transition on the SDA line occurs while SCL is high (see Figure 45). The following byte is the slave address byte, which consists of the slave address followed by an R/W bit (this bit determines whether data is read from, or written to, the slave device). AD0 and AD1 are configurable address bits which allow up to four devices on one bus (see Table 7).

The slave address corresponding to the transmitted address bits responds by pulling the SDA line low during the ninth clock pulse (this is termed the Acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to, or read from, its serial register. If the R/\overline{W} bit is high, the master will read from the slave device. If the R/\overline{W} bit is low, the master will write to the slave device.

2. In the write mode, the second byte is the instruction byte. The first bit (MSB), 2T, of the instruction byte is the second trim enable bit. A logic low selects the first array of fuses, and a logic high selects the second array. This means that after blowing the fuses with trim#1, the user still has another chance to blow them again with trim#2. Note that using trim#2 before trim#1 effectively disables trim#1 and, in turn, only allows one-time programming.

The second MSB, SD, is a shutdown bit. A logic high causes an open circuit at Terminal A while shorting the wiper to Terminal B. This operation yields almost 0 Ω in rheostat mode or 0 V in potentiometer mode. It is important to note that the shutdown operation does not disturb the contents of the register. When brought out of shutdown, the previous setting is applied to the RDAC. Also, during shutdown, new settings can be programmed. When the part is returned from shutdown, the corresponding VR setting is applied to the RDAC.

The third MSB, T, is the OTP (one-time programmable) programming bit. A logic high blows the poly fuses and programs the resistor setting permanently. For example, if the user wanted to blow the first array of fuses, the instruction byte would be 00100XXX. To blow the second array of fuses, the instruction byte would be 10100XXX. A logic low of the T bit simply allows the device to act as a typical volatile digital potentiometer.

The fourth MSB must always be at Logic 0.

The fifth MSB, OW, is an overwrite bit. When raised to a logic high, OW allows the RDAC setting to be changed even after the internal fuses have been blown. However, once OW is returned to a logic zero, the position of the RDAC returns to the setting prior to overwrite. Because OW is not static, if the device is powered off and on, the RDAC presets to midscale or to the setting at which the fuses were blown, depending on whether the fuses have been permanently set.

The remainder of the bits in the instruction byte are Don't Care bits (see Figure 45).

After acknowledging the instruction byte, the last byte in write mode is the data byte. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an Acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (see Figure 44).

3. In the read mode, the data byte follows immediately after the acknowledgment of the slave address byte. Data is transmitted over the serial bus in sequences of nine clock pulses (a slight difference from the write mode, with eight data bits followed by an Acknowledge bit). Similarly, the transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (see Figure 46).

Following the data byte, the validation byte contains two validation bits, E0 and E1. These bits signify the status of the one-time programming (see Figure 46).

4. After all data bits have been read or written, a STOP condition is established by the master. A STOP condition is defined as a low-to-high transition on the SDA line while SCL is high. In write mode, the master pulls the SDA line high during the 10th clock pulse to establish a STOP condition (see Figure 45). In read mode, the master issues a No Acknowledge for the 9th clock pulse (i.e., the SDA line remains high). The master then brings the SDA line low before the 10th clock pulse, which goes high to establish a STOP condition (see Figure 46).

A repeated write function gives the user flexibility to update the RDAC output a number of times after addressing and instructing the part only once. For example, after the RDAC has acknowledged its slave address and instruction bytes in the write mode, the RDAC output updates on each successive byte. If different instructions are needed, the write/read mode has to start again with a new slave address, instruction, and data byte. Similarly, a repeated read function of the RDAC is also allowed.

Table 9. Validation Status

| E1 | E0 | Status |
|----|----|--|
| 0 | 0 | Ready for Programming. |
| 1 | 0 | Fatal Error. Some fuses not blown. Do not retry. Discard this unit. |
| 1 | 1 | Successful. No further programming is possible. |

Multiple Devices on One Bus

Figure 47 shows four AD5170s on the same serial bus. Each has a different slave address because the states of their AD0 and AD1 pins are different. This allows each device on the bus to be written to, or read from, independently. The master device output bus line drivers are open-drain pull-downs in a fully I²C compatible interface.



Figure 47. Multiple AD5170s on One I²C Bus

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 48. Pin Configuration

| Pin | Mnemonic | Description |
|-----|-----------------|---|
| 1 | В | B Terminal. |
| 2 | А | A Terminal. |
| 3 | AD0 | Programmable Address Bit 0 for Multiple Package Decoding. |
| 4 | GND | Digital Ground. |
| 5 | V _{DD} | Positive Power Supply. |
| 6 | SCL | Serial Clock Input. Positive Edge Triggered. |
| 7 | SDA | Serial Data Input/Output. |
| 8 | AD1 | Programmable Address Bit 1 for Multiple Package Decoding. |
| 9 | NC | No Connect. |
| 10 | W | W Terminal. |

Table 10. Pin Function Descriptions

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-187BA

Figure 49. 10-Lead Mini Small Outline Package [MSOP] (RM-10) Dimensions shown in millimeters

ORDERING GUIDE

| Model | R _{AB} (kΩ) | Temperature | Package Description | Package Option | Branding |
|-------------------------|----------------------|-----------------|-------------------------|----------------|----------|
| AD5170BRM2.5 | 2.5 | -40°C to +125°C | MSOP-10 | RM-10 | D0Y |
| AD5170BRM2.5-RL7 | 2.5 | -40°C to +125°C | MSOP-10 | RM-10 | D0Y |
| AD5170BRM10 | 10 | -40°C to +125°C | MSOP-10 | RM-10 | D0Z |
| AD5170BRM10-RL7 | 10 | -40°C to +125°C | MSOP-10 | RM-10 | D0Z |
| AD5170BRM50 | 50 | -40°C to +125°C | MSOP-10 | RM-10 | D0W |
| AD5170BRM50-RL7 | 50 | -40°C to +125°C | MSOP-10 | RM-10 | D0W |
| AD5170BRM100 | 100 | -40°C to +125°C | MSOP-10 | RM-10 | D0X |
| AD5170BRM100-RL7 | 100 | -40°C to +125°C | MSOP-10 | RM-10 | D0X |
| AD5170EVAL ¹ | | | Evaluation Board | | |

¹ The evaluation board is shipped with the 10 kΩ RAB resistor option; however, the board is compatible with all available resistor value options.

NOTES

Purchase of licensed I²C components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips.

© 2004 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D04104–0–11/04(A)



www.analog.com

Rev. A | Page 24 of 24